FIRRTL version 6.0.0
circuit Cave :%[[
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|RegisterFile",
    "group":"RegisterFile"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DDR",
    "group":"DDR"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|SDRAM",
    "group":"SDRAM"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|BurstBuffer",
    "group":"BurstBuffer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|BurstBuffer_1",
    "group":"BurstBuffer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Queue32_UInt64",
    "group":"Queue32_UInt<64>"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|BurstReadDMA",
    "group":"BurstReadDMA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadCache",
    "group":"ReadCache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Cache",
    "group":"Cache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadCache_1",
    "group":"ReadCache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadCache_2",
    "group":"ReadCache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadCache_3",
    "group":"ReadCache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadCache_4",
    "group":"ReadCache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadCache_5",
    "group":"ReadCache"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|BurstMemArbiter",
    "group":"BurstMemArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|BurstMemArbiter_1",
    "group":"BurstMemArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|AsyncMemArbiter",
    "group":"AsyncMemArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|MemSys",
    "group":"MemSys"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|RegisterFile_1",
    "group":"RegisterFile"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|VideoTiming",
    "group":"VideoTiming"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|VideoTiming_1",
    "group":"VideoTiming"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|VideoSys",
    "group":"VideoSys"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|fx68k",
    "group":"fx68k"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|CPU",
    "group":"CPU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|EEPROM",
    "group":"EEPROM"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|single_port_ram",
    "group":"single_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|SinglePortRam",
    "group":"SinglePortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_1",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_1",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_2",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_2",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_3",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_3",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_4",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_4",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_5",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_5",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_6",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_6",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_7",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_7",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_8",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_8",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_9",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_9",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_10",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_10",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|RegisterFile_2",
    "group":"RegisterFile"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|RegisterFile_3",
    "group":"RegisterFile"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|RegisterFile_4",
    "group":"RegisterFile"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|RegisterFile_5",
    "group":"RegisterFile"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Main",
    "group":"Main"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadDataFreezer",
    "group":"ReadDataFreezer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DataFreezer",
    "group":"DataFreezer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|T80s",
    "group":"T80s"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|CPU_1",
    "group":"CPU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|single_port_ram_1",
    "group":"single_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|SinglePortRam_1",
    "group":"SinglePortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|NMK112",
    "group":"NMK112"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|jt6295",
    "group":"jt6295"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|OKIM6295",
    "group":"OKIM6295"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|jt6295_1",
    "group":"jt6295"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|OKIM6295_1",
    "group":"OKIM6295"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ADPCM",
    "group":"ADPCM"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|LERP",
    "group":"LERP"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|AudioPipeline",
    "group":"AudioPipeline"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ChannelController",
    "group":"ChannelController"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|YMZ280B",
    "group":"YMZ280B"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|jt03",
    "group":"jt03"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|YM2203",
    "group":"YM2203"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|AsyncReadMemArbiter",
    "group":"AsyncReadMemArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|AudioMixer",
    "group":"AudioMixer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Sound",
    "group":"Sound"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadDataFreezer_1",
    "group":"ReadDataFreezer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ReadDataFreezer_2",
    "group":"ReadDataFreezer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Queue64_UInt",
    "group":"Queue64_UInt"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|PISO",
    "group":"PISO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|SpriteBlitter",
    "group":"SpriteBlitter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|SpriteDecoder",
    "group":"SpriteDecoder"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|SpriteProcessor",
    "group":"SpriteProcessor"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|LayerProcessor",
    "group":"LayerProcessor"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|LayerProcessor_1",
    "group":"LayerProcessor"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|LayerProcessor_2",
    "group":"LayerProcessor"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|ColorMixer",
    "group":"ColorMixer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|GPU",
    "group":"GPU"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|dual_clock_fifo",
    "group":"dual_clock_fifo"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DualClockFIFO",
    "group":"DualClockFIFO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|dual_clock_fifo_1",
    "group":"dual_clock_fifo"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DualClockFIFO_1",
    "group":"DualClockFIFO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Crossing",
    "group":"Crossing"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|dual_clock_fifo_2",
    "group":"dual_clock_fifo"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DualClockFIFO_2",
    "group":"DualClockFIFO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|dual_clock_fifo_3",
    "group":"dual_clock_fifo"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DualClockFIFO_3",
    "group":"DualClockFIFO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Crossing_1",
    "group":"Crossing"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|dual_clock_fifo_4",
    "group":"dual_clock_fifo"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DualClockFIFO_4",
    "group":"DualClockFIFO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|dual_clock_fifo_5",
    "group":"dual_clock_fifo"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DualClockFIFO_5",
    "group":"DualClockFIFO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Crossing_2",
    "group":"Crossing"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|true_dual_port_ram_11",
    "group":"true_dual_port_ram"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|TrueDualPortRam_11",
    "group":"TrueDualPortRam"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|PageFlipper",
    "group":"PageFlipper"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Queue32_UInt64_1",
    "group":"Queue32_UInt<64>"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|BurstReadDMA_1",
    "group":"BurstReadDMA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|dual_clock_fifo_6",
    "group":"dual_clock_fifo"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DualClockFIFO_6",
    "group":"DualClockFIFO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|RequestQueue",
    "group":"RequestQueue"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Queue64_UInt64",
    "group":"Queue64_UInt<64>"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|BurstWriteDMA",
    "group":"BurstWriteDMA"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|BurstMemArbiter_2",
    "group":"BurstMemArbiter"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|SpriteFrameBuffer",
    "group":"SpriteFrameBuffer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|PageFlipper_1",
    "group":"PageFlipper"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|dual_clock_fifo_7",
    "group":"dual_clock_fifo"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|DualClockFIFO_7",
    "group":"DualClockFIFO"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|RequestQueue_1",
    "group":"RequestQueue"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|SystemFrameBuffer",
    "group":"SystemFrameBuffer"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~|Cave",
    "group":"Cave"
  }
]]
  layer Verification, bind, "verification" :
    layer Assert, bind, "verification/assert" :
      layer Temporal, inline :
    layer Assume, bind, "verification/assume" :
      layer Temporal, inline :
    layer Cover, bind, "verification/cover" :
      layer Temporal, inline :

  module RegisterFile : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    output io : { flip mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<2>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, regs : UInt<16>[4]} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 48:14]

    reg regs : UInt<16>[4], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 56:17]
    node _bytes_T = bits(regs[io.mem.addr], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    node _bytes_T_1 = bits(regs[io.mem.addr], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire _bytes_WIRE : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[0], _bytes_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[1], _bytes_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire bytes : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    connect bytes, _bytes_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    node _T = bits(io.mem.mask, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_1 = and(io.mem.wr, _T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_0_T = bits(io.mem.din, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[0], _bytes_0_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _T_2 = bits(io.mem.mask, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_3 = and(io.mem.wr, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_1_T = bits(io.mem.din, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[1], _bytes_1_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _regs_T = cat(bytes[1], bytes[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:17]
    connect regs[io.mem.addr], _regs_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:8]
    connect io.mem.dout, regs[io.mem.addr] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 73:15]
    connect io.regs[0], regs[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[1], regs[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[2], regs[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[3], regs[3] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]


  module DDR : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 45:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 45:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 45:7]
    output io : { flip mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, ddr : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, debug : { burstCounter : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 46:14]

    regreset stateReg : UInt<2>, clock, reset, UInt<2>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 62:25]
    node _burstLength_T = eq(stateReg, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 63:34]
    node _burstLength_T_1 = eq(stateReg, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 65:44]
    reg burstLength_r : UInt<8>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 65:14]
    when _burstLength_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 65:14]
      connect burstLength_r, io.mem.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 65:14]
    node burstLength = mux(_burstLength_T, io.mem.burstLength, burstLength_r) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 63:24]
    node _read_T = eq(stateReg, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 69:23]
    node read = and(_read_T, io.mem.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 69:38]
    node _write_T = eq(stateReg, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 70:25]
    node _write_T_1 = eq(stateReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 70:52]
    node _write_T_2 = or(_write_T, _write_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 70:40]
    node write = and(_write_T_2, io.mem.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 70:73]
    node effectiveRead = and(read, io.ddr.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 71:28]
    node effectiveWrite = and(write, io.ddr.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 72:30]
    node _burstCounterEnable_T = eq(stateReg, UInt<2>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 73:38]
    node _burstCounterEnable_T_1 = and(_burstCounterEnable_T, io.ddr.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 73:57]
    node burstCounterEnable = or(_burstCounterEnable_T_1, effectiveWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 73:74]
    regreset burstCounter : UInt<8>, clock, reset, UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 65:22]
    wire burstCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 92:24]
    connect burstCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 92:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:17]
      connect burstCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 77:11]
    else :
      when burstCounterEnable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:48]
        node _wrap_wrap_T = sub(burstLength, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:29]
        node _wrap_wrap_T_1 = tail(_wrap_wrap_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:29]
        node _wrap_wrap_T_2 = eq(burstCounter, _wrap_wrap_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:22]
        node _wrap_wrap_T_3 = eq(burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:41]
        node wrap_wrap = or(_wrap_wrap_T_2, _wrap_wrap_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:35]
        node _wrap_value_T = add(burstCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:20]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:20]
        connect burstCounter, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:11]
        when wrap_wrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 71:16]
          connect burstCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 71:24]
        connect burstCounterWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:55]
    node _stateReg_T = mux(effectiveWrite, UInt<2>(0h2), stateReg) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _stateReg_T_1 = mux(effectiveRead, UInt<2>(0h1), _stateReg_T) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _stateReg_T_2 = mux(burstCounterWrap, UInt<2>(0h0), _stateReg_T_1) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    connect stateReg, _stateReg_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 79:12]
    connect io.ddr, io.mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 86:10]
    connect io.mem.burstDone, burstCounterWrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 89:20]
    connect io.ddr.rd, read @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 90:13]
    connect io.ddr.wr, write @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 91:13]
    connect io.ddr.burstLength, burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 92:22]
    connect io.debug.burstCounter, burstCounter @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/ddr/DDR.scala 93:25]


  module SDRAM : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 46:7]
    output io : { flip mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<25>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, sdram : { cke : UInt<1>, cs_n : UInt<1>, ras_n : UInt<1>, cas_n : UInt<1>, we_n : UInt<1>, oe_n : UInt<1>, bank : UInt<2>, addr : UInt<13>, din : UInt<16>, flip dout : UInt<16>}, debug : { init : UInt<1>, mode : UInt<1>, idle : UInt<1>, active : UInt<1>, read : UInt<1>, write : UInt<1>, refresh : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 50:14]

    wire nextState : UInt @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 78:23]
    regreset stateReg : UInt, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 79:25]
    connect stateReg, nextState @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 79:25]
    wire nextCommand : UInt @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 82:25]
    regreset commandReg : UInt, clock, reset, UInt<4>(0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 83:27]
    connect commandReg, nextCommand @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 83:27]
    node _latch_T = neq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 86:24]
    node _latch_T_1 = eq(nextState, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 86:54]
    node latch = and(_latch_T, _latch_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 86:41]
    node isReadWrite = or(io.mem.rd, io.mem.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 89:31]
    node _request_T = shr(io.mem.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Address.scala 57:11]
    node _request_T_1 = bits(_request_T, 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Address.scala 57:25]
    node _request_T_2 = bits(_request_T, 21, 9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Address.scala 57:25]
    node _request_T_3 = bits(_request_T, 23, 22) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Address.scala 57:25]
    wire _request_WIRE : { bank : UInt<2>, row : UInt<13>, col : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Address.scala 57:25]
    connect _request_WIRE.col, _request_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Address.scala 57:25]
    connect _request_WIRE.row, _request_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Address.scala 57:25]
    connect _request_WIRE.bank, _request_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Address.scala 57:25]
    wire request : { rd : UInt<1>, wr : UInt<1>, addr : { bank : UInt<2>, row : UInt<13>, col : UInt<9>}, din : UInt<1>, mask : UInt<0>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 62:19]
    connect request.rd, io.mem.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 63:12]
    connect request.wr, io.mem.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 64:12]
    connect request.addr, _request_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 65:14]
    connect request.din, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 66:13]
    connect request.mask, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 67:14]
    reg requestReg : { rd : UInt<1>, wr : UInt<1>, addr : { bank : UInt<2>, row : UInt<13>, col : UInt<9>}, din : UInt<1>, mask : UInt<0>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 93:29]
    when latch : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 93:29]
      connect requestReg, request @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 93:29]
    reg bankReg : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 99:20]
    reg addrReg : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 100:20]
    reg dinReg : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 101:23]
    connect dinReg, io.mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 101:23]
    reg doutReg : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 102:24]
    connect doutReg, io.sdram.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 102:24]
    node waitCounter_x2 = neq(nextState, stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 105:82]
    regreset waitCounter : UInt<15>, clock, reset, UInt<15>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire waitCounter_wrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect waitCounter_wrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when waitCounter_x2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect waitCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node waitCounter_wrap_wrap = eq(waitCounter, UInt<15>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _waitCounter_wrap_value_T = add(waitCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _waitCounter_wrap_value_T_1 = tail(_waitCounter_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect waitCounter, _waitCounter_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect waitCounter_wrap, waitCounter_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node _refreshCounter_T = neq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 107:23]
    node _refreshCounter_T_1 = neq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 107:50]
    node _refreshCounter_T_2 = and(_refreshCounter_T, _refreshCounter_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 107:38]
    node _refreshCounter_T_3 = eq(stateReg, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 108:22]
    node _refreshCounter_T_4 = eq(waitCounter, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 108:55]
    node _refreshCounter_T_5 = and(_refreshCounter_T_3, _refreshCounter_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 108:40]
    regreset refreshCounter : UInt<10>, clock, reset, UInt<10>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire refreshCounter_wrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect refreshCounter_wrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when _refreshCounter_T_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect refreshCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when _refreshCounter_T_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node refreshCounter_wrap_wrap = eq(refreshCounter, UInt<10>(0h3ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _refreshCounter_wrap_value_T = add(refreshCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _refreshCounter_wrap_value_T_1 = tail(_refreshCounter_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect refreshCounter, _refreshCounter_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect refreshCounter_wrap, refreshCounter_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node modeDone = eq(waitCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 112:30]
    node activeDone = eq(waitCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 113:32]
    node readDone = eq(waitCounter, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 114:30]
    node writeDone = eq(waitCounter, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 115:31]
    node refreshDone = eq(waitCounter, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 116:33]
    node triggerRefresh = geq(refreshCounter, UInt<10>(0h2eb)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 117:39]
    node burstBusy = lt(waitCounter, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 118:31]
    node burstDone = eq(waitCounter, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 119:31]
    node _wait_n_idle_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 123:25]
    node _wait_n_idle_T_1 = eq(isReadWrite, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 123:43]
    node wait_n_idle = and(_wait_n_idle_T, _wait_n_idle_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 123:40]
    node wait_n_read = and(latch, request.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 124:22]
    node _wait_n_write_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 125:27]
    node _wait_n_write_T_1 = and(_wait_n_write_T, activeDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 125:44]
    node _wait_n_write_T_2 = and(_wait_n_write_T_1, requestReg.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 125:58]
    node _wait_n_write_T_3 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 125:89]
    node _wait_n_write_T_4 = and(_wait_n_write_T_3, burstBusy) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 125:105]
    node wait_n_write = or(_wait_n_write_T_2, _wait_n_write_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 125:76]
    node _wait_n_T = or(wait_n_idle, wait_n_read) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 126:10]
    node wait_n = or(_wait_n_T, wait_n_write) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 126:18]
    node _validReg_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 130:35]
    node _validReg_T_1 = gt(waitCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 130:65]
    node _validReg_T_2 = and(_validReg_T, _validReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 130:50]
    regreset validReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 130:25]
    connect validReg, _validReg_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 130:25]
    node _memBurstDone_readBurstDone_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 134:34]
    node memBurstDone_readBurstDone = and(_memBurstDone_readBurstDone_T, readDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 134:49]
    node _memBurstDone_writeBurstDone_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 135:35]
    node memBurstDone_writeBurstDone = and(_memBurstDone_writeBurstDone_T, burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 135:51]
    regreset memBurstDone_REG : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 136:12]
    connect memBurstDone_REG, memBurstDone_readBurstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 136:12]
    node memBurstDone = or(memBurstDone_REG, memBurstDone_writeBurstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 136:37]
    connect nextState, stateReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 140:13]
    connect nextCommand, UInt<4>(0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 143:15]
    node _T = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
    when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
      connect addrReg, UInt<11>(0h400) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 185:15]
      node _T_1 = eq(waitCounter, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 186:24]
      when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 186:33]
        connect nextCommand, UInt<4>(0h8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 187:21]
      else :
        node _T_2 = eq(waitCounter, UInt<15>(0h4aff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 188:30]
        when _T_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 188:63]
          connect nextCommand, UInt<4>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 189:21]
        else :
          node _T_3 = eq(waitCounter, UInt<15>(0h4b01)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 190:30]
          when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 190:86]
            connect nextCommand, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 191:21]
          else :
            node _T_4 = eq(waitCounter, UInt<15>(0h4b07)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 192:30]
            when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 192:107]
              connect nextCommand, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 193:21]
            else :
              node _T_5 = eq(waitCounter, UInt<15>(0h4b0d)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 194:30]
              when _T_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 194:128]
                connect nextCommand, UInt<4>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 146:17]
                connect nextState, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 147:15]
                node _addrReg_T = cat(UInt<3>(0h0), UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Config.scala 107:14]
                node _addrReg_T_1 = cat(_addrReg_T, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Config.scala 108:29]
                node _addrReg_T_2 = cat(_addrReg_T_1, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Config.scala 109:16]
                node _addrReg_T_3 = cat(_addrReg_T_2, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Config.scala 110:25]
                node _addrReg_T_4 = cat(_addrReg_T_3, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/Config.scala 111:24]
                connect addrReg, _addrReg_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 148:13]
    else :
      node _T_6 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
      when _T_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
        when modeDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 201:22]
          connect nextState, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 152:15]
      else :
        node _T_7 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
        when _T_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
          when triggerRefresh : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 206:28]
            connect nextCommand, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 177:17]
            connect nextState, UInt<3>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 178:15]
          else :
            when isReadWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 206:64]
              connect nextCommand, UInt<4>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 156:17]
              connect nextState, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 157:15]
              connect bankReg, request.addr.bank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 158:13]
              connect addrReg, request.addr.row @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 159:13]
        else :
          node _T_8 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
          when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
            when activeDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 211:24]
              when requestReg.wr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 212:29]
                connect nextCommand, UInt<4>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 170:17]
                connect nextState, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 171:15]
                connect bankReg, requestReg.addr.bank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 172:13]
                node _addrReg_T_5 = pad(requestReg.addr.col, 10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 173:51]
                node _addrReg_T_6 = cat(UInt<1>(0h1), _addrReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 173:25]
                connect addrReg, _addrReg_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 173:13]
              else :
                connect nextCommand, UInt<4>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 163:17]
                connect nextState, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 164:15]
                connect bankReg, requestReg.addr.bank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 165:13]
                node _addrReg_T_7 = pad(requestReg.addr.col, 10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 166:51]
                node _addrReg_T_8 = cat(UInt<1>(0h1), _addrReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 166:25]
                connect addrReg, _addrReg_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 166:13]
          else :
            node _T_9 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
            when _T_9 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
              when readDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 218:22]
                when triggerRefresh : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 219:30]
                  connect nextCommand, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 177:17]
                  connect nextState, UInt<3>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 178:15]
                else :
                  when isReadWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 219:66]
                    connect nextCommand, UInt<4>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 156:17]
                    connect nextState, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 157:15]
                    connect bankReg, request.addr.bank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 158:13]
                    connect addrReg, request.addr.row @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 159:13]
                  else :
                    connect nextState, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 152:15]
            else :
              node _T_10 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
              when _T_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
                when writeDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 225:23]
                  when triggerRefresh : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 226:30]
                    connect nextCommand, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 177:17]
                    connect nextState, UInt<3>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 178:15]
                  else :
                    when isReadWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 226:66]
                      connect nextCommand, UInt<4>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 156:17]
                      connect nextState, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 157:15]
                      connect bankReg, request.addr.bank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 158:13]
                      connect addrReg, request.addr.row @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 159:13]
                    else :
                      connect nextState, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 152:15]
              else :
                node _T_11 = eq(UInt<3>(0h6), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
                when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 182:20]
                  when refreshDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 232:25]
                    when isReadWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 233:27]
                      connect nextCommand, UInt<4>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 156:17]
                      connect nextState, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 157:15]
                      connect bankReg, request.addr.bank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 158:13]
                      connect addrReg, request.addr.row @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 159:13]
                    else :
                      connect nextState, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 152:15]
    connect io.mem.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 239:17]
    connect io.mem.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 240:16]
    connect io.mem.burstDone, memBurstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 241:20]
    connect io.mem.dout, doutReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 242:15]
    connect io.sdram.cke, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 243:16]
    node _io_sdram_cs_n_T = bits(commandReg, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 244:30]
    connect io.sdram.cs_n, _io_sdram_cs_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 244:17]
    node _io_sdram_ras_n_T = bits(commandReg, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 245:31]
    connect io.sdram.ras_n, _io_sdram_ras_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 245:18]
    node _io_sdram_cas_n_T = bits(commandReg, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 246:31]
    connect io.sdram.cas_n, _io_sdram_cas_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 246:18]
    node _io_sdram_we_n_T = bits(commandReg, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 247:30]
    connect io.sdram.we_n, _io_sdram_we_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 247:17]
    node _io_sdram_oe_n_T = neq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 248:29]
    connect io.sdram.oe_n, _io_sdram_oe_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 248:17]
    connect io.sdram.bank, bankReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 249:17]
    connect io.sdram.addr, addrReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 250:17]
    connect io.sdram.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 251:16]
    node _io_debug_init_T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 252:29]
    connect io.debug.init, _io_debug_init_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 252:17]
    node _io_debug_mode_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 253:29]
    connect io.debug.mode, _io_debug_mode_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 253:17]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 254:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 254:17]
    node _io_debug_active_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 255:31]
    connect io.debug.active, _io_debug_active_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 255:19]
    node _io_debug_read_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 256:29]
    connect io.debug.read, _io_debug_read_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 256:17]
    node _io_debug_write_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 257:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 257:18]
    node _io_debug_refresh_T = eq(stateReg, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 258:32]
    connect io.debug.refresh, _io_debug_refresh_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/sdram/SDRAM.scala 258:20]


  module BurstBuffer : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 47:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 47:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 47:7]
    output io : { flip in : { wr : UInt<1>, addr : UInt<27>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>}, out : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 48:14]

    regreset writePendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 56:32]
    reg lineReg : { words : UInt<64>[1]}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 57:20]
    reg addrReg : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 58:20]
    regreset busyReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 59:24]
    node _latchAddr_T = eq(busyReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 62:31]
    node latchAddr = and(io.in.wr, _latchAddr_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 62:28]
    node _latchData_T = eq(writePendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 63:31]
    node latchData = and(io.in.wr, _latchData_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 63:28]
    node effectiveWrite = and(writePendingReg, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 64:40]
    regreset wordCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire wordCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect wordCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect wordCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when latchData : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(wordCounter, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(wordCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect wordCounter, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect wordCounterWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    wire burstCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect burstCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      skip
    else :
      when effectiveWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        connect burstCounterWrap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 71:26]
      connect busyReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 72:13]
    else :
      when io.in.wr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 73:24]
        connect busyReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 74:13]
    when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 78:26]
      connect writePendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 79:21]
    else :
      when wordCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 80:31]
        connect writePendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 81:21]
    when latchAddr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 85:19]
      connect addrReg, io.in.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 86:13]
    when latchData : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 90:19]
      node words_ws_0 = bits(lineReg.words[0], 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node words_ws_1 = bits(lineReg.words[0], 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node words_ws_2 = bits(lineReg.words[0], 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node words_ws_3 = bits(lineReg.words[0], 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _words_WIRE : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _words_WIRE[0], words_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _words_WIRE[1], words_ws_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _words_WIRE[2], words_ws_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _words_WIRE[3], words_ws_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      wire words : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 91:25]
      connect words, _words_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 91:25]
      connect words[wordCounter], io.in.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 92:24]
      node _T = cat(words[3], words[2], words[1], words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      node _T_1 = bits(_T, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      wire _WIRE : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      connect _WIRE[0], _T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      connect lineReg.words, _WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:19]
    node _io_in_wait_n_T = eq(writePendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 97:19]
    connect io.in.wait_n, _io_in_wait_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 97:16]
    connect io.out.wr, writePendingReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 98:13]
    connect io.out.burstLength, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 99:22]
    node _io_out_addr_T = shr(addrReg, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 135:58]
    node _io_out_addr_T_1 = shl(_io_out_addr_T, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 135:64]
    connect io.out.addr, _io_out_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 100:15]
    connect io.out.din, lineReg.words[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 101:14]
    node _io_out_mask_T = mux(UInt<1>(0h1), UInt<8>(0hff), UInt<8>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 102:22]
    connect io.out.mask, _io_out_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 102:15]


  module BurstBuffer_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 47:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 47:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 47:7]
    output io : { flip in : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>}, out : { wr : UInt<1>, addr : UInt<25>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 48:14]

    regreset writePendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 56:32]
    reg lineReg : { words : UInt<16>[4]}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 57:20]
    reg addrReg : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 58:20]
    regreset busyReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 59:24]
    node _latchAddr_T = eq(busyReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 62:31]
    node latchAddr = and(io.in.wr, _latchAddr_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 62:28]
    node _latchData_T = eq(writePendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 63:31]
    node latchData = and(io.in.wr, _latchData_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 63:28]
    node effectiveWrite = and(writePendingReg, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 64:40]
    wire wordCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect wordCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      skip
    else :
      when latchData : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        connect wordCounterWrap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    regreset burstCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire burstCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect burstCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect burstCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when effectiveWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(burstCounter, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(burstCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect burstCounter, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect burstCounterWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 71:26]
      connect busyReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 72:13]
    else :
      when io.in.wr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 73:24]
        connect busyReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 74:13]
    when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 78:26]
      connect writePendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 79:21]
    else :
      when wordCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 80:31]
        connect writePendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 81:21]
    when latchAddr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 85:19]
      connect addrReg, io.in.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 86:13]
    when latchData : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 90:19]
      node _words_ws_T = cat(lineReg.words[3], lineReg.words[2], lineReg.words[1], lineReg.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node words_ws_0 = bits(_words_ws_T, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _words_WIRE : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _words_WIRE[0], words_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      wire words : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 91:25]
      connect words, _words_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 91:25]
      connect words[0], io.in.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 92:24]
      node _T = bits(words[0], 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      node _T_1 = bits(words[0], 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      node _T_2 = bits(words[0], 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      node _T_3 = bits(words[0], 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      wire _WIRE : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      connect _WIRE[0], _T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      connect _WIRE[1], _T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      connect _WIRE[2], _T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      connect _WIRE[3], _T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:36]
      connect lineReg.words, _WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 93:19]
    node _io_in_wait_n_T = eq(writePendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 97:19]
    connect io.in.wait_n, _io_in_wait_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 97:16]
    connect io.out.wr, writePendingReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 98:13]
    connect io.out.burstLength, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 99:22]
    node _io_out_addr_T = shr(addrReg, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 135:58]
    node _io_out_addr_T_1 = shl(_io_out_addr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 135:64]
    connect io.out.addr, _io_out_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 100:15]
    connect io.out.din, lineReg.words[burstCounter] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 101:14]
    node _io_out_mask_T = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 102:22]
    connect io.out.mask, _io_out_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/buffer/BurstBuffer.scala 102:15]


  module Queue32_UInt64 : @[src/main/scala/chisel3/util/Queue.scala 60:7]
    input clock : Clock @[src/main/scala/chisel3/util/Queue.scala 60:7]
    input reset : Reset @[src/main/scala/chisel3/util/Queue.scala 60:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, count : UInt<6>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Queue.scala 72:14]

    smem ram : UInt<64>[32], new @[src/main/scala/chisel3/util/Queue.scala 73:44]
    regreset enq_ptr_value : UInt<5>, clock, reset, UInt<5>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<5>, clock, reset, UInt<5>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Queue.scala 76:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 77:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 78:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Queue.scala 78:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Queue.scala 79:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Queue.scala 80:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Queue.scala 80:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Queue.scala 81:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Queue.scala 81:27]
    when do_enq : @[src/main/scala/chisel3/util/Queue.scala 86:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Queue.scala 87:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Queue.scala 87:24]
      node wrap = eq(enq_ptr_value, UInt<5>(0h1f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Queue.scala 90:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>(0h1f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Queue.scala 93:15]
    when _T : @[src/main/scala/chisel3/util/Queue.scala 93:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Queue.scala 94:16]
    when io.flush : @[src/main/scala/chisel3/util/Queue.scala 96:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Queue.scala 99:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 102:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Queue.scala 102:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 103:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Queue.scala 103:16]
    node _deq_ptr_next_T = sub(UInt<6>(0h20), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Queue.scala 106:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Queue.scala 106:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Queue.scala 106:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Queue.scala 106:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Queue.scala 106:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Queue.scala 106:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 107:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Queue.scala 107:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Queue.scala 107:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Queue.scala 108:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Queue.scala 108:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Queue.scala 108:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Queue.scala 108:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<5>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 108:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 4, 0) @[src/main/scala/chisel3/util/Queue.scala 108:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Queue.scala 108:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Queue.scala 108:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 126:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Queue.scala 126:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Queue.scala 129:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>(0h20), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 129:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Queue.scala 129:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Queue.scala 129:14]


  module BurstReadDMA : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 46:7]
    output io : { flip start : UInt<1>, busy : UInt<1>, in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, out : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 50:14]

    regreset readEnableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 62:30]
    regreset writeEnableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 63:31]
    regreset readPendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 64:31]
    inst fifo of Queue32_UInt64 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 69:20]
    connect fifo.clock, clock
    connect fifo.reset, reset
    node fifoAlmostEmpty = leq(fifo.io.count, UInt<5>(0h10)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 70:39]
    node busy = or(readEnableReg, writeEnableReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 73:28]
    node _start_T = eq(busy, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 74:27]
    node start = and(io.start, _start_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 74:24]
    node _read_T = eq(readPendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 75:31]
    node _read_T_1 = and(readEnableReg, _read_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 75:28]
    node read = and(_read_T_1, fifoAlmostEmpty) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 75:47]
    node write = and(writeEnableReg, fifo.io.deq.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 76:30]
    node effectiveRead = and(read, io.in.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 77:28]
    node effectiveWrite = and(write, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 78:30]
    regreset wordCounter : UInt<22>, clock, reset, UInt<22>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire wordCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect wordCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect wordCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when effectiveWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(wordCounter, UInt<22>(0h3fffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(wordCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect wordCounter, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect wordCounterWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    regreset burstCounter : UInt<18>, clock, reset, UInt<18>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire burstCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect burstCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect burstCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when io.in.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap_1 = eq(burstCounter, UInt<18>(0h3ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect burstCounter, _wrap_value_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect burstCounterWrap, wrap_wrap_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node readAddr = shl(burstCounter, 7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 87:19]
    node writeAddr = shl(wordCounter, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 93:18]
    connect fifo.io.flush, start @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 97:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 100:15]
      connect readEnableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 100:31]
    else :
      when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 100:70]
        connect readEnableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 100:86]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 101:15]
      connect writeEnableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 101:32]
    else :
      when wordCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 101:70]
        connect writeEnableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 101:87]
    when io.in.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 104:25]
      connect readPendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 105:20]
    else :
      when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 106:29]
        connect readPendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 107:20]
    node _T = and(io.in.valid, readPendingReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 111:20]
    when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 111:39]
      connect fifo.io.enq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/ReadyValidIO.scala 55:20]
      connect fifo.io.enq.bits, io.in.dout @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
    else :
      connect fifo.io.enq.valid, UInt<1>(0h0) @[src/main/scala/chisel3/util/ReadyValidIO.scala 64:20]
      invalidate fifo.io.enq.bits @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
    connect fifo.io.deq.ready, effectiveWrite @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 118:21]
    connect io.busy, busy @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 121:11]
    connect io.in.rd, read @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 122:12]
    connect io.in.burstLength, UInt<5>(0h10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 123:21]
    connect io.in.addr, readAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 124:14]
    connect io.out.wr, write @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 125:13]
    connect io.out.addr, writeAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 126:15]
    connect io.out.din, fifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 127:14]
    node _io_out_mask_T = mux(UInt<1>(0h1), UInt<8>(0hff), UInt<8>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 128:22]
    connect io.out.mask, _io_out_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 128:15]


  module ReadCache : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    output io : { flip enable : UInt<1>, flip in : { rd : UInt<1>, addr : UInt<20>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, debug : { idle : UInt<1>, check : UInt<1>, fill : UInt<1>, fillWait : UInt<1>, write : UInt<1>, lru : UInt<128>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 60:14]

    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 84:25]
    wire start : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 87:19]
    node offsetReg_addr = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 91:27]
    node offsetReg_offset = bits(offsetReg_addr, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 92:22]
    reg offsetReg : UInt<2>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
      connect offsetReg, offsetReg_offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    node _request_T = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:11]
    node _request_T_1 = pad(_request_T, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_2 = bits(_request_T_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_3 = bits(_request_T_1, 8, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_4 = bits(_request_T_1, 19, 9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire _request_WIRE : { tag : UInt<11>, index : UInt<7>, offset : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.offset, _request_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.index, _request_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.tag, _request_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire request : { rd : UInt<1>, addr : { tag : UInt<11>, index : UInt<7>, offset : UInt<2>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 53:19]
    connect request.rd, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 54:12]
    connect request.addr, _request_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 55:14]
    reg requestReg : { rd : UInt<1>, addr : { tag : UInt<11>, index : UInt<7>, offset : UInt<2>}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
      connect requestReg, request @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    reg doutReg : UInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 101:20]
    reg validReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    connect validReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    reg lruReg : UInt<128>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 105:19]
    wire nextWay : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 108:21]
    reg wayReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    connect wayReg, nextWay @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    smem cacheEntryMemA : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<11>, line : { words : UInt<16>[4]}}[128] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 112:35]
    smem cacheEntryMemB : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<11>, line : { words : UInt<16>[4]}}[128] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 113:35]
    wire _cacheEntryA_WIRE : UInt<7> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    invalidate _cacheEntryA_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      connect _cacheEntryA_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      read mport cacheEntryA = cacheEntryMemA[_cacheEntryA_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    wire _cacheEntryB_WIRE : UInt<7> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    invalidate _cacheEntryB_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      connect _cacheEntryB_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      read mport cacheEntryB = cacheEntryMemB[_cacheEntryB_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    node _cacheEntryReg_T = mux(nextWay, cacheEntryB, cacheEntryA) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:36]
    node _cacheEntryReg_T_1 = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:82]
    reg cacheEntryReg : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<11>, line : { words : UInt<16>[4]}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    when _cacheEntryReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
      connect cacheEntryReg, _cacheEntryReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    node _nextCacheEntry_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:37]
    wire _nextCacheEntry_WIRE : const { valid : UInt<1>, dirty : UInt<1>, tag : UInt<11>, line : { words : UInt<16>[4]}}
    connect _nextCacheEntry_WIRE.line.words[0], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[1], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[2], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[3], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.tag, UInt<11>(0h0)
    connect _nextCacheEntry_WIRE.dirty, UInt<1>(0h0)
    connect _nextCacheEntry_WIRE.valid, UInt<1>(0h0)
    node nextCacheEntry = mux(_nextCacheEntry_T, cacheEntryReg, _nextCacheEntry_WIRE) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:27]
    node _T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:17]
    node _T_1 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:45]
    node _T_2 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:64]
    node _T_3 = and(_T_1, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:61]
    node _T_4 = or(_T, _T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:32]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:74]
      write mport MPORT = cacheEntryMemA[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
      connect MPORT, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
    node _T_5 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:17]
    node _T_6 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:45]
    node _T_7 = and(_T_6, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:61]
    node _T_8 = or(_T_5, _T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:32]
    when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:73]
      write mport MPORT_1 = cacheEntryMemB[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
      connect MPORT_1, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
    node _burstCounterEnable_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:37]
    node burstCounterEnable = and(_burstCounterEnable_T, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:56]
    node _T_9 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 138:57]
    regreset initCounter : UInt<7>, clock, reset, UInt<7>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire initCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect initCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_9 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(initCounter, UInt<7>(0h7f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(initCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect initCounter, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect initCounterWrap, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    regreset burstCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire burstCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect burstCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when burstCounterEnable : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(burstCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect burstCounter, _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect burstCounterWrap, wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _start_T = and(io.enable, request.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:22]
    node _start_T_1 = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:48]
    node _start_T_2 = and(_start_T, _start_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:36]
    connect start, _start_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:9]
    node _wait_n_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:38]
    node wait_n = and(io.enable, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:26]
    node _hitA_T = eq(cacheEntryA.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitA = and(cacheEntryA.valid, _hitA_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node _hitB_T = eq(cacheEntryB.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitB = and(cacheEntryB.valid, _hitB_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node hit = or(hitA, hitB) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 146:18]
    node miss = eq(hit, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 147:14]
    node wordDone = eq(burstCounter, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 153:18]
    node _outAddr_T = cat(requestReg.addr.tag, requestReg.addr.index, requestReg.addr.offset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:11]
    node outAddr = shl(_outAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:18]
    node _nextWay_T = dshr(lruReg, request.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_1 = bits(_nextWay_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_2 = mux(start, _nextWay_T_1, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:17]
    connect nextWay, _nextWay_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:11]
    node _T_10 = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:17]
    node _T_11 = and(_T_10, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:36]
    when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:53]
      node _n_T = add(requestReg.addr.offset, burstCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      node n = tail(_n_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      wire entry : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<11>, line : { words : UInt<16>[4]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 91:21]
      connect entry, cacheEntryReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 92:11]
      connect entry.line.words[n], io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 93:30]
      connect entry.tag, requestReg.addr.tag @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 94:15]
      connect entry.valid, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 95:17]
      connect cacheEntryReg, entry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 175:19]
      node _doutReg_ws_T = cat(entry.line.words[3], entry.line.words[2], entry.line.words[1], entry.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node doutReg_ws_0 = bits(_doutReg_ws_T, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_1 = bits(_doutReg_ws_T, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_2 = bits(_doutReg_ws_T, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_3 = bits(_doutReg_ws_T, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _doutReg_WIRE : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[0], doutReg_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[1], doutReg_ws_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[2], doutReg_ws_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[3], doutReg_ws_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      node _doutReg_T = bits(_doutReg_WIRE[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_1 = bits(_doutReg_WIRE[offsetReg], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_2 = cat(_doutReg_T, _doutReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      connect doutReg, _doutReg_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 176:13]
      node _validReg_T = and(requestReg.rd, wordDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:31]
      connect validReg, _validReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:14]
    node _T_12 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
    when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when initCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:29]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:40]
    else :
      node _T_13 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:19]
          connect stateReg, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:30]
      else :
        node _T_14 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when hit : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:17]
            connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 181:14]
            node _doutReg_ws_T_1 = cat(cacheEntryA.line.words[3], cacheEntryA.line.words[2], cacheEntryA.line.words[1], cacheEntryA.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_1 = bits(_doutReg_ws_T_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_1_1 = bits(_doutReg_ws_T_1, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_2_1 = bits(_doutReg_ws_T_1, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_3_1 = bits(_doutReg_ws_T_1, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_1 : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[0], doutReg_ws_0_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[1], doutReg_ws_1_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[2], doutReg_ws_2_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[3], doutReg_ws_3_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            node _doutReg_T_3 = bits(_doutReg_WIRE_1[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_4 = bits(_doutReg_WIRE_1[offsetReg], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_5 = cat(_doutReg_T_3, _doutReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_ws_T_2 = cat(cacheEntryB.line.words[3], cacheEntryB.line.words[2], cacheEntryB.line.words[1], cacheEntryB.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_2 = bits(_doutReg_ws_T_2, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_1_2 = bits(_doutReg_ws_T_2, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_2_2 = bits(_doutReg_ws_T_2, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_3_2 = bits(_doutReg_ws_T_2, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_2 : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[0], doutReg_ws_0_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[1], doutReg_ws_1_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[2], doutReg_ws_2_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[3], doutReg_ws_3_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            node _doutReg_T_6 = bits(_doutReg_WIRE_2[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_7 = bits(_doutReg_WIRE_2[offsetReg], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_8 = cat(_doutReg_T_6, _doutReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_9 = mux(hitA, _doutReg_T_5, _doutReg_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:19]
            connect doutReg, _doutReg_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:13]
            connect validReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 183:14]
            node _lruReg_T = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_1 = or(lruReg, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_2 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_3 = or(_lruReg_T_2, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_4 = not(_lruReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_5 = mux(hitA, _lruReg_T_1, _lruReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            connect lruReg, _lruReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:12]
            node _nextWay_T_3 = eq(hitA, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:16]
            connect nextWay, _nextWay_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:13]
          else :
            when miss : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:44]
              connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 189:14]
              node _lruReg_T_6 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:52]
              node _lruReg_T_7 = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_8 = or(lruReg, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_9 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_10 = or(_lruReg_T_9, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_11 = not(_lruReg_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_12 = mux(_lruReg_T_6, _lruReg_T_8, _lruReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              connect lruReg, _lruReg_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:12]
        else :
          node _T_15 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:27]
              connect stateReg, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:38]
          else :
            node _T_16 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:30]
                connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:41]
            else :
              node _T_17 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
                connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 221:32]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 225:16]
    connect io.in.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 226:15]
    connect io.in.dout, doutReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 227:14]
    node _io_out_rd_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:25]
    connect io.out.rd, _io_out_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:13]
    connect io.out.burstLength, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 229:22]
    connect io.out.addr, outAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 230:15]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:17]
    node _io_debug_check_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:18]
    node _io_debug_fill_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:29]
    connect io.debug.fill, _io_debug_fill_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:17]
    node _io_debug_fillWait_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:33]
    connect io.debug.fillWait, _io_debug_fillWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:21]
    node _io_debug_write_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:18]
    connect io.debug.lru, lruReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 236:16]


  module Cache : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 55:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 55:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 55:7]
    output io : { flip enable : UInt<1>, flip in : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, wr : UInt<1>, addr : UInt<25>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, debug : { idle : UInt<1>, check : UInt<1>, fill : UInt<1>, fillWait : UInt<1>, evict : UInt<1>, evictWait : UInt<1>, merge : UInt<1>, write : UInt<1>, lru : UInt<2>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 60:14]

    regreset stateReg : UInt<4>, clock, reset, UInt<4>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 87:25]
    wire start : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 90:19]
    node offsetReg_addr = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 94:27]
    node offsetReg_offset = bits(offsetReg_addr, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 95:22]
    reg offsetReg : UInt<2>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 96:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 96:14]
      connect offsetReg, offsetReg_offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 96:14]
    node _request_T = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:11]
    node _request_T_1 = pad(_request_T, 7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_2 = bits(_request_T_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_3 = bits(_request_T_1, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_4 = bits(_request_T_1, 6, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire _request_WIRE : { tag : UInt<4>, index : UInt<1>, offset : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.offset, _request_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.index, _request_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.tag, _request_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire request : { rd : UInt<1>, wr : UInt<1>, addr : { tag : UInt<4>, index : UInt<1>, offset : UInt<2>}, din : UInt<16>, mask : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 62:19]
    connect request.rd, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 63:12]
    connect request.wr, io.in.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 64:12]
    connect request.addr, _request_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 65:14]
    connect request.din, io.in.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 66:13]
    connect request.mask, io.in.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/Request.scala 67:14]
    reg requestReg : { rd : UInt<1>, wr : UInt<1>, addr : { tag : UInt<4>, index : UInt<1>, offset : UInt<2>}, din : UInt<16>, mask : UInt<2>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 101:29]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 101:29]
      connect requestReg, request @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 101:29]
    reg doutReg : UInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 104:20]
    reg validReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 105:25]
    connect validReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 105:25]
    reg lruReg : UInt<2>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 108:19]
    wire nextWay : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 111:21]
    reg wayReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 112:23]
    connect wayReg, nextWay @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 112:23]
    smem cacheEntryMemA : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<4>, line : { words : UInt<16>[4]}}[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 115:35]
    smem cacheEntryMemB : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<4>, line : { words : UInt<16>[4]}}[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 116:35]
    wire _cacheEntryA_WIRE : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 119:40]
    invalidate _cacheEntryA_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 119:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 119:40]
      connect _cacheEntryA_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 119:40]
      read mport cacheEntryA = cacheEntryMemA[_cacheEntryA_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 119:40]
    wire _cacheEntryB_WIRE : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 120:40]
    invalidate _cacheEntryB_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 120:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 120:40]
      connect _cacheEntryB_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 120:40]
      read mport cacheEntryB = cacheEntryMemB[_cacheEntryB_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 120:40]
    node _cacheEntryReg_T = mux(nextWay, cacheEntryB, cacheEntryA) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 124:36]
    node _cacheEntryReg_T_1 = eq(stateReg, UInt<4>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 124:82]
    reg cacheEntryReg : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<4>, line : { words : UInt<16>[4]}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 124:32]
    when _cacheEntryReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 124:32]
      connect cacheEntryReg, _cacheEntryReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 124:32]
    node _nextCacheEntry_T = eq(stateReg, UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 127:37]
    wire _nextCacheEntry_WIRE : const { valid : UInt<1>, dirty : UInt<1>, tag : UInt<4>, line : { words : UInt<16>[4]}}
    connect _nextCacheEntry_WIRE.line.words[0], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[1], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[2], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[3], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.tag, UInt<4>(0h0)
    connect _nextCacheEntry_WIRE.dirty, UInt<1>(0h0)
    connect _nextCacheEntry_WIRE.valid, UInt<1>(0h0)
    node nextCacheEntry = mux(_nextCacheEntry_T, cacheEntryReg, _nextCacheEntry_WIRE) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 127:27]
    node _T = eq(stateReg, UInt<4>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 129:17]
    node _T_1 = eq(stateReg, UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 129:45]
    node _T_2 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 129:64]
    node _T_3 = and(_T_1, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 129:61]
    node _T_4 = or(_T, _T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 129:32]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 129:74]
      write mport MPORT = cacheEntryMemA[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 130:25]
      connect MPORT, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 130:25]
    node _T_5 = eq(stateReg, UInt<4>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 133:17]
    node _T_6 = eq(stateReg, UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 133:45]
    node _T_7 = and(_T_6, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 133:61]
    node _T_8 = or(_T_5, _T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 133:32]
    when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 133:73]
      write mport MPORT_1 = cacheEntryMemB[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 134:25]
      connect MPORT_1, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 134:25]
    node _burstCounterEnable_fill_T = eq(stateReg, UInt<4>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 139:25]
    node burstCounterEnable_fill = and(_burstCounterEnable_fill_T, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 139:44]
    node _burstCounterEnable_evict_T = eq(stateReg, UInt<4>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 140:27]
    node _burstCounterEnable_evict_T_1 = eq(stateReg, UInt<4>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 140:55]
    node _burstCounterEnable_evict_T_2 = or(_burstCounterEnable_evict_T, _burstCounterEnable_evict_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 140:43]
    node burstCounterEnable_evict = and(_burstCounterEnable_evict_T_2, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 140:76]
    node burstCounterEnable = or(burstCounterEnable_fill, burstCounterEnable_evict) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 141:10]
    node _T_9 = eq(stateReg, UInt<4>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 145:57]
    regreset initCounter : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire initCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect initCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_9 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(initCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(initCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect initCounter, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect initCounterWrap, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    regreset burstCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire burstCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect burstCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when burstCounterEnable : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(burstCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect burstCounter, _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect burstCounterWrap, wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _start_T = or(request.rd, request.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 149:37]
    node _start_T_1 = and(io.enable, _start_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 149:22]
    node _start_T_2 = eq(stateReg, UInt<4>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 149:64]
    node _start_T_3 = and(_start_T_1, _start_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 149:52]
    connect start, _start_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 149:9]
    node _wait_n_T = eq(stateReg, UInt<4>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 150:38]
    node wait_n = and(io.enable, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 150:26]
    node _hitA_T = eq(cacheEntryA.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitA = and(cacheEntryA.valid, _hitA_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node _hitB_T = eq(cacheEntryB.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitB = and(cacheEntryB.valid, _hitB_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node hit = or(hitA, hitB) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 153:18]
    node miss = eq(hit, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 154:14]
    node _dirtyA_T = neq(cacheEntryA.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 66:56]
    node dirtyA = and(cacheEntryA.dirty, _dirtyA_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 66:44]
    node _dirtyB_T = neq(cacheEntryB.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 66:56]
    node dirtyB = and(cacheEntryB.dirty, _dirtyB_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 66:44]
    node _dirty_T = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 157:16]
    node _dirty_T_1 = and(_dirty_T, dirtyA) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 157:24]
    node _dirty_T_2 = and(wayReg, dirtyB) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 157:46]
    node dirty = or(_dirty_T_1, _dirty_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 157:35]
    node wordDone = eq(burstCounter, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 163:18]
    wire outAddr_evictAddr : { tag : UInt<4>, index : UInt<1>, offset : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 63:20]
    connect outAddr_evictAddr.tag, cacheEntryReg.tag @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 64:14]
    connect outAddr_evictAddr.index, requestReg.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 65:16]
    connect outAddr_evictAddr.offset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 66:17]
    node _outAddr_addr_T = eq(stateReg, UInt<4>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 176:29]
    node _outAddr_addr_T_1 = mux(_outAddr_addr_T, requestReg.addr, outAddr_evictAddr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 176:19]
    node outAddr_addr = cat(_outAddr_addr_T_1.tag, _outAddr_addr_T_1.index, _outAddr_addr_T_1.offset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 176:66]
    node outAddr = shl(outAddr_addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 177:11]
    node _nextWay_T = dshr(lruReg, request.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 181:31]
    node _nextWay_T_1 = bits(_nextWay_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 181:31]
    node _nextWay_T_2 = mux(start, _nextWay_T_1, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 181:17]
    connect nextWay, _nextWay_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 181:11]
    node _T_10 = eq(stateReg, UInt<4>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 184:17]
    node _T_11 = and(_T_10, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 184:36]
    when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 184:53]
      node _n_T = add(requestReg.addr.offset, burstCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 185:57]
      node n = tail(_n_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 185:57]
      wire entry : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<4>, line : { words : UInt<16>[4]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 91:21]
      connect entry, cacheEntryReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 92:11]
      connect entry.line.words[n], io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 93:30]
      connect entry.tag, requestReg.addr.tag @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 94:15]
      connect entry.valid, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 95:17]
      connect cacheEntryReg, entry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 187:19]
      node _doutReg_ws_T = cat(entry.line.words[3], entry.line.words[2], entry.line.words[1], entry.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node doutReg_ws_0 = bits(_doutReg_ws_T, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_1 = bits(_doutReg_ws_T, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_2 = bits(_doutReg_ws_T, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_3 = bits(_doutReg_ws_T, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _doutReg_WIRE : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[0], doutReg_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[1], doutReg_ws_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[2], doutReg_ws_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[3], doutReg_ws_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      node _doutReg_T = bits(_doutReg_WIRE[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_1 = bits(_doutReg_WIRE[offsetReg], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_2 = cat(_doutReg_T, _doutReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      connect doutReg, _doutReg_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 188:13]
      node _validReg_T = and(requestReg.rd, wordDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 189:31]
      connect validReg, _validReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 189:14]
    node _T_12 = eq(stateReg, UInt<4>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 193:17]
    when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 193:34]
      connect stateReg, UInt<4>(0h8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 194:14]
      node _cacheEntryReg_words_ws_T = cat(cacheEntryReg.line.words[3], cacheEntryReg.line.words[2], cacheEntryReg.line.words[1], cacheEntryReg.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node cacheEntryReg_words_ws_0 = bits(_cacheEntryReg_words_ws_T, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node cacheEntryReg_words_ws_1 = bits(_cacheEntryReg_words_ws_T, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node cacheEntryReg_words_ws_2 = bits(_cacheEntryReg_words_ws_T, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node cacheEntryReg_words_ws_3 = bits(_cacheEntryReg_words_ws_T, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _cacheEntryReg_words_WIRE : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _cacheEntryReg_words_WIRE[0], cacheEntryReg_words_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _cacheEntryReg_words_WIRE[1], cacheEntryReg_words_ws_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _cacheEntryReg_words_WIRE[2], cacheEntryReg_words_ws_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _cacheEntryReg_words_WIRE[3], cacheEntryReg_words_ws_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      wire cacheEntryReg_words : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 107:25]
      connect cacheEntryReg_words, _cacheEntryReg_words_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 107:25]
      node _cacheEntryReg_words_T = bits(requestReg.din, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _cacheEntryReg_words_T_1 = bits(requestReg.din, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _cacheEntryReg_words_T_2 = cat(_cacheEntryReg_words_T, _cacheEntryReg_words_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      connect cacheEntryReg_words[offsetReg], _cacheEntryReg_words_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 108:19]
      wire cacheEntryReg_entry : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<4>, line : { words : UInt<16>[4]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 110:21]
      connect cacheEntryReg_entry, cacheEntryReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 111:11]
      node _cacheEntryReg_T_2 = cat(cacheEntryReg_words[3], cacheEntryReg_words[2], cacheEntryReg_words[1], cacheEntryReg_words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      node _cacheEntryReg_T_3 = bits(_cacheEntryReg_T_2, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      node _cacheEntryReg_T_4 = bits(_cacheEntryReg_T_2, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      node _cacheEntryReg_T_5 = bits(_cacheEntryReg_T_2, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      node _cacheEntryReg_T_6 = bits(_cacheEntryReg_T_2, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      wire _cacheEntryReg_WIRE : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      connect _cacheEntryReg_WIRE[0], _cacheEntryReg_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      connect _cacheEntryReg_WIRE[1], _cacheEntryReg_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      connect _cacheEntryReg_WIRE[2], _cacheEntryReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      connect _cacheEntryReg_WIRE[3], _cacheEntryReg_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:39]
      connect cacheEntryReg_entry.line.words, _cacheEntryReg_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 112:22]
      connect cacheEntryReg_entry.dirty, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 113:17]
      connect cacheEntryReg, cacheEntryReg_entry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 195:19]
    node _T_13 = eq(UInt<4>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
    when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
      when initCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 224:29]
        connect stateReg, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 224:40]
    else :
      node _T_14 = eq(UInt<4>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
      when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
        when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 229:19]
          connect stateReg, UInt<4>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 229:30]
      else :
        node _T_15 = eq(UInt<4>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
        when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
          when hit : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 234:17]
            when requestReg.rd : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 199:25]
              connect stateReg, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 200:16]
              node _doutReg_ws_T_1 = cat(cacheEntryA.line.words[3], cacheEntryA.line.words[2], cacheEntryA.line.words[1], cacheEntryA.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
              node doutReg_ws_0_1 = bits(_doutReg_ws_T_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node doutReg_ws_1_1 = bits(_doutReg_ws_T_1, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node doutReg_ws_2_1 = bits(_doutReg_ws_T_1, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node doutReg_ws_3_1 = bits(_doutReg_ws_T_1, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              wire _doutReg_WIRE_1 : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              connect _doutReg_WIRE_1[0], doutReg_ws_0_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              connect _doutReg_WIRE_1[1], doutReg_ws_1_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              connect _doutReg_WIRE_1[2], doutReg_ws_2_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              connect _doutReg_WIRE_1[3], doutReg_ws_3_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              node _doutReg_T_3 = bits(_doutReg_WIRE_1[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node _doutReg_T_4 = bits(_doutReg_WIRE_1[offsetReg], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node _doutReg_T_5 = cat(_doutReg_T_3, _doutReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
              node _doutReg_ws_T_2 = cat(cacheEntryB.line.words[3], cacheEntryB.line.words[2], cacheEntryB.line.words[1], cacheEntryB.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
              node doutReg_ws_0_2 = bits(_doutReg_ws_T_2, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node doutReg_ws_1_2 = bits(_doutReg_ws_T_2, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node doutReg_ws_2_2 = bits(_doutReg_ws_T_2, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node doutReg_ws_3_2 = bits(_doutReg_ws_T_2, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              wire _doutReg_WIRE_2 : UInt<16>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              connect _doutReg_WIRE_2[0], doutReg_ws_0_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              connect _doutReg_WIRE_2[1], doutReg_ws_1_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              connect _doutReg_WIRE_2[2], doutReg_ws_2_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              connect _doutReg_WIRE_2[3], doutReg_ws_3_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
              node _doutReg_T_6 = bits(_doutReg_WIRE_2[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node _doutReg_T_7 = bits(_doutReg_WIRE_2[offsetReg], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
              node _doutReg_T_8 = cat(_doutReg_T_6, _doutReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
              node _doutReg_T_9 = mux(hitA, _doutReg_T_5, _doutReg_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 201:21]
              connect doutReg, _doutReg_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 201:15]
              connect validReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 202:16]
            else :
              connect stateReg, UInt<4>(0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 204:16]
            node _lruReg_T = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 206:28]
            node _lruReg_T_1 = or(lruReg, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 206:28]
            node _lruReg_T_2 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 206:28]
            node _lruReg_T_3 = or(_lruReg_T_2, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 206:28]
            node _lruReg_T_4 = not(_lruReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 206:28]
            node _lruReg_T_5 = mux(hitA, _lruReg_T_1, _lruReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 206:28]
            connect lruReg, _lruReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 206:12]
            node _nextWay_T_3 = eq(hitA, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 207:16]
            connect nextWay, _nextWay_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 207:13]
          else :
            when dirty : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 234:45]
              connect stateReg, UInt<4>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 216:14]
              node _lruReg_T_6 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 217:52]
              node _lruReg_T_7 = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 217:28]
              node _lruReg_T_8 = or(lruReg, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 217:28]
              node _lruReg_T_9 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 217:28]
              node _lruReg_T_10 = or(_lruReg_T_9, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 217:28]
              node _lruReg_T_11 = not(_lruReg_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 217:28]
              node _lruReg_T_12 = mux(_lruReg_T_6, _lruReg_T_8, _lruReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 217:28]
              connect lruReg, _lruReg_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 217:12]
            else :
              when miss : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 234:74]
                connect stateReg, UInt<4>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 211:14]
                node _lruReg_T_13 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 212:52]
                node _lruReg_T_14 = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 212:28]
                node _lruReg_T_15 = or(lruReg, _lruReg_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 212:28]
                node _lruReg_T_16 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 212:28]
                node _lruReg_T_17 = or(_lruReg_T_16, _lruReg_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 212:28]
                node _lruReg_T_18 = not(_lruReg_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 212:28]
                node _lruReg_T_19 = mux(_lruReg_T_13, _lruReg_T_15, _lruReg_T_18) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 212:28]
                connect lruReg, _lruReg_T_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 212:12]
        else :
          node _T_16 = eq(UInt<4>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
          when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
            when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 239:27]
              connect stateReg, UInt<4>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 239:38]
          else :
            node _T_17 = eq(UInt<4>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
            when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
              when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 244:30]
                node _stateReg_T = mux(requestReg.wr, UInt<4>(0h7), UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 245:24]
                connect stateReg, _stateReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 245:18]
            else :
              node _T_18 = eq(UInt<4>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
              when _T_18 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
                when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 251:27]
                  connect stateReg, UInt<4>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 251:38]
              else :
                node _T_19 = eq(UInt<4>(0h6), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
                when _T_19 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
                  when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 256:30]
                    connect stateReg, UInt<4>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 256:41]
                else :
                  node _T_20 = eq(UInt<4>(0h7), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
                  when _T_20 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
                    connect stateReg, UInt<4>(0h8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 260:32]
                  else :
                    node _T_21 = eq(UInt<4>(0h8), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
                    when _T_21 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 221:20]
                      connect stateReg, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 263:32]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 267:16]
    connect io.in.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 268:15]
    connect io.in.dout, doutReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 269:14]
    node _io_out_rd_T = eq(stateReg, UInt<4>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 270:25]
    connect io.out.rd, _io_out_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 270:13]
    node _io_out_wr_T = eq(stateReg, UInt<4>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 271:25]
    node _io_out_wr_T_1 = eq(stateReg, UInt<4>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 271:53]
    node _io_out_wr_T_2 = or(_io_out_wr_T, _io_out_wr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 271:41]
    connect io.out.wr, _io_out_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 271:13]
    connect io.out.burstLength, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 272:22]
    connect io.out.addr, outAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 273:15]
    node _io_out_mask_T = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 274:22]
    connect io.out.mask, _io_out_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 274:15]
    connect io.out.din, cacheEntryReg.line.words[burstCounter] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 275:14]
    node _io_debug_idle_T = eq(stateReg, UInt<4>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 276:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 276:17]
    node _io_debug_check_T = eq(stateReg, UInt<4>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 277:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 277:18]
    node _io_debug_fill_T = eq(stateReg, UInt<4>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 278:29]
    connect io.debug.fill, _io_debug_fill_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 278:17]
    node _io_debug_fillWait_T = eq(stateReg, UInt<4>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 279:33]
    connect io.debug.fillWait, _io_debug_fillWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 279:21]
    node _io_debug_evict_T = eq(stateReg, UInt<4>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 280:30]
    connect io.debug.evict, _io_debug_evict_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 280:18]
    node _io_debug_evictWait_T = eq(stateReg, UInt<4>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 281:34]
    connect io.debug.evictWait, _io_debug_evictWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 281:22]
    node _io_debug_merge_T = eq(stateReg, UInt<4>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 282:30]
    connect io.debug.merge, _io_debug_merge_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 282:18]
    node _io_debug_write_T = eq(stateReg, UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 283:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 283:18]
    connect io.debug.lru, lruReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Cache.scala 284:16]


  module ReadCache_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    output io : { flip enable : UInt<1>, flip in : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, debug : { idle : UInt<1>, check : UInt<1>, fill : UInt<1>, fillWait : UInt<1>, write : UInt<1>, lru : UInt<4>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 60:14]

    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 84:25]
    wire start : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 87:19]
    node offsetReg_addr = shr(io.in.addr, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 91:27]
    node offsetReg_offset = bits(offsetReg_addr, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 92:22]
    reg offsetReg : UInt<3>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
      connect offsetReg, offsetReg_offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    node _request_T = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:11]
    node _request_T_1 = pad(_request_T, 25) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_2 = bits(_request_T_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_3 = bits(_request_T_1, 3, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_4 = bits(_request_T_1, 24, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire _request_WIRE : { tag : UInt<21>, index : UInt<2>, offset : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.offset, _request_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.index, _request_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.tag, _request_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire request : { rd : UInt<1>, addr : { tag : UInt<21>, index : UInt<2>, offset : UInt<2>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 53:19]
    connect request.rd, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 54:12]
    connect request.addr, _request_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 55:14]
    reg requestReg : { rd : UInt<1>, addr : { tag : UInt<21>, index : UInt<2>, offset : UInt<2>}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
      connect requestReg, request @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    reg doutReg : UInt<8>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 101:20]
    reg validReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    connect validReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    reg lruReg : UInt<4>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 105:19]
    wire nextWay : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 108:21]
    reg wayReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    connect wayReg, nextWay @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    smem cacheEntryMemA : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}}[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 112:35]
    smem cacheEntryMemB : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}}[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 113:35]
    wire _cacheEntryA_WIRE : UInt<2> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    invalidate _cacheEntryA_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      connect _cacheEntryA_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      read mport cacheEntryA = cacheEntryMemA[_cacheEntryA_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    wire _cacheEntryB_WIRE : UInt<2> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    invalidate _cacheEntryB_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      connect _cacheEntryB_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      read mport cacheEntryB = cacheEntryMemB[_cacheEntryB_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    node _cacheEntryReg_T = mux(nextWay, cacheEntryB, cacheEntryA) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:36]
    node _cacheEntryReg_T_1 = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:82]
    reg cacheEntryReg : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    when _cacheEntryReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
      connect cacheEntryReg, _cacheEntryReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    node _nextCacheEntry_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:37]
    wire _nextCacheEntry_WIRE : const { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}}
    connect _nextCacheEntry_WIRE.line.words[0], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[1], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[2], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[3], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.tag, UInt<21>(0h0)
    connect _nextCacheEntry_WIRE.dirty, UInt<1>(0h0)
    connect _nextCacheEntry_WIRE.valid, UInt<1>(0h0)
    node nextCacheEntry = mux(_nextCacheEntry_T, cacheEntryReg, _nextCacheEntry_WIRE) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:27]
    node _T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:17]
    node _T_1 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:45]
    node _T_2 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:64]
    node _T_3 = and(_T_1, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:61]
    node _T_4 = or(_T, _T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:32]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:74]
      write mport MPORT = cacheEntryMemA[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
      connect MPORT, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
    node _T_5 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:17]
    node _T_6 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:45]
    node _T_7 = and(_T_6, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:61]
    node _T_8 = or(_T_5, _T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:32]
    when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:73]
      write mport MPORT_1 = cacheEntryMemB[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
      connect MPORT_1, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
    node _burstCounterEnable_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:37]
    node burstCounterEnable = and(_burstCounterEnable_T, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:56]
    node _T_9 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 138:57]
    regreset initCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire initCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect initCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_9 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(initCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(initCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect initCounter, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect initCounterWrap, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    regreset burstCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire burstCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect burstCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when burstCounterEnable : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(burstCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect burstCounter, _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect burstCounterWrap, wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _start_T = and(io.enable, request.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:22]
    node _start_T_1 = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:48]
    node _start_T_2 = and(_start_T, _start_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:36]
    connect start, _start_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:9]
    node _wait_n_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:38]
    node wait_n = and(io.enable, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:26]
    node _hitA_T = eq(cacheEntryA.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitA = and(cacheEntryA.valid, _hitA_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node _hitB_T = eq(cacheEntryB.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitB = and(cacheEntryB.valid, _hitB_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node hit = or(hitA, hitB) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 146:18]
    node miss = eq(hit, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 147:14]
    node wordDone = eq(burstCounter, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 153:18]
    node _outAddr_T = cat(requestReg.addr.tag, requestReg.addr.index, requestReg.addr.offset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:11]
    node outAddr = shl(_outAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:18]
    node _nextWay_T = dshr(lruReg, request.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_1 = bits(_nextWay_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_2 = mux(start, _nextWay_T_1, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:17]
    connect nextWay, _nextWay_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:11]
    node _T_10 = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:17]
    node _T_11 = and(_T_10, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:36]
    when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:53]
      node _n_T = add(requestReg.addr.offset, burstCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      node n = tail(_n_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      wire entry : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 91:21]
      connect entry, cacheEntryReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 92:11]
      connect entry.line.words[n], io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 93:30]
      connect entry.tag, requestReg.addr.tag @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 94:15]
      connect entry.valid, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 95:17]
      connect cacheEntryReg, entry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 175:19]
      node _doutReg_ws_T = cat(entry.line.words[3], entry.line.words[2], entry.line.words[1], entry.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node doutReg_ws_0 = bits(_doutReg_ws_T, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_1 = bits(_doutReg_ws_T, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_2 = bits(_doutReg_ws_T, 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_3 = bits(_doutReg_ws_T, 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_4 = bits(_doutReg_ws_T, 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_5 = bits(_doutReg_ws_T, 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_6 = bits(_doutReg_ws_T, 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_7 = bits(_doutReg_ws_T, 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _doutReg_WIRE : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[0], doutReg_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[1], doutReg_ws_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[2], doutReg_ws_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[3], doutReg_ws_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[4], doutReg_ws_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[5], doutReg_ws_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[6], doutReg_ws_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[7], doutReg_ws_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      node _doutReg_T = bits(_doutReg_WIRE[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      connect doutReg, _doutReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 176:13]
      node _validReg_T = and(requestReg.rd, wordDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:31]
      connect validReg, _validReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:14]
    node _T_12 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
    when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when initCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:29]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:40]
    else :
      node _T_13 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:19]
          connect stateReg, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:30]
      else :
        node _T_14 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when hit : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:17]
            connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 181:14]
            node _doutReg_ws_T_1 = cat(cacheEntryA.line.words[3], cacheEntryA.line.words[2], cacheEntryA.line.words[1], cacheEntryA.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_1 = bits(_doutReg_ws_T_1, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_1_1 = bits(_doutReg_ws_T_1, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_2_1 = bits(_doutReg_ws_T_1, 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_3_1 = bits(_doutReg_ws_T_1, 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_4_1 = bits(_doutReg_ws_T_1, 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_5_1 = bits(_doutReg_ws_T_1, 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_6_1 = bits(_doutReg_ws_T_1, 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_7_1 = bits(_doutReg_ws_T_1, 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_1 : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[0], doutReg_ws_0_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[1], doutReg_ws_1_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[2], doutReg_ws_2_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[3], doutReg_ws_3_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[4], doutReg_ws_4_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[5], doutReg_ws_5_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[6], doutReg_ws_6_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[7], doutReg_ws_7_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            node _doutReg_T_1 = bits(_doutReg_WIRE_1[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_ws_T_2 = cat(cacheEntryB.line.words[3], cacheEntryB.line.words[2], cacheEntryB.line.words[1], cacheEntryB.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_2 = bits(_doutReg_ws_T_2, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_1_2 = bits(_doutReg_ws_T_2, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_2_2 = bits(_doutReg_ws_T_2, 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_3_2 = bits(_doutReg_ws_T_2, 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_4_2 = bits(_doutReg_ws_T_2, 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_5_2 = bits(_doutReg_ws_T_2, 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_6_2 = bits(_doutReg_ws_T_2, 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_7_2 = bits(_doutReg_ws_T_2, 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_2 : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[0], doutReg_ws_0_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[1], doutReg_ws_1_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[2], doutReg_ws_2_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[3], doutReg_ws_3_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[4], doutReg_ws_4_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[5], doutReg_ws_5_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[6], doutReg_ws_6_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[7], doutReg_ws_7_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            node _doutReg_T_2 = bits(_doutReg_WIRE_2[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_3 = mux(hitA, _doutReg_T_1, _doutReg_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:19]
            connect doutReg, _doutReg_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:13]
            connect validReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 183:14]
            node _lruReg_T = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_1 = or(lruReg, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_2 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_3 = or(_lruReg_T_2, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_4 = not(_lruReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_5 = mux(hitA, _lruReg_T_1, _lruReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            connect lruReg, _lruReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:12]
            node _nextWay_T_3 = eq(hitA, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:16]
            connect nextWay, _nextWay_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:13]
          else :
            when miss : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:44]
              connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 189:14]
              node _lruReg_T_6 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:52]
              node _lruReg_T_7 = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_8 = or(lruReg, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_9 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_10 = or(_lruReg_T_9, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_11 = not(_lruReg_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_12 = mux(_lruReg_T_6, _lruReg_T_8, _lruReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              connect lruReg, _lruReg_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:12]
        else :
          node _T_15 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:27]
              connect stateReg, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:38]
          else :
            node _T_16 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:30]
                connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:41]
            else :
              node _T_17 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
                connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 221:32]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 225:16]
    connect io.in.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 226:15]
    connect io.in.dout, doutReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 227:14]
    node _io_out_rd_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:25]
    connect io.out.rd, _io_out_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:13]
    connect io.out.burstLength, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 229:22]
    connect io.out.addr, outAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 230:15]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:17]
    node _io_debug_check_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:18]
    node _io_debug_fill_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:29]
    connect io.debug.fill, _io_debug_fill_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:17]
    node _io_debug_fillWait_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:33]
    connect io.debug.fillWait, _io_debug_fillWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:21]
    node _io_debug_write_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:18]
    connect io.debug.lru, lruReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 236:16]


  module ReadCache_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    output io : { flip enable : UInt<1>, flip in : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, debug : { idle : UInt<1>, check : UInt<1>, fill : UInt<1>, fillWait : UInt<1>, write : UInt<1>, lru : UInt<4>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 60:14]

    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 84:25]
    wire start : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 87:19]
    node offsetReg_addr = shr(io.in.addr, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 91:27]
    node offsetReg_offset = bits(offsetReg_addr, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 92:22]
    reg offsetReg : UInt<3>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
      connect offsetReg, offsetReg_offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    node _request_T = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:11]
    node _request_T_1 = pad(_request_T, 25) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_2 = bits(_request_T_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_3 = bits(_request_T_1, 3, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_4 = bits(_request_T_1, 24, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire _request_WIRE : { tag : UInt<21>, index : UInt<2>, offset : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.offset, _request_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.index, _request_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.tag, _request_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire request : { rd : UInt<1>, addr : { tag : UInt<21>, index : UInt<2>, offset : UInt<2>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 53:19]
    connect request.rd, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 54:12]
    connect request.addr, _request_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 55:14]
    reg requestReg : { rd : UInt<1>, addr : { tag : UInt<21>, index : UInt<2>, offset : UInt<2>}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
      connect requestReg, request @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    reg doutReg : UInt<8>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 101:20]
    reg validReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    connect validReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    reg lruReg : UInt<4>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 105:19]
    wire nextWay : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 108:21]
    reg wayReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    connect wayReg, nextWay @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    smem cacheEntryMemA : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}}[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 112:35]
    smem cacheEntryMemB : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}}[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 113:35]
    wire _cacheEntryA_WIRE : UInt<2> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    invalidate _cacheEntryA_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      connect _cacheEntryA_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      read mport cacheEntryA = cacheEntryMemA[_cacheEntryA_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    wire _cacheEntryB_WIRE : UInt<2> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    invalidate _cacheEntryB_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      connect _cacheEntryB_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      read mport cacheEntryB = cacheEntryMemB[_cacheEntryB_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    node _cacheEntryReg_T = mux(nextWay, cacheEntryB, cacheEntryA) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:36]
    node _cacheEntryReg_T_1 = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:82]
    reg cacheEntryReg : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    when _cacheEntryReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
      connect cacheEntryReg, _cacheEntryReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    node _nextCacheEntry_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:37]
    wire _nextCacheEntry_WIRE : const { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}}
    connect _nextCacheEntry_WIRE.line.words[0], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[1], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[2], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[3], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.tag, UInt<21>(0h0)
    connect _nextCacheEntry_WIRE.dirty, UInt<1>(0h0)
    connect _nextCacheEntry_WIRE.valid, UInt<1>(0h0)
    node nextCacheEntry = mux(_nextCacheEntry_T, cacheEntryReg, _nextCacheEntry_WIRE) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:27]
    node _T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:17]
    node _T_1 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:45]
    node _T_2 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:64]
    node _T_3 = and(_T_1, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:61]
    node _T_4 = or(_T, _T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:32]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:74]
      write mport MPORT = cacheEntryMemA[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
      connect MPORT, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
    node _T_5 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:17]
    node _T_6 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:45]
    node _T_7 = and(_T_6, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:61]
    node _T_8 = or(_T_5, _T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:32]
    when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:73]
      write mport MPORT_1 = cacheEntryMemB[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
      connect MPORT_1, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
    node _burstCounterEnable_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:37]
    node burstCounterEnable = and(_burstCounterEnable_T, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:56]
    node _T_9 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 138:57]
    regreset initCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire initCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect initCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_9 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(initCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(initCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect initCounter, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect initCounterWrap, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    regreset burstCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire burstCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect burstCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when burstCounterEnable : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(burstCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect burstCounter, _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect burstCounterWrap, wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _start_T = and(io.enable, request.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:22]
    node _start_T_1 = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:48]
    node _start_T_2 = and(_start_T, _start_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:36]
    connect start, _start_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:9]
    node _wait_n_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:38]
    node wait_n = and(io.enable, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:26]
    node _hitA_T = eq(cacheEntryA.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitA = and(cacheEntryA.valid, _hitA_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node _hitB_T = eq(cacheEntryB.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitB = and(cacheEntryB.valid, _hitB_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node hit = or(hitA, hitB) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 146:18]
    node miss = eq(hit, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 147:14]
    node wordDone = eq(burstCounter, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 153:18]
    node _outAddr_T = cat(requestReg.addr.tag, requestReg.addr.index, requestReg.addr.offset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:11]
    node outAddr = shl(_outAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:18]
    node _nextWay_T = dshr(lruReg, request.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_1 = bits(_nextWay_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_2 = mux(start, _nextWay_T_1, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:17]
    connect nextWay, _nextWay_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:11]
    node _T_10 = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:17]
    node _T_11 = and(_T_10, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:36]
    when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:53]
      node _n_T = add(requestReg.addr.offset, burstCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      node n = tail(_n_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      wire entry : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<21>, line : { words : UInt<16>[4]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 91:21]
      connect entry, cacheEntryReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 92:11]
      connect entry.line.words[n], io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 93:30]
      connect entry.tag, requestReg.addr.tag @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 94:15]
      connect entry.valid, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 95:17]
      connect cacheEntryReg, entry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 175:19]
      node _doutReg_ws_T = cat(entry.line.words[3], entry.line.words[2], entry.line.words[1], entry.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node doutReg_ws_0 = bits(_doutReg_ws_T, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_1 = bits(_doutReg_ws_T, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_2 = bits(_doutReg_ws_T, 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_3 = bits(_doutReg_ws_T, 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_4 = bits(_doutReg_ws_T, 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_5 = bits(_doutReg_ws_T, 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_6 = bits(_doutReg_ws_T, 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node doutReg_ws_7 = bits(_doutReg_ws_T, 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _doutReg_WIRE : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[0], doutReg_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[1], doutReg_ws_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[2], doutReg_ws_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[3], doutReg_ws_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[4], doutReg_ws_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[5], doutReg_ws_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[6], doutReg_ws_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[7], doutReg_ws_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      node _doutReg_T = bits(_doutReg_WIRE[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      connect doutReg, _doutReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 176:13]
      node _validReg_T = and(requestReg.rd, wordDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:31]
      connect validReg, _validReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:14]
    node _T_12 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
    when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when initCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:29]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:40]
    else :
      node _T_13 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:19]
          connect stateReg, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:30]
      else :
        node _T_14 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when hit : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:17]
            connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 181:14]
            node _doutReg_ws_T_1 = cat(cacheEntryA.line.words[3], cacheEntryA.line.words[2], cacheEntryA.line.words[1], cacheEntryA.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_1 = bits(_doutReg_ws_T_1, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_1_1 = bits(_doutReg_ws_T_1, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_2_1 = bits(_doutReg_ws_T_1, 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_3_1 = bits(_doutReg_ws_T_1, 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_4_1 = bits(_doutReg_ws_T_1, 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_5_1 = bits(_doutReg_ws_T_1, 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_6_1 = bits(_doutReg_ws_T_1, 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_7_1 = bits(_doutReg_ws_T_1, 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_1 : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[0], doutReg_ws_0_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[1], doutReg_ws_1_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[2], doutReg_ws_2_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[3], doutReg_ws_3_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[4], doutReg_ws_4_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[5], doutReg_ws_5_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[6], doutReg_ws_6_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_1[7], doutReg_ws_7_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            node _doutReg_T_1 = bits(_doutReg_WIRE_1[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_ws_T_2 = cat(cacheEntryB.line.words[3], cacheEntryB.line.words[2], cacheEntryB.line.words[1], cacheEntryB.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_2 = bits(_doutReg_ws_T_2, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_1_2 = bits(_doutReg_ws_T_2, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_2_2 = bits(_doutReg_ws_T_2, 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_3_2 = bits(_doutReg_ws_T_2, 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_4_2 = bits(_doutReg_ws_T_2, 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_5_2 = bits(_doutReg_ws_T_2, 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_6_2 = bits(_doutReg_ws_T_2, 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node doutReg_ws_7_2 = bits(_doutReg_ws_T_2, 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_2 : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[0], doutReg_ws_0_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[1], doutReg_ws_1_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[2], doutReg_ws_2_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[3], doutReg_ws_3_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[4], doutReg_ws_4_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[5], doutReg_ws_5_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[6], doutReg_ws_6_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[7], doutReg_ws_7_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            node _doutReg_T_2 = bits(_doutReg_WIRE_2[offsetReg], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_3 = mux(hitA, _doutReg_T_1, _doutReg_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:19]
            connect doutReg, _doutReg_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:13]
            connect validReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 183:14]
            node _lruReg_T = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_1 = or(lruReg, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_2 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_3 = or(_lruReg_T_2, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_4 = not(_lruReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_5 = mux(hitA, _lruReg_T_1, _lruReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            connect lruReg, _lruReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:12]
            node _nextWay_T_3 = eq(hitA, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:16]
            connect nextWay, _nextWay_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:13]
          else :
            when miss : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:44]
              connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 189:14]
              node _lruReg_T_6 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:52]
              node _lruReg_T_7 = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_8 = or(lruReg, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_9 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_10 = or(_lruReg_T_9, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_11 = not(_lruReg_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_12 = mux(_lruReg_T_6, _lruReg_T_8, _lruReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              connect lruReg, _lruReg_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:12]
        else :
          node _T_15 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:27]
              connect stateReg, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:38]
          else :
            node _T_16 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:30]
                connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:41]
            else :
              node _T_17 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
                connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 221:32]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 225:16]
    connect io.in.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 226:15]
    connect io.in.dout, doutReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 227:14]
    node _io_out_rd_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:25]
    connect io.out.rd, _io_out_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:13]
    connect io.out.burstLength, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 229:22]
    connect io.out.addr, outAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 230:15]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:17]
    node _io_debug_check_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:18]
    node _io_debug_fill_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:29]
    connect io.debug.fill, _io_debug_fill_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:17]
    node _io_debug_fillWait_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:33]
    connect io.debug.fillWait, _io_debug_fillWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:21]
    node _io_debug_write_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:18]
    connect io.debug.lru, lruReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 236:16]


  module ReadCache_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    output io : { flip enable : UInt<1>, flip in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, debug : { idle : UInt<1>, check : UInt<1>, fill : UInt<1>, fillWait : UInt<1>, write : UInt<1>, lru : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 60:14]

    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 84:25]
    wire start : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 87:19]
    node offsetReg_addr = shr(io.in.addr, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 91:27]
    node offsetReg_offset = bits(offsetReg_addr, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 92:22]
    reg offsetReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
      connect offsetReg, offsetReg_offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    node _request_T = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:11]
    node _request_T_1 = pad(_request_T, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_2 = bits(_request_T_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_3 = bits(_request_T_1, 4, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_4 = bits(_request_T_1, 31, 5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire _request_WIRE : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.offset, _request_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.index, _request_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.tag, _request_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire request : { rd : UInt<1>, addr : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 53:19]
    connect request.rd, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 54:12]
    connect request.addr, _request_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 55:14]
    reg requestReg : { rd : UInt<1>, addr : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
      connect requestReg, request @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    reg doutReg : UInt<64>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 101:20]
    reg validReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    connect validReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    reg lruReg : UInt<8>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 105:19]
    wire nextWay : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 108:21]
    reg wayReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    connect wayReg, nextWay @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    smem cacheEntryMemA : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 112:35]
    smem cacheEntryMemB : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 113:35]
    wire _cacheEntryA_WIRE : UInt<3> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    invalidate _cacheEntryA_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      connect _cacheEntryA_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      read mport cacheEntryA = cacheEntryMemA[_cacheEntryA_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    wire _cacheEntryB_WIRE : UInt<3> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    invalidate _cacheEntryB_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      connect _cacheEntryB_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      read mport cacheEntryB = cacheEntryMemB[_cacheEntryB_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    node _cacheEntryReg_T = mux(nextWay, cacheEntryB, cacheEntryA) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:36]
    node _cacheEntryReg_T_1 = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:82]
    reg cacheEntryReg : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    when _cacheEntryReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
      connect cacheEntryReg, _cacheEntryReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    node _nextCacheEntry_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:37]
    wire _nextCacheEntry_WIRE : const { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}
    connect _nextCacheEntry_WIRE.line.words[0], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[1], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[2], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[3], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.tag, UInt<27>(0h0)
    connect _nextCacheEntry_WIRE.dirty, UInt<1>(0h0)
    connect _nextCacheEntry_WIRE.valid, UInt<1>(0h0)
    node nextCacheEntry = mux(_nextCacheEntry_T, cacheEntryReg, _nextCacheEntry_WIRE) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:27]
    node _T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:17]
    node _T_1 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:45]
    node _T_2 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:64]
    node _T_3 = and(_T_1, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:61]
    node _T_4 = or(_T, _T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:32]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:74]
      write mport MPORT = cacheEntryMemA[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
      connect MPORT, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
    node _T_5 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:17]
    node _T_6 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:45]
    node _T_7 = and(_T_6, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:61]
    node _T_8 = or(_T_5, _T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:32]
    when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:73]
      write mport MPORT_1 = cacheEntryMemB[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
      connect MPORT_1, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
    node _burstCounterEnable_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:37]
    node burstCounterEnable = and(_burstCounterEnable_T, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:56]
    node _T_9 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 138:57]
    regreset initCounter : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire initCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect initCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_9 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(initCounter, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(initCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect initCounter, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect initCounterWrap, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    regreset burstCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire burstCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect burstCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when burstCounterEnable : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(burstCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect burstCounter, _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect burstCounterWrap, wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _start_T = and(io.enable, request.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:22]
    node _start_T_1 = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:48]
    node _start_T_2 = and(_start_T, _start_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:36]
    connect start, _start_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:9]
    node _wait_n_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:38]
    node wait_n = and(io.enable, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:26]
    node _hitA_T = eq(cacheEntryA.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitA = and(cacheEntryA.valid, _hitA_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node _hitB_T = eq(cacheEntryB.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitB = and(cacheEntryB.valid, _hitB_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node hit = or(hitA, hitB) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 146:18]
    node miss = eq(hit, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 147:14]
    node wordDone = eq(burstCounter, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 153:18]
    node _outAddr_T = cat(requestReg.addr.tag, requestReg.addr.index, requestReg.addr.offset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:11]
    node outAddr = shl(_outAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:18]
    node _nextWay_T = dshr(lruReg, request.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_1 = bits(_nextWay_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_2 = mux(start, _nextWay_T_1, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:17]
    connect nextWay, _nextWay_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:11]
    node _T_10 = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:17]
    node _T_11 = and(_T_10, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:36]
    when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:53]
      node _n_T = add(requestReg.addr.offset, burstCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      node n = tail(_n_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      wire entry : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 91:21]
      connect entry, cacheEntryReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 92:11]
      connect entry.line.words[n], io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 93:30]
      connect entry.tag, requestReg.addr.tag @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 94:15]
      connect entry.valid, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 95:17]
      connect cacheEntryReg, entry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 175:19]
      node _doutReg_ws_T = cat(entry.line.words[3], entry.line.words[2], entry.line.words[1], entry.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node doutReg_ws_0 = bits(_doutReg_ws_T, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _doutReg_WIRE : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[0], doutReg_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      wire _doutReg_WIRE_1 : UInt
      connect _doutReg_WIRE_1, UInt<1>(0h0)
      node _doutReg_T = bits(_doutReg_WIRE[_doutReg_WIRE_1], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_1 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_2 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_3 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_4 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_5 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_6 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_7 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_8 = cat(_doutReg_T, _doutReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_9 = cat(_doutReg_T_8, _doutReg_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_10 = cat(_doutReg_T_9, _doutReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_11 = cat(_doutReg_T_10, _doutReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_12 = cat(_doutReg_T_11, _doutReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_13 = cat(_doutReg_T_12, _doutReg_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_14 = cat(_doutReg_T_13, _doutReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      connect doutReg, _doutReg_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 176:13]
      node _validReg_T = and(requestReg.rd, wordDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:31]
      connect validReg, _validReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:14]
    node _T_12 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
    when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when initCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:29]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:40]
    else :
      node _T_13 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:19]
          connect stateReg, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:30]
      else :
        node _T_14 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when hit : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:17]
            connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 181:14]
            node _doutReg_ws_T_1 = cat(cacheEntryA.line.words[3], cacheEntryA.line.words[2], cacheEntryA.line.words[1], cacheEntryA.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_1 = bits(_doutReg_ws_T_1, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_2 : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[0], doutReg_ws_0_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            wire _doutReg_WIRE_3 : UInt
            connect _doutReg_WIRE_3, UInt<1>(0h0)
            node _doutReg_T_15 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_16 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_17 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_18 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_19 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_20 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_21 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_22 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_23 = cat(_doutReg_T_15, _doutReg_T_16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_24 = cat(_doutReg_T_23, _doutReg_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_25 = cat(_doutReg_T_24, _doutReg_T_18) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_26 = cat(_doutReg_T_25, _doutReg_T_19) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_27 = cat(_doutReg_T_26, _doutReg_T_20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_28 = cat(_doutReg_T_27, _doutReg_T_21) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_29 = cat(_doutReg_T_28, _doutReg_T_22) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_ws_T_2 = cat(cacheEntryB.line.words[3], cacheEntryB.line.words[2], cacheEntryB.line.words[1], cacheEntryB.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_2 = bits(_doutReg_ws_T_2, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_4 : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_4[0], doutReg_ws_0_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            wire _doutReg_WIRE_5 : UInt
            connect _doutReg_WIRE_5, UInt<1>(0h0)
            node _doutReg_T_30 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_31 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_32 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_33 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_34 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_35 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_36 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_37 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_38 = cat(_doutReg_T_30, _doutReg_T_31) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_39 = cat(_doutReg_T_38, _doutReg_T_32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_40 = cat(_doutReg_T_39, _doutReg_T_33) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_41 = cat(_doutReg_T_40, _doutReg_T_34) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_42 = cat(_doutReg_T_41, _doutReg_T_35) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_43 = cat(_doutReg_T_42, _doutReg_T_36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_44 = cat(_doutReg_T_43, _doutReg_T_37) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_45 = mux(hitA, _doutReg_T_29, _doutReg_T_44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:19]
            connect doutReg, _doutReg_T_45 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:13]
            connect validReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 183:14]
            node _lruReg_T = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_1 = or(lruReg, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_2 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_3 = or(_lruReg_T_2, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_4 = not(_lruReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_5 = mux(hitA, _lruReg_T_1, _lruReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            connect lruReg, _lruReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:12]
            node _nextWay_T_3 = eq(hitA, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:16]
            connect nextWay, _nextWay_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:13]
          else :
            when miss : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:44]
              connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 189:14]
              node _lruReg_T_6 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:52]
              node _lruReg_T_7 = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_8 = or(lruReg, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_9 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_10 = or(_lruReg_T_9, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_11 = not(_lruReg_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_12 = mux(_lruReg_T_6, _lruReg_T_8, _lruReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              connect lruReg, _lruReg_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:12]
        else :
          node _T_15 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:27]
              connect stateReg, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:38]
          else :
            node _T_16 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:30]
                connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:41]
            else :
              node _T_17 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
                connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 221:32]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 225:16]
    connect io.in.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 226:15]
    connect io.in.dout, doutReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 227:14]
    node _io_out_rd_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:25]
    connect io.out.rd, _io_out_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:13]
    connect io.out.burstLength, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 229:22]
    connect io.out.addr, outAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 230:15]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:17]
    node _io_debug_check_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:18]
    node _io_debug_fill_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:29]
    connect io.debug.fill, _io_debug_fill_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:17]
    node _io_debug_fillWait_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:33]
    connect io.debug.fillWait, _io_debug_fillWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:21]
    node _io_debug_write_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:18]
    connect io.debug.lru, lruReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 236:16]


  module ReadCache_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    output io : { flip enable : UInt<1>, flip in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, debug : { idle : UInt<1>, check : UInt<1>, fill : UInt<1>, fillWait : UInt<1>, write : UInt<1>, lru : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 60:14]

    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 84:25]
    wire start : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 87:19]
    node offsetReg_addr = shr(io.in.addr, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 91:27]
    node offsetReg_offset = bits(offsetReg_addr, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 92:22]
    reg offsetReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
      connect offsetReg, offsetReg_offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    node _request_T = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:11]
    node _request_T_1 = pad(_request_T, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_2 = bits(_request_T_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_3 = bits(_request_T_1, 4, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_4 = bits(_request_T_1, 31, 5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire _request_WIRE : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.offset, _request_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.index, _request_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.tag, _request_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire request : { rd : UInt<1>, addr : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 53:19]
    connect request.rd, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 54:12]
    connect request.addr, _request_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 55:14]
    reg requestReg : { rd : UInt<1>, addr : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
      connect requestReg, request @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    reg doutReg : UInt<64>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 101:20]
    reg validReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    connect validReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    reg lruReg : UInt<8>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 105:19]
    wire nextWay : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 108:21]
    reg wayReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    connect wayReg, nextWay @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    smem cacheEntryMemA : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 112:35]
    smem cacheEntryMemB : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 113:35]
    wire _cacheEntryA_WIRE : UInt<3> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    invalidate _cacheEntryA_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      connect _cacheEntryA_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      read mport cacheEntryA = cacheEntryMemA[_cacheEntryA_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    wire _cacheEntryB_WIRE : UInt<3> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    invalidate _cacheEntryB_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      connect _cacheEntryB_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      read mport cacheEntryB = cacheEntryMemB[_cacheEntryB_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    node _cacheEntryReg_T = mux(nextWay, cacheEntryB, cacheEntryA) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:36]
    node _cacheEntryReg_T_1 = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:82]
    reg cacheEntryReg : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    when _cacheEntryReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
      connect cacheEntryReg, _cacheEntryReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    node _nextCacheEntry_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:37]
    wire _nextCacheEntry_WIRE : const { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}
    connect _nextCacheEntry_WIRE.line.words[0], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[1], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[2], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[3], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.tag, UInt<27>(0h0)
    connect _nextCacheEntry_WIRE.dirty, UInt<1>(0h0)
    connect _nextCacheEntry_WIRE.valid, UInt<1>(0h0)
    node nextCacheEntry = mux(_nextCacheEntry_T, cacheEntryReg, _nextCacheEntry_WIRE) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:27]
    node _T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:17]
    node _T_1 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:45]
    node _T_2 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:64]
    node _T_3 = and(_T_1, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:61]
    node _T_4 = or(_T, _T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:32]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:74]
      write mport MPORT = cacheEntryMemA[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
      connect MPORT, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
    node _T_5 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:17]
    node _T_6 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:45]
    node _T_7 = and(_T_6, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:61]
    node _T_8 = or(_T_5, _T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:32]
    when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:73]
      write mport MPORT_1 = cacheEntryMemB[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
      connect MPORT_1, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
    node _burstCounterEnable_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:37]
    node burstCounterEnable = and(_burstCounterEnable_T, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:56]
    node _T_9 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 138:57]
    regreset initCounter : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire initCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect initCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_9 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(initCounter, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(initCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect initCounter, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect initCounterWrap, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    regreset burstCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire burstCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect burstCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when burstCounterEnable : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(burstCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect burstCounter, _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect burstCounterWrap, wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _start_T = and(io.enable, request.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:22]
    node _start_T_1 = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:48]
    node _start_T_2 = and(_start_T, _start_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:36]
    connect start, _start_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:9]
    node _wait_n_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:38]
    node wait_n = and(io.enable, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:26]
    node _hitA_T = eq(cacheEntryA.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitA = and(cacheEntryA.valid, _hitA_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node _hitB_T = eq(cacheEntryB.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitB = and(cacheEntryB.valid, _hitB_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node hit = or(hitA, hitB) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 146:18]
    node miss = eq(hit, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 147:14]
    node wordDone = eq(burstCounter, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 153:18]
    node _outAddr_T = cat(requestReg.addr.tag, requestReg.addr.index, requestReg.addr.offset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:11]
    node outAddr = shl(_outAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:18]
    node _nextWay_T = dshr(lruReg, request.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_1 = bits(_nextWay_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_2 = mux(start, _nextWay_T_1, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:17]
    connect nextWay, _nextWay_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:11]
    node _T_10 = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:17]
    node _T_11 = and(_T_10, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:36]
    when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:53]
      node _n_T = add(requestReg.addr.offset, burstCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      node n = tail(_n_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      wire entry : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 91:21]
      connect entry, cacheEntryReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 92:11]
      connect entry.line.words[n], io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 93:30]
      connect entry.tag, requestReg.addr.tag @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 94:15]
      connect entry.valid, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 95:17]
      connect cacheEntryReg, entry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 175:19]
      node _doutReg_ws_T = cat(entry.line.words[3], entry.line.words[2], entry.line.words[1], entry.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node doutReg_ws_0 = bits(_doutReg_ws_T, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _doutReg_WIRE : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[0], doutReg_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      wire _doutReg_WIRE_1 : UInt
      connect _doutReg_WIRE_1, UInt<1>(0h0)
      node _doutReg_T = bits(_doutReg_WIRE[_doutReg_WIRE_1], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_1 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_2 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_3 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_4 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_5 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_6 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_7 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_8 = cat(_doutReg_T, _doutReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_9 = cat(_doutReg_T_8, _doutReg_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_10 = cat(_doutReg_T_9, _doutReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_11 = cat(_doutReg_T_10, _doutReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_12 = cat(_doutReg_T_11, _doutReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_13 = cat(_doutReg_T_12, _doutReg_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_14 = cat(_doutReg_T_13, _doutReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      connect doutReg, _doutReg_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 176:13]
      node _validReg_T = and(requestReg.rd, wordDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:31]
      connect validReg, _validReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:14]
    node _T_12 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
    when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when initCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:29]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:40]
    else :
      node _T_13 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:19]
          connect stateReg, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:30]
      else :
        node _T_14 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when hit : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:17]
            connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 181:14]
            node _doutReg_ws_T_1 = cat(cacheEntryA.line.words[3], cacheEntryA.line.words[2], cacheEntryA.line.words[1], cacheEntryA.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_1 = bits(_doutReg_ws_T_1, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_2 : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[0], doutReg_ws_0_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            wire _doutReg_WIRE_3 : UInt
            connect _doutReg_WIRE_3, UInt<1>(0h0)
            node _doutReg_T_15 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_16 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_17 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_18 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_19 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_20 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_21 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_22 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_23 = cat(_doutReg_T_15, _doutReg_T_16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_24 = cat(_doutReg_T_23, _doutReg_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_25 = cat(_doutReg_T_24, _doutReg_T_18) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_26 = cat(_doutReg_T_25, _doutReg_T_19) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_27 = cat(_doutReg_T_26, _doutReg_T_20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_28 = cat(_doutReg_T_27, _doutReg_T_21) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_29 = cat(_doutReg_T_28, _doutReg_T_22) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_ws_T_2 = cat(cacheEntryB.line.words[3], cacheEntryB.line.words[2], cacheEntryB.line.words[1], cacheEntryB.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_2 = bits(_doutReg_ws_T_2, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_4 : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_4[0], doutReg_ws_0_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            wire _doutReg_WIRE_5 : UInt
            connect _doutReg_WIRE_5, UInt<1>(0h0)
            node _doutReg_T_30 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_31 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_32 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_33 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_34 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_35 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_36 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_37 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_38 = cat(_doutReg_T_30, _doutReg_T_31) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_39 = cat(_doutReg_T_38, _doutReg_T_32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_40 = cat(_doutReg_T_39, _doutReg_T_33) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_41 = cat(_doutReg_T_40, _doutReg_T_34) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_42 = cat(_doutReg_T_41, _doutReg_T_35) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_43 = cat(_doutReg_T_42, _doutReg_T_36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_44 = cat(_doutReg_T_43, _doutReg_T_37) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_45 = mux(hitA, _doutReg_T_29, _doutReg_T_44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:19]
            connect doutReg, _doutReg_T_45 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:13]
            connect validReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 183:14]
            node _lruReg_T = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_1 = or(lruReg, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_2 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_3 = or(_lruReg_T_2, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_4 = not(_lruReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_5 = mux(hitA, _lruReg_T_1, _lruReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            connect lruReg, _lruReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:12]
            node _nextWay_T_3 = eq(hitA, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:16]
            connect nextWay, _nextWay_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:13]
          else :
            when miss : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:44]
              connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 189:14]
              node _lruReg_T_6 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:52]
              node _lruReg_T_7 = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_8 = or(lruReg, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_9 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_10 = or(_lruReg_T_9, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_11 = not(_lruReg_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_12 = mux(_lruReg_T_6, _lruReg_T_8, _lruReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              connect lruReg, _lruReg_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:12]
        else :
          node _T_15 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:27]
              connect stateReg, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:38]
          else :
            node _T_16 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:30]
                connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:41]
            else :
              node _T_17 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
                connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 221:32]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 225:16]
    connect io.in.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 226:15]
    connect io.in.dout, doutReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 227:14]
    node _io_out_rd_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:25]
    connect io.out.rd, _io_out_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:13]
    connect io.out.burstLength, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 229:22]
    connect io.out.addr, outAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 230:15]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:17]
    node _io_debug_check_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:18]
    node _io_debug_fill_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:29]
    connect io.debug.fill, _io_debug_fill_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:17]
    node _io_debug_fillWait_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:33]
    connect io.debug.fillWait, _io_debug_fillWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:21]
    node _io_debug_write_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:18]
    connect io.debug.lru, lruReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 236:16]


  module ReadCache_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 55:7]
    output io : { flip enable : UInt<1>, flip in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, debug : { idle : UInt<1>, check : UInt<1>, fill : UInt<1>, fillWait : UInt<1>, write : UInt<1>, lru : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 60:14]

    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 84:25]
    wire start : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 87:19]
    node offsetReg_addr = shr(io.in.addr, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 91:27]
    node offsetReg_offset = bits(offsetReg_addr, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 92:22]
    reg offsetReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
      connect offsetReg, offsetReg_offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 93:14]
    node _request_T = shr(io.in.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:11]
    node _request_T_1 = pad(_request_T, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_2 = bits(_request_T_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_3 = bits(_request_T_1, 4, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    node _request_T_4 = bits(_request_T_1, 31, 5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire _request_WIRE : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.offset, _request_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.index, _request_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    connect _request_WIRE.tag, _request_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Address.scala 78:49]
    wire request : { rd : UInt<1>, addr : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 53:19]
    connect request.rd, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 54:12]
    connect request.addr, _request_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/ReadRequest.scala 55:14]
    reg requestReg : { rd : UInt<1>, addr : { tag : UInt<27>, index : UInt<3>, offset : UInt<2>}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
      connect requestReg, request @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 98:29]
    reg doutReg : UInt<64>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 101:20]
    reg validReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    connect validReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 102:25]
    reg lruReg : UInt<8>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 105:19]
    wire nextWay : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 108:21]
    reg wayReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    connect wayReg, nextWay @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 109:23]
    smem cacheEntryMemA : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 112:35]
    smem cacheEntryMemB : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 113:35]
    wire _cacheEntryA_WIRE : UInt<3> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    invalidate _cacheEntryA_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      connect _cacheEntryA_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
      read mport cacheEntryA = cacheEntryMemA[_cacheEntryA_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 116:40]
    wire _cacheEntryB_WIRE : UInt<3> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    invalidate _cacheEntryB_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      connect _cacheEntryB_WIRE, request.addr.index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
      read mport cacheEntryB = cacheEntryMemB[_cacheEntryB_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 117:40]
    node _cacheEntryReg_T = mux(nextWay, cacheEntryB, cacheEntryA) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:36]
    node _cacheEntryReg_T_1 = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:82]
    reg cacheEntryReg : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    when _cacheEntryReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
      connect cacheEntryReg, _cacheEntryReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 121:32]
    node _nextCacheEntry_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:37]
    wire _nextCacheEntry_WIRE : const { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}}
    connect _nextCacheEntry_WIRE.line.words[0], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[1], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[2], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.line.words[3], UInt<16>(0h0)
    connect _nextCacheEntry_WIRE.tag, UInt<27>(0h0)
    connect _nextCacheEntry_WIRE.dirty, UInt<1>(0h0)
    connect _nextCacheEntry_WIRE.valid, UInt<1>(0h0)
    node nextCacheEntry = mux(_nextCacheEntry_T, cacheEntryReg, _nextCacheEntry_WIRE) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 124:27]
    node _T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:17]
    node _T_1 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:45]
    node _T_2 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:64]
    node _T_3 = and(_T_1, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:61]
    node _T_4 = or(_T, _T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:32]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 126:74]
      write mport MPORT = cacheEntryMemA[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
      connect MPORT, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 127:25]
    node _T_5 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:17]
    node _T_6 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:45]
    node _T_7 = and(_T_6, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:61]
    node _T_8 = or(_T_5, _T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:32]
    when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 130:73]
      write mport MPORT_1 = cacheEntryMemB[requestReg.addr.index], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
      connect MPORT_1, nextCacheEntry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 131:25]
    node _burstCounterEnable_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:37]
    node burstCounterEnable = and(_burstCounterEnable_T, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 135:56]
    node _T_9 = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 138:57]
    regreset initCounter : UInt<3>, clock, reset, UInt<3>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire initCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect initCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _T_9 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(initCounter, UInt<3>(0h7)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(initCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect initCounter, _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect initCounterWrap, wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    regreset burstCounter : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire burstCounterWrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    connect burstCounterWrap, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when burstCounterEnable : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(burstCounter, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect burstCounter, _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      connect burstCounterWrap, wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _start_T = and(io.enable, request.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:22]
    node _start_T_1 = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:48]
    node _start_T_2 = and(_start_T, _start_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:36]
    connect start, _start_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 142:9]
    node _wait_n_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:38]
    node wait_n = and(io.enable, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 143:26]
    node _hitA_T = eq(cacheEntryA.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitA = and(cacheEntryA.valid, _hitA_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node _hitB_T = eq(cacheEntryB.tag, requestReg.addr.tag) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:54]
    node hitB = and(cacheEntryB.valid, _hitB_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 59:42]
    node hit = or(hitA, hitB) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 146:18]
    node miss = eq(hit, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 147:14]
    node wordDone = eq(burstCounter, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 153:18]
    node _outAddr_T = cat(requestReg.addr.tag, requestReg.addr.index, requestReg.addr.offset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:11]
    node outAddr = shl(_outAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 165:18]
    node _nextWay_T = dshr(lruReg, request.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_1 = bits(_nextWay_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:31]
    node _nextWay_T_2 = mux(start, _nextWay_T_1, wayReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:17]
    connect nextWay, _nextWay_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 169:11]
    node _T_10 = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:17]
    node _T_11 = and(_T_10, io.out.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:36]
    when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 172:53]
      node _n_T = add(requestReg.addr.offset, burstCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      node n = tail(_n_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 173:57]
      wire entry : { valid : UInt<1>, dirty : UInt<1>, tag : UInt<27>, line : { words : UInt<16>[4]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 91:21]
      connect entry, cacheEntryReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 92:11]
      connect entry.line.words[n], io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 93:30]
      connect entry.tag, requestReg.addr.tag @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 94:15]
      connect entry.valid, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/Entry.scala 95:17]
      connect cacheEntryReg, entry @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 175:19]
      node _doutReg_ws_T = cat(entry.line.words[3], entry.line.words[2], entry.line.words[1], entry.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
      node doutReg_ws_0 = bits(_doutReg_ws_T, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      wire _doutReg_WIRE : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      connect _doutReg_WIRE[0], doutReg_ws_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
      wire _doutReg_WIRE_1 : UInt
      connect _doutReg_WIRE_1, UInt<1>(0h0)
      node _doutReg_T = bits(_doutReg_WIRE[_doutReg_WIRE_1], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_1 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_2 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_3 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_4 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_5 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_6 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_7 = bits(_doutReg_WIRE[_doutReg_WIRE_1], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
      node _doutReg_T_8 = cat(_doutReg_T, _doutReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_9 = cat(_doutReg_T_8, _doutReg_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_10 = cat(_doutReg_T_9, _doutReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_11 = cat(_doutReg_T_10, _doutReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_12 = cat(_doutReg_T_11, _doutReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_13 = cat(_doutReg_T_12, _doutReg_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      node _doutReg_T_14 = cat(_doutReg_T_13, _doutReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
      connect doutReg, _doutReg_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 176:13]
      node _validReg_T = and(requestReg.rd, wordDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:31]
      connect validReg, _validReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 177:14]
    node _T_12 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
    when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when initCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:29]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 197:40]
    else :
      node _T_13 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
      when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:19]
          connect stateReg, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 202:30]
      else :
        node _T_14 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
        when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when hit : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:17]
            connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 181:14]
            node _doutReg_ws_T_1 = cat(cacheEntryA.line.words[3], cacheEntryA.line.words[2], cacheEntryA.line.words[1], cacheEntryA.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_1 = bits(_doutReg_ws_T_1, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_2 : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_2[0], doutReg_ws_0_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            wire _doutReg_WIRE_3 : UInt
            connect _doutReg_WIRE_3, UInt<1>(0h0)
            node _doutReg_T_15 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_16 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_17 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_18 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_19 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_20 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_21 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_22 = bits(_doutReg_WIRE_2[_doutReg_WIRE_3], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_23 = cat(_doutReg_T_15, _doutReg_T_16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_24 = cat(_doutReg_T_23, _doutReg_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_25 = cat(_doutReg_T_24, _doutReg_T_18) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_26 = cat(_doutReg_T_25, _doutReg_T_19) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_27 = cat(_doutReg_T_26, _doutReg_T_20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_28 = cat(_doutReg_T_27, _doutReg_T_21) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_29 = cat(_doutReg_T_28, _doutReg_T_22) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_ws_T_2 = cat(cacheEntryB.line.words[3], cacheEntryB.line.words[2], cacheEntryB.line.words[1], cacheEntryB.line.words[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 77:32]
            node doutReg_ws_0_2 = bits(_doutReg_ws_T_2, 63, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            wire _doutReg_WIRE_4 : UInt<64>[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            connect _doutReg_WIRE_4[0], doutReg_ws_0_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Line.scala 78:12]
            wire _doutReg_WIRE_5 : UInt
            connect _doutReg_WIRE_5, UInt<1>(0h0)
            node _doutReg_T_30 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_31 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_32 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_33 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_34 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_35 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_36 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 55, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_37 = bits(_doutReg_WIRE_4[_doutReg_WIRE_5], 63, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
            node _doutReg_T_38 = cat(_doutReg_T_30, _doutReg_T_31) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_39 = cat(_doutReg_T_38, _doutReg_T_32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_40 = cat(_doutReg_T_39, _doutReg_T_33) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_41 = cat(_doutReg_T_40, _doutReg_T_34) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_42 = cat(_doutReg_T_41, _doutReg_T_35) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_43 = cat(_doutReg_T_42, _doutReg_T_36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_44 = cat(_doutReg_T_43, _doutReg_T_37) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
            node _doutReg_T_45 = mux(hitA, _doutReg_T_29, _doutReg_T_44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:19]
            connect doutReg, _doutReg_T_45 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 182:13]
            connect validReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 183:14]
            node _lruReg_T = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_1 = or(lruReg, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_2 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_3 = or(_lruReg_T_2, _lruReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_4 = not(_lruReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            node _lruReg_T_5 = mux(hitA, _lruReg_T_1, _lruReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:28]
            connect lruReg, _lruReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 184:12]
            node _nextWay_T_3 = eq(hitA, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:16]
            connect nextWay, _nextWay_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 185:13]
          else :
            when miss : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 207:44]
              connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 189:14]
              node _lruReg_T_6 = eq(wayReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:52]
              node _lruReg_T_7 = dshl(UInt<1>(0h1), requestReg.addr.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_8 = or(lruReg, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_9 = not(lruReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_10 = or(_lruReg_T_9, _lruReg_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_11 = not(_lruReg_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              node _lruReg_T_12 = mux(_lruReg_T_6, _lruReg_T_8, _lruReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:28]
              connect lruReg, _lruReg_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 190:12]
        else :
          node _T_15 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
          when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:27]
              connect stateReg, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 212:38]
          else :
            node _T_16 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
            when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:30]
                connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 217:41]
            else :
              node _T_17 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
              when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 194:20]
                connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 221:32]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 225:16]
    connect io.in.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 226:15]
    connect io.in.dout, doutReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 227:14]
    node _io_out_rd_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:25]
    connect io.out.rd, _io_out_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 228:13]
    connect io.out.burstLength, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 229:22]
    connect io.out.addr, outAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 230:15]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 231:17]
    node _io_debug_check_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 232:18]
    node _io_debug_fill_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:29]
    connect io.debug.fill, _io_debug_fill_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 233:17]
    node _io_debug_fillWait_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:33]
    connect io.debug.fillWait, _io_debug_fillWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 234:21]
    node _io_debug_write_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 235:18]
    connect io.debug.lru, lruReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/cache/ReadCache.scala 236:16]


  module BurstMemArbiter : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    output io : { busy : UInt<1>, chosen : UInt<5>, flip in : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}[5], out : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 47:14]

    regreset busyReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 73:24]
    regreset indexReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 74:25]
    node _index_T = or(io.in[0].rd, io.in[0].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_1 = or(io.in[1].rd, io.in[1].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_2 = or(io.in[2].rd, io.in[2].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_3 = or(io.in[3].rd, io.in[3].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_4 = or(io.in[4].rd, io.in[4].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_enc_T = mux(_index_T_4, UInt<5>(0h10), UInt<5>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_1 = mux(_index_T_3, UInt<5>(0h8), _index_enc_T) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_2 = mux(_index_T_2, UInt<5>(0h4), _index_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_3 = mux(_index_T_1, UInt<5>(0h2), _index_enc_T_2) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node index_enc = mux(_index_T, UInt<5>(0h1), _index_enc_T_3) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_T_5 = bits(index_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_6 = bits(index_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_7 = bits(index_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_8 = bits(index_enc, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_9 = bits(index_enc, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    wire _index_WIRE : UInt<1>[5] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[0], _index_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[1], _index_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[2], _index_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[3], _index_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[4], _index_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    node index = cat(_index_WIRE[4], _index_WIRE[3], _index_WIRE[2], _index_WIRE[1], _index_WIRE[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:78]
    node chosen = mux(busyReg, indexReg, index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 80:19]
    node _effectiveRequest_T = eq(busyReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:26]
    node _effectiveRequest_T_1 = or(io.out.rd, io.out.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:49]
    node _effectiveRequest_T_2 = and(_effectiveRequest_T, _effectiveRequest_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:35]
    node effectiveRequest = and(_effectiveRequest_T_2, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:63]
    when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 86:26]
      connect busyReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 87:13]
    else :
      when effectiveRequest : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 88:32]
        connect busyReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 89:13]
        connect indexReg, index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 90:14]
    connect io.busy, busyReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 94:11]
    connect io.chosen, chosen @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 95:13]
    node _io_out_T = bits(chosen, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_1 = bits(chosen, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_2 = bits(chosen, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_3 = bits(chosen, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_4 = bits(chosen, 4, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_anySelected_T = or(_io_out_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node _io_out_anySelected_T_1 = or(_io_out_anySelected_T, _io_out_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node _io_out_anySelected_T_2 = or(_io_out_anySelected_T_1, _io_out_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node io_out_anySelected = or(_io_out_anySelected_T_2, _io_out_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    wire io_out_mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 317:19]
    node _io_out_mem_rd_T = mux(_io_out_T, io.in[0].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_1 = mux(_io_out_T_1, io.in[1].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_2 = mux(_io_out_T_2, io.in[2].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_3 = mux(_io_out_T_3, io.in[3].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_4 = mux(_io_out_T_4, io.in[4].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_5 = or(_io_out_mem_rd_T, _io_out_mem_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_6 = or(_io_out_mem_rd_T_5, _io_out_mem_rd_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_7 = or(_io_out_mem_rd_T_6, _io_out_mem_rd_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_8 = or(_io_out_mem_rd_T_7, _io_out_mem_rd_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_9 = bits(_io_out_mem_rd_T_8, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    connect io_out_mem.rd, _io_out_mem_rd_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:12]
    node _io_out_mem_wr_T = mux(_io_out_T, io.in[0].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_1 = mux(_io_out_T_1, io.in[1].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_2 = mux(_io_out_T_2, io.in[2].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_3 = mux(_io_out_T_3, io.in[3].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_4 = mux(_io_out_T_4, io.in[4].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_5 = or(_io_out_mem_wr_T, _io_out_mem_wr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_6 = or(_io_out_mem_wr_T_5, _io_out_mem_wr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_7 = or(_io_out_mem_wr_T_6, _io_out_mem_wr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_8 = or(_io_out_mem_wr_T_7, _io_out_mem_wr_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_9 = bits(_io_out_mem_wr_T_8, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    connect io_out_mem.wr, _io_out_mem_wr_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:12]
    node _io_out_mem_burstLength_T = mux(_io_out_T, io.in[0].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_1 = mux(_io_out_T_1, io.in[1].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_2 = mux(_io_out_T_2, io.in[2].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_3 = mux(_io_out_T_3, io.in[3].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_4 = mux(_io_out_T_4, io.in[4].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_5 = or(_io_out_mem_burstLength_T, _io_out_mem_burstLength_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_6 = or(_io_out_mem_burstLength_T_5, _io_out_mem_burstLength_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_7 = or(_io_out_mem_burstLength_T_6, _io_out_mem_burstLength_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_8 = or(_io_out_mem_burstLength_T_7, _io_out_mem_burstLength_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    connect io_out_mem.burstLength, _io_out_mem_burstLength_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:21]
    node _io_out_mem_addr_T = mux(_io_out_T, io.in[0].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_1 = mux(_io_out_T_1, io.in[1].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_2 = mux(_io_out_T_2, io.in[2].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_3 = mux(_io_out_T_3, io.in[3].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_4 = mux(_io_out_T_4, io.in[4].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_5 = or(_io_out_mem_addr_T, _io_out_mem_addr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_6 = or(_io_out_mem_addr_T_5, _io_out_mem_addr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_7 = or(_io_out_mem_addr_T_6, _io_out_mem_addr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_8 = or(_io_out_mem_addr_T_7, _io_out_mem_addr_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    connect io_out_mem.addr, _io_out_mem_addr_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:14]
    node _io_out_mem_mask_T = mux(_io_out_T, io.in[0].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_1 = mux(_io_out_T_1, io.in[1].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_2 = mux(_io_out_T_2, io.in[2].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_3 = mux(_io_out_T_3, io.in[3].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_4 = mux(_io_out_T_4, io.in[4].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_5 = or(_io_out_mem_mask_T, _io_out_mem_mask_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_6 = or(_io_out_mem_mask_T_5, _io_out_mem_mask_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_7 = or(_io_out_mem_mask_T_6, _io_out_mem_mask_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_8 = or(_io_out_mem_mask_T_7, _io_out_mem_mask_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    connect io_out_mem.mask, _io_out_mem_mask_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:14]
    node _io_out_mem_din_T = mux(_io_out_T, io.in[0].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_1 = mux(_io_out_T_1, io.in[1].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_2 = mux(_io_out_T_2, io.in[2].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_3 = mux(_io_out_T_3, io.in[3].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_4 = mux(_io_out_T_4, io.in[4].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_5 = or(_io_out_mem_din_T, _io_out_mem_din_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_6 = or(_io_out_mem_din_T_5, _io_out_mem_din_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_7 = or(_io_out_mem_din_T_6, _io_out_mem_din_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_8 = or(_io_out_mem_din_T_7, _io_out_mem_din_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    connect io_out_mem.din, _io_out_mem_din_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:13]
    node _io_out_io_in_0_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_0_wait_n_T_1 = or(_io_out_io_in_0_wait_n_T, _io_out_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_0_wait_n_T_2 = and(_io_out_io_in_0_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[0].wait_n, _io_out_io_in_0_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_0_valid_T = and(_io_out_T, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[0].valid, _io_out_io_in_0_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_0_burstDone_T = and(_io_out_T, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[0].burstDone, _io_out_io_in_0_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[0].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_1_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_1_wait_n_T_1 = or(_io_out_io_in_1_wait_n_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_1_wait_n_T_2 = and(_io_out_io_in_1_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[1].wait_n, _io_out_io_in_1_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_1_valid_T = and(_io_out_T_1, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[1].valid, _io_out_io_in_1_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_1_burstDone_T = and(_io_out_T_1, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[1].burstDone, _io_out_io_in_1_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[1].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_2_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_2_wait_n_T_1 = or(_io_out_io_in_2_wait_n_T, _io_out_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_2_wait_n_T_2 = and(_io_out_io_in_2_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[2].wait_n, _io_out_io_in_2_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_2_valid_T = and(_io_out_T_2, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[2].valid, _io_out_io_in_2_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_2_burstDone_T = and(_io_out_T_2, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[2].burstDone, _io_out_io_in_2_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[2].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_3_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_3_wait_n_T_1 = or(_io_out_io_in_3_wait_n_T, _io_out_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_3_wait_n_T_2 = and(_io_out_io_in_3_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[3].wait_n, _io_out_io_in_3_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_3_valid_T = and(_io_out_T_3, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[3].valid, _io_out_io_in_3_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_3_burstDone_T = and(_io_out_T_3, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[3].burstDone, _io_out_io_in_3_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[3].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_4_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_4_wait_n_T_1 = or(_io_out_io_in_4_wait_n_T, _io_out_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_4_wait_n_T_2 = and(_io_out_io_in_4_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[4].wait_n, _io_out_io_in_4_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_4_valid_T = and(_io_out_T_4, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[4].valid, _io_out_io_in_4_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_4_burstDone_T = and(_io_out_T_4, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[4].burstDone, _io_out_io_in_4_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[4].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    connect io.out, io_out_mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 96:10]


  module BurstMemArbiter_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    output io : { busy : UInt<1>, chosen : UInt<8>, flip in : { rd : UInt<1>, wr : UInt<1>, addr : UInt<25>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}[8], out : { rd : UInt<1>, wr : UInt<1>, addr : UInt<25>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 47:14]

    regreset busyReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 73:24]
    regreset indexReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 74:25]
    node _index_T = or(io.in[0].rd, io.in[0].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_1 = or(io.in[1].rd, io.in[1].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_2 = or(io.in[2].rd, io.in[2].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_3 = or(io.in[3].rd, io.in[3].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_4 = or(io.in[4].rd, io.in[4].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_5 = or(io.in[5].rd, io.in[5].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_6 = or(io.in[6].rd, io.in[6].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_7 = or(io.in[7].rd, io.in[7].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_enc_T = mux(_index_T_7, UInt<8>(0h80), UInt<8>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_1 = mux(_index_T_6, UInt<8>(0h40), _index_enc_T) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_2 = mux(_index_T_5, UInt<8>(0h20), _index_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_3 = mux(_index_T_4, UInt<8>(0h10), _index_enc_T_2) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_4 = mux(_index_T_3, UInt<8>(0h8), _index_enc_T_3) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_5 = mux(_index_T_2, UInt<8>(0h4), _index_enc_T_4) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_6 = mux(_index_T_1, UInt<8>(0h2), _index_enc_T_5) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node index_enc = mux(_index_T, UInt<8>(0h1), _index_enc_T_6) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_T_8 = bits(index_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_9 = bits(index_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_10 = bits(index_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_11 = bits(index_enc, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_12 = bits(index_enc, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_13 = bits(index_enc, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_14 = bits(index_enc, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_15 = bits(index_enc, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    wire _index_WIRE : UInt<1>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[0], _index_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[1], _index_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[2], _index_T_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[3], _index_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[4], _index_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[5], _index_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[6], _index_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[7], _index_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    node index = cat(_index_WIRE[7], _index_WIRE[6], _index_WIRE[5], _index_WIRE[4], _index_WIRE[3], _index_WIRE[2], _index_WIRE[1], _index_WIRE[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:78]
    node chosen = mux(busyReg, indexReg, index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 80:19]
    node _effectiveRequest_T = eq(busyReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:26]
    node _effectiveRequest_T_1 = or(io.out.rd, io.out.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:49]
    node _effectiveRequest_T_2 = and(_effectiveRequest_T, _effectiveRequest_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:35]
    node effectiveRequest = and(_effectiveRequest_T_2, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:63]
    when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 86:26]
      connect busyReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 87:13]
    else :
      when effectiveRequest : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 88:32]
        connect busyReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 89:13]
        connect indexReg, index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 90:14]
    connect io.busy, busyReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 94:11]
    connect io.chosen, chosen @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 95:13]
    node _io_out_T = bits(chosen, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_1 = bits(chosen, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_2 = bits(chosen, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_3 = bits(chosen, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_4 = bits(chosen, 4, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_5 = bits(chosen, 5, 5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_6 = bits(chosen, 6, 6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_7 = bits(chosen, 7, 7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_anySelected_T = or(_io_out_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node _io_out_anySelected_T_1 = or(_io_out_anySelected_T, _io_out_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node _io_out_anySelected_T_2 = or(_io_out_anySelected_T_1, _io_out_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node _io_out_anySelected_T_3 = or(_io_out_anySelected_T_2, _io_out_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node _io_out_anySelected_T_4 = or(_io_out_anySelected_T_3, _io_out_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node _io_out_anySelected_T_5 = or(_io_out_anySelected_T_4, _io_out_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node io_out_anySelected = or(_io_out_anySelected_T_5, _io_out_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    wire io_out_mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<25>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 317:19]
    node _io_out_mem_rd_T = mux(_io_out_T, io.in[0].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_1 = mux(_io_out_T_1, io.in[1].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_2 = mux(_io_out_T_2, io.in[2].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_3 = mux(_io_out_T_3, io.in[3].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_4 = mux(_io_out_T_4, io.in[4].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_5 = mux(_io_out_T_5, io.in[5].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_6 = mux(_io_out_T_6, io.in[6].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_7 = mux(_io_out_T_7, io.in[7].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_8 = or(_io_out_mem_rd_T, _io_out_mem_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_9 = or(_io_out_mem_rd_T_8, _io_out_mem_rd_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_10 = or(_io_out_mem_rd_T_9, _io_out_mem_rd_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_11 = or(_io_out_mem_rd_T_10, _io_out_mem_rd_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_12 = or(_io_out_mem_rd_T_11, _io_out_mem_rd_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_13 = or(_io_out_mem_rd_T_12, _io_out_mem_rd_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_14 = or(_io_out_mem_rd_T_13, _io_out_mem_rd_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_15 = bits(_io_out_mem_rd_T_14, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    connect io_out_mem.rd, _io_out_mem_rd_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:12]
    node _io_out_mem_wr_T = mux(_io_out_T, io.in[0].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_1 = mux(_io_out_T_1, io.in[1].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_2 = mux(_io_out_T_2, io.in[2].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_3 = mux(_io_out_T_3, io.in[3].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_4 = mux(_io_out_T_4, io.in[4].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_5 = mux(_io_out_T_5, io.in[5].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_6 = mux(_io_out_T_6, io.in[6].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_7 = mux(_io_out_T_7, io.in[7].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_8 = or(_io_out_mem_wr_T, _io_out_mem_wr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_9 = or(_io_out_mem_wr_T_8, _io_out_mem_wr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_10 = or(_io_out_mem_wr_T_9, _io_out_mem_wr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_11 = or(_io_out_mem_wr_T_10, _io_out_mem_wr_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_12 = or(_io_out_mem_wr_T_11, _io_out_mem_wr_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_13 = or(_io_out_mem_wr_T_12, _io_out_mem_wr_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_14 = or(_io_out_mem_wr_T_13, _io_out_mem_wr_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_15 = bits(_io_out_mem_wr_T_14, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    connect io_out_mem.wr, _io_out_mem_wr_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:12]
    node _io_out_mem_burstLength_T = mux(_io_out_T, io.in[0].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_1 = mux(_io_out_T_1, io.in[1].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_2 = mux(_io_out_T_2, io.in[2].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_3 = mux(_io_out_T_3, io.in[3].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_4 = mux(_io_out_T_4, io.in[4].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_5 = mux(_io_out_T_5, io.in[5].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_6 = mux(_io_out_T_6, io.in[6].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_7 = mux(_io_out_T_7, io.in[7].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_8 = or(_io_out_mem_burstLength_T, _io_out_mem_burstLength_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_9 = or(_io_out_mem_burstLength_T_8, _io_out_mem_burstLength_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_10 = or(_io_out_mem_burstLength_T_9, _io_out_mem_burstLength_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_11 = or(_io_out_mem_burstLength_T_10, _io_out_mem_burstLength_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_12 = or(_io_out_mem_burstLength_T_11, _io_out_mem_burstLength_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_13 = or(_io_out_mem_burstLength_T_12, _io_out_mem_burstLength_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_14 = or(_io_out_mem_burstLength_T_13, _io_out_mem_burstLength_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    connect io_out_mem.burstLength, _io_out_mem_burstLength_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:21]
    node _io_out_mem_addr_T = mux(_io_out_T, io.in[0].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_1 = mux(_io_out_T_1, io.in[1].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_2 = mux(_io_out_T_2, io.in[2].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_3 = mux(_io_out_T_3, io.in[3].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_4 = mux(_io_out_T_4, io.in[4].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_5 = mux(_io_out_T_5, io.in[5].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_6 = mux(_io_out_T_6, io.in[6].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_7 = mux(_io_out_T_7, io.in[7].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_8 = or(_io_out_mem_addr_T, _io_out_mem_addr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_9 = or(_io_out_mem_addr_T_8, _io_out_mem_addr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_10 = or(_io_out_mem_addr_T_9, _io_out_mem_addr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_11 = or(_io_out_mem_addr_T_10, _io_out_mem_addr_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_12 = or(_io_out_mem_addr_T_11, _io_out_mem_addr_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_13 = or(_io_out_mem_addr_T_12, _io_out_mem_addr_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_14 = or(_io_out_mem_addr_T_13, _io_out_mem_addr_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    connect io_out_mem.addr, _io_out_mem_addr_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:14]
    node _io_out_mem_mask_T = mux(_io_out_T, io.in[0].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_1 = mux(_io_out_T_1, io.in[1].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_2 = mux(_io_out_T_2, io.in[2].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_3 = mux(_io_out_T_3, io.in[3].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_4 = mux(_io_out_T_4, io.in[4].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_5 = mux(_io_out_T_5, io.in[5].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_6 = mux(_io_out_T_6, io.in[6].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_7 = mux(_io_out_T_7, io.in[7].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_8 = or(_io_out_mem_mask_T, _io_out_mem_mask_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_9 = or(_io_out_mem_mask_T_8, _io_out_mem_mask_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_10 = or(_io_out_mem_mask_T_9, _io_out_mem_mask_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_11 = or(_io_out_mem_mask_T_10, _io_out_mem_mask_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_12 = or(_io_out_mem_mask_T_11, _io_out_mem_mask_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_13 = or(_io_out_mem_mask_T_12, _io_out_mem_mask_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_14 = or(_io_out_mem_mask_T_13, _io_out_mem_mask_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    connect io_out_mem.mask, _io_out_mem_mask_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:14]
    node _io_out_mem_din_T = mux(_io_out_T, io.in[0].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_1 = mux(_io_out_T_1, io.in[1].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_2 = mux(_io_out_T_2, io.in[2].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_3 = mux(_io_out_T_3, io.in[3].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_4 = mux(_io_out_T_4, io.in[4].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_5 = mux(_io_out_T_5, io.in[5].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_6 = mux(_io_out_T_6, io.in[6].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_7 = mux(_io_out_T_7, io.in[7].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_8 = or(_io_out_mem_din_T, _io_out_mem_din_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_9 = or(_io_out_mem_din_T_8, _io_out_mem_din_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_10 = or(_io_out_mem_din_T_9, _io_out_mem_din_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_11 = or(_io_out_mem_din_T_10, _io_out_mem_din_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_12 = or(_io_out_mem_din_T_11, _io_out_mem_din_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_13 = or(_io_out_mem_din_T_12, _io_out_mem_din_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_14 = or(_io_out_mem_din_T_13, _io_out_mem_din_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    connect io_out_mem.din, _io_out_mem_din_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:13]
    node _io_out_io_in_0_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_0_wait_n_T_1 = or(_io_out_io_in_0_wait_n_T, _io_out_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_0_wait_n_T_2 = and(_io_out_io_in_0_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[0].wait_n, _io_out_io_in_0_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_0_valid_T = and(_io_out_T, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[0].valid, _io_out_io_in_0_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_0_burstDone_T = and(_io_out_T, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[0].burstDone, _io_out_io_in_0_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[0].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_1_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_1_wait_n_T_1 = or(_io_out_io_in_1_wait_n_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_1_wait_n_T_2 = and(_io_out_io_in_1_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[1].wait_n, _io_out_io_in_1_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_1_valid_T = and(_io_out_T_1, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[1].valid, _io_out_io_in_1_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_1_burstDone_T = and(_io_out_T_1, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[1].burstDone, _io_out_io_in_1_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[1].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_2_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_2_wait_n_T_1 = or(_io_out_io_in_2_wait_n_T, _io_out_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_2_wait_n_T_2 = and(_io_out_io_in_2_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[2].wait_n, _io_out_io_in_2_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_2_valid_T = and(_io_out_T_2, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[2].valid, _io_out_io_in_2_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_2_burstDone_T = and(_io_out_T_2, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[2].burstDone, _io_out_io_in_2_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[2].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_3_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_3_wait_n_T_1 = or(_io_out_io_in_3_wait_n_T, _io_out_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_3_wait_n_T_2 = and(_io_out_io_in_3_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[3].wait_n, _io_out_io_in_3_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_3_valid_T = and(_io_out_T_3, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[3].valid, _io_out_io_in_3_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_3_burstDone_T = and(_io_out_T_3, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[3].burstDone, _io_out_io_in_3_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[3].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_4_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_4_wait_n_T_1 = or(_io_out_io_in_4_wait_n_T, _io_out_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_4_wait_n_T_2 = and(_io_out_io_in_4_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[4].wait_n, _io_out_io_in_4_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_4_valid_T = and(_io_out_T_4, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[4].valid, _io_out_io_in_4_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_4_burstDone_T = and(_io_out_T_4, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[4].burstDone, _io_out_io_in_4_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[4].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_5_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_5_wait_n_T_1 = or(_io_out_io_in_5_wait_n_T, _io_out_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_5_wait_n_T_2 = and(_io_out_io_in_5_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[5].wait_n, _io_out_io_in_5_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_5_valid_T = and(_io_out_T_5, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[5].valid, _io_out_io_in_5_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_5_burstDone_T = and(_io_out_T_5, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[5].burstDone, _io_out_io_in_5_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[5].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_6_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_6_wait_n_T_1 = or(_io_out_io_in_6_wait_n_T, _io_out_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_6_wait_n_T_2 = and(_io_out_io_in_6_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[6].wait_n, _io_out_io_in_6_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_6_valid_T = and(_io_out_T_6, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[6].valid, _io_out_io_in_6_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_6_burstDone_T = and(_io_out_T_6, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[6].burstDone, _io_out_io_in_6_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[6].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_7_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_7_wait_n_T_1 = or(_io_out_io_in_7_wait_n_T, _io_out_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_7_wait_n_T_2 = and(_io_out_io_in_7_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[7].wait_n, _io_out_io_in_7_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_7_valid_T = and(_io_out_T_7, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[7].valid, _io_out_io_in_7_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_7_burstDone_T = and(_io_out_T_7, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[7].burstDone, _io_out_io_in_7_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[7].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    connect io.out, io_out_mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 96:10]


  module AsyncMemArbiter : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 46:7]
    output io : { busy : UInt<1>, chosen : UInt<2>, flip in : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}[2], out : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 47:14]

    regreset busyReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 73:24]
    regreset indexReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 74:25]
    node _index_T = or(io.in[0].rd, io.in[0].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 77:65]
    node _index_T_1 = or(io.in[1].rd, io.in[1].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 77:65]
    node _index_enc_T = mux(_index_T_1, UInt<2>(0h2), UInt<2>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node index_enc = mux(_index_T, UInt<2>(0h1), _index_enc_T) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_T_2 = bits(index_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_3 = bits(index_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    wire _index_WIRE : UInt<1>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 77:22]
    connect _index_WIRE[0], _index_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 77:22]
    connect _index_WIRE[1], _index_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 77:22]
    node index = cat(_index_WIRE[1], _index_WIRE[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 77:78]
    node chosen = mux(busyReg, indexReg, index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 80:19]
    node _effectiveRequest_T = eq(busyReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 83:26]
    node _effectiveRequest_T_1 = and(_effectiveRequest_T, io.out.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 83:35]
    node effectiveRequest = and(_effectiveRequest_T_1, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 83:48]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 86:22]
      connect busyReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 87:13]
    else :
      when effectiveRequest : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 88:32]
        connect busyReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 89:13]
        connect indexReg, index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 90:14]
    connect io.busy, busyReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 94:11]
    connect io.chosen, chosen @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 95:13]
    node _io_out_T = bits(chosen, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 385:87]
    node _io_out_T_1 = bits(chosen, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 385:87]
    node io_out_anySelected = or(_io_out_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 354:45]
    wire io_out_mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 355:19]
    node _io_out_mem_rd_T = mux(_io_out_T, io.in[0].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 356:20]
    node _io_out_mem_rd_T_1 = mux(_io_out_T_1, io.in[1].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 356:20]
    node _io_out_mem_rd_T_2 = or(_io_out_mem_rd_T, _io_out_mem_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 356:20]
    node _io_out_mem_rd_T_3 = bits(_io_out_mem_rd_T_2, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 356:20]
    connect io_out_mem.rd, _io_out_mem_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 356:12]
    node _io_out_mem_wr_T = mux(_io_out_T, io.in[0].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 357:20]
    node _io_out_mem_wr_T_1 = mux(_io_out_T_1, io.in[1].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 357:20]
    node _io_out_mem_wr_T_2 = or(_io_out_mem_wr_T, _io_out_mem_wr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 357:20]
    node _io_out_mem_wr_T_3 = bits(_io_out_mem_wr_T_2, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 357:20]
    connect io_out_mem.wr, _io_out_mem_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 357:12]
    node _io_out_mem_addr_T = mux(_io_out_T, io.in[0].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 358:22]
    node _io_out_mem_addr_T_1 = mux(_io_out_T_1, io.in[1].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 358:22]
    node _io_out_mem_addr_T_2 = or(_io_out_mem_addr_T, _io_out_mem_addr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 358:22]
    connect io_out_mem.addr, _io_out_mem_addr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 358:14]
    node _io_out_mem_mask_T = mux(_io_out_T, io.in[0].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 359:22]
    node _io_out_mem_mask_T_1 = mux(_io_out_T_1, io.in[1].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 359:22]
    node _io_out_mem_mask_T_2 = or(_io_out_mem_mask_T, _io_out_mem_mask_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 359:22]
    connect io_out_mem.mask, _io_out_mem_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 359:14]
    node _io_out_mem_din_T = mux(_io_out_T, io.in[0].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 360:21]
    node _io_out_mem_din_T_1 = mux(_io_out_T_1, io.in[1].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 360:21]
    node _io_out_mem_din_T_2 = or(_io_out_mem_din_T, _io_out_mem_din_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 360:21]
    connect io_out_mem.din, _io_out_mem_din_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 360:13]
    node _io_out_io_in_0_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 362:23]
    node _io_out_io_in_0_wait_n_T_1 = or(_io_out_io_in_0_wait_n_T, _io_out_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 362:36]
    node _io_out_io_in_0_wait_n_T_2 = and(_io_out_io_in_0_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 362:49]
    connect io.in[0].wait_n, _io_out_io_in_0_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 362:19]
    node _io_out_io_in_0_valid_T = and(_io_out_T, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 363:30]
    connect io.in[0].valid, _io_out_io_in_0_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 363:18]
    connect io.in[0].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 364:17]
    node _io_out_io_in_1_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 362:23]
    node _io_out_io_in_1_wait_n_T_1 = or(_io_out_io_in_1_wait_n_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 362:36]
    node _io_out_io_in_1_wait_n_T_2 = and(_io_out_io_in_1_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 362:49]
    connect io.in[1].wait_n, _io_out_io_in_1_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 362:19]
    node _io_out_io_in_1_valid_T = and(_io_out_T_1, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 363:30]
    connect io.in[1].valid, _io_out_io_in_1_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 363:18]
    connect io.in[1].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 364:17]
    connect io.out, io_out_mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 96:10]


  module MemSys : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 45:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 45:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 45:7]
    output io : { flip gameConfig : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}}, prog : { flip rom : { wr : UInt<1>, addr : UInt<27>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>}, flip nvram : { rd : UInt<1>, wr : UInt<1>, addr : UInt<27>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, flip done : UInt<1>}, flip progRom : { rd : UInt<1>, addr : UInt<20>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, flip eeprom : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, flip soundRom : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}[2], flip layerTileRom : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}[3], flip spriteTileRom : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, ddr : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, sdram : { rd : UInt<1>, wr : UInt<1>, addr : UInt<25>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, flip spriteFrameBuffer : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, flip systemFrameBuffer : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, ready : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 46:14]

    inst ddrDownloadBuffer of BurstBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 82:33]
    connect ddrDownloadBuffer.clock, clock
    connect ddrDownloadBuffer.reset, reset
    connect ddrDownloadBuffer.io.in, io.prog.rom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 88:27]
    inst sdramDownloadBuffer of BurstBuffer_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 92:35]
    connect sdramDownloadBuffer.clock, clock
    connect sdramDownloadBuffer.reset, reset
    connect sdramDownloadBuffer.io.in, io.prog.rom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 99:29]
    inst copyDma of BurstReadDMA @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 102:23]
    connect copyDma.clock, clock
    connect copyDma.reset, reset
    node _copyDma_io_start_T = eq(io.ready, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 103:23]
    node _copyDma_io_start_T_1 = and(_copyDma_io_start_T, io.prog.done) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 103:33]
    connect copyDma.io.start, _copyDma_io_start_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 103:20]
    connect sdramDownloadBuffer.io.in, copyDma.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 104:18]
    inst progRomCache of ReadCache @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 107:28]
    connect progRomCache.clock, clock
    connect progRomCache.reset, reset
    connect progRomCache.io.enable, io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 116:26]
    connect progRomCache.io.in, io.progRom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 117:22]
    inst eepromCache of Cache @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 120:27]
    connect eepromCache.clock, clock
    connect eepromCache.reset, reset
    connect eepromCache.io.enable, io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 129:25]
    inst soundRomCache_0 of ReadCache_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 133:19]
    connect soundRomCache_0.clock, clock
    connect soundRomCache_0.reset, reset
    connect soundRomCache_0.io.enable, io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 142:17]
    connect soundRomCache_0.io.in, io.soundRom[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 143:13]
    inst soundRomCache_1 of ReadCache_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 133:19]
    connect soundRomCache_1.clock, clock
    connect soundRomCache_1.reset, reset
    connect soundRomCache_1.io.enable, io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 142:17]
    connect soundRomCache_1.io.in, io.soundRom[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 143:13]
    inst layerRomCache_0 of ReadCache_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 149:19]
    connect layerRomCache_0.clock, clock
    connect layerRomCache_0.reset, reset
    connect layerRomCache_0.io.enable, io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 158:17]
    connect layerRomCache_0.io.in, io.layerTileRom[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 159:13]
    inst layerRomCache_1 of ReadCache_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 149:19]
    connect layerRomCache_1.clock, clock
    connect layerRomCache_1.reset, reset
    connect layerRomCache_1.io.enable, io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 158:17]
    connect layerRomCache_1.io.in, io.layerTileRom[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 159:13]
    inst layerRomCache_2 of ReadCache_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 149:19]
    connect layerRomCache_2.clock, clock
    connect layerRomCache_2.reset, reset
    connect layerRomCache_2.io.enable, io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 158:17]
    connect layerRomCache_2.io.in, io.layerTileRom[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 159:13]
    inst ddrArbiter of BurstMemArbiter @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 164:26]
    connect ddrArbiter.clock, clock
    connect ddrArbiter.reset, reset
    node _mem_T = add(ddrDownloadBuffer.io.out.addr, UInt<30>(0h30000000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 166:40]
    node _mem_T_1 = tail(_mem_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 166:40]
    wire mem : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 180:19]
    connect mem.wr, ddrDownloadBuffer.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 181:12]
    connect mem.burstLength, ddrDownloadBuffer.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 182:21]
    connect ddrDownloadBuffer.io.out.wait_n, mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 183:12]
    connect ddrDownloadBuffer.io.out.burstDone, mem.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 184:15]
    node _mem_addr_T = add(ddrDownloadBuffer.io.out.addr, UInt<30>(0h30000000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 166:40]
    node _mem_addr_T_1 = tail(_mem_addr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 166:40]
    connect mem.addr, _mem_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 185:14]
    connect mem.mask, ddrDownloadBuffer.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 186:14]
    connect mem.din, ddrDownloadBuffer.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 187:13]
    node _mem_T_2 = add(copyDma.io.in.addr, UInt<30>(0h30000000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 167:29]
    node _mem_T_3 = tail(_mem_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 167:29]
    wire mem_1 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_1.rd, copyDma.io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_1.burstLength, copyDma.io.in.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect copyDma.io.in.wait_n, mem_1.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect copyDma.io.in.valid, mem_1.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect copyDma.io.in.burstDone, mem_1.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_2 = add(copyDma.io.in.addr, UInt<30>(0h30000000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 167:29]
    node _mem_addr_T_3 = tail(_mem_addr_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 167:29]
    connect mem_1.addr, _mem_addr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect copyDma.io.in.dout, mem_1.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    node _mem_T_4 = add(io.spriteTileRom.addr, io.gameConfig.sprite.romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 170:32]
    node _mem_T_5 = tail(_mem_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 170:32]
    node _mem_T_6 = add(_mem_T_5, UInt<30>(0h30000000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 170:65]
    node _mem_T_7 = tail(_mem_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 170:65]
    wire mem_2 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_2.rd, io.spriteTileRom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_2.burstLength, io.spriteTileRom.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect io.spriteTileRom.wait_n, mem_2.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect io.spriteTileRom.valid, mem_2.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect io.spriteTileRom.burstDone, mem_2.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_4 = add(io.spriteTileRom.addr, io.gameConfig.sprite.romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 170:32]
    node _mem_addr_T_5 = tail(_mem_addr_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 170:32]
    node _mem_addr_T_6 = add(_mem_addr_T_5, UInt<30>(0h30000000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 170:65]
    node _mem_addr_T_7 = tail(_mem_addr_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 170:65]
    connect mem_2.addr, _mem_addr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect io.spriteTileRom.dout, mem_2.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    wire mem_3 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 156:19]
    connect mem_3.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 157:12]
    connect mem_3.wr, mem.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 158:12]
    connect mem_3.burstLength, mem.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 159:21]
    connect mem.wait_n, mem_3.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 160:12]
    connect mem.burstDone, mem_3.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 161:15]
    connect mem_3.addr, mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 162:14]
    connect mem_3.mask, mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 163:14]
    connect mem_3.din, mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 164:13]
    connect ddrArbiter.io.in[0], mem_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_4 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_4.rd, mem_1.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_4.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_4.burstLength, mem_1.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_1.wait_n, mem_4.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_1.valid, mem_4.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_1.burstDone, mem_4.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_4.addr, mem_1.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_4.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_4.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_1.dout, mem_4.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect ddrArbiter.io.in[1], mem_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    connect ddrArbiter.io.in[2], io.systemFrameBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    connect ddrArbiter.io.in[3], io.spriteFrameBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_5 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_5.rd, mem_2.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_5.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_5.burstLength, mem_2.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_2.wait_n, mem_5.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_2.valid, mem_5.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_2.burstDone, mem_5.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_5.addr, mem_2.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_5.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_5.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_2.dout, mem_5.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect ddrArbiter.io.in[4], mem_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    connect ddrArbiter.io.out.burstDone, io.ddr.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect io.ddr.burstLength, ddrArbiter.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect ddrArbiter.io.out.valid, io.ddr.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect ddrArbiter.io.out.wait_n, io.ddr.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect ddrArbiter.io.out.dout, io.ddr.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect io.ddr.din, ddrArbiter.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect io.ddr.mask, ddrArbiter.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect io.ddr.addr, ddrArbiter.io.out.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect io.ddr.wr, ddrArbiter.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    connect io.ddr.rd, ddrArbiter.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 171:5]
    inst sdramArbiter of BurstMemArbiter_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 174:28]
    connect sdramArbiter.clock, clock
    connect sdramArbiter.reset, reset
    node _mem_T_8 = add(progRomCache.io.out.addr, io.gameConfig.progRomOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 177:35]
    node _mem_T_9 = tail(_mem_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 177:35]
    wire mem_6 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_6.rd, progRomCache.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_6.burstLength, progRomCache.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect progRomCache.io.out.wait_n, mem_6.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect progRomCache.io.out.valid, mem_6.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect progRomCache.io.out.burstDone, mem_6.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_8 = add(progRomCache.io.out.addr, io.gameConfig.progRomOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 177:35]
    node _mem_addr_T_9 = tail(_mem_addr_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 177:35]
    connect mem_6.addr, _mem_addr_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect progRomCache.io.out.dout, mem_6.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    node _mem_T_10 = add(eepromCache.io.out.addr, io.gameConfig.eepromOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 178:34]
    node _mem_T_11 = tail(_mem_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 178:34]
    wire mem_7 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 269:19]
    connect mem_7.rd, eepromCache.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 270:12]
    connect mem_7.wr, eepromCache.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 271:12]
    connect mem_7.burstLength, eepromCache.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 272:21]
    connect eepromCache.io.out.wait_n, mem_7.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 273:12]
    connect eepromCache.io.out.valid, mem_7.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 274:11]
    connect eepromCache.io.out.burstDone, mem_7.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 275:15]
    node _mem_addr_T_10 = add(eepromCache.io.out.addr, io.gameConfig.eepromOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 178:34]
    node _mem_addr_T_11 = tail(_mem_addr_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 178:34]
    connect mem_7.addr, _mem_addr_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 276:14]
    connect mem_7.mask, eepromCache.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 277:14]
    connect mem_7.din, eepromCache.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 278:13]
    connect eepromCache.io.out.dout, mem_7.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 279:10]
    node _mem_T_12 = add(soundRomCache_0.io.out.addr, io.gameConfig.sound[0].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 179:39]
    node _mem_T_13 = tail(_mem_T_12, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 179:39]
    wire mem_8 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_8.rd, soundRomCache_0.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_8.burstLength, soundRomCache_0.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect soundRomCache_0.io.out.wait_n, mem_8.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect soundRomCache_0.io.out.valid, mem_8.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect soundRomCache_0.io.out.burstDone, mem_8.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_12 = add(soundRomCache_0.io.out.addr, io.gameConfig.sound[0].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 179:39]
    node _mem_addr_T_13 = tail(_mem_addr_T_12, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 179:39]
    connect mem_8.addr, _mem_addr_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect soundRomCache_0.io.out.dout, mem_8.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    node _mem_T_14 = add(soundRomCache_1.io.out.addr, io.gameConfig.sound[1].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 180:39]
    node _mem_T_15 = tail(_mem_T_14, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 180:39]
    wire mem_9 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_9.rd, soundRomCache_1.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_9.burstLength, soundRomCache_1.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect soundRomCache_1.io.out.wait_n, mem_9.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect soundRomCache_1.io.out.valid, mem_9.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect soundRomCache_1.io.out.burstDone, mem_9.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_14 = add(soundRomCache_1.io.out.addr, io.gameConfig.sound[1].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 180:39]
    node _mem_addr_T_15 = tail(_mem_addr_T_14, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 180:39]
    connect mem_9.addr, _mem_addr_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect soundRomCache_1.io.out.dout, mem_9.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    node _mem_T_16 = add(layerRomCache_0.io.out.addr, io.gameConfig.layer[0].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 181:39]
    node _mem_T_17 = tail(_mem_T_16, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 181:39]
    wire mem_10 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_10.rd, layerRomCache_0.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_10.burstLength, layerRomCache_0.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect layerRomCache_0.io.out.wait_n, mem_10.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect layerRomCache_0.io.out.valid, mem_10.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect layerRomCache_0.io.out.burstDone, mem_10.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_16 = add(layerRomCache_0.io.out.addr, io.gameConfig.layer[0].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 181:39]
    node _mem_addr_T_17 = tail(_mem_addr_T_16, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 181:39]
    connect mem_10.addr, _mem_addr_T_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect layerRomCache_0.io.out.dout, mem_10.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    node _mem_T_18 = add(layerRomCache_1.io.out.addr, io.gameConfig.layer[1].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 182:39]
    node _mem_T_19 = tail(_mem_T_18, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 182:39]
    wire mem_11 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_11.rd, layerRomCache_1.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_11.burstLength, layerRomCache_1.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect layerRomCache_1.io.out.wait_n, mem_11.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect layerRomCache_1.io.out.valid, mem_11.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect layerRomCache_1.io.out.burstDone, mem_11.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_18 = add(layerRomCache_1.io.out.addr, io.gameConfig.layer[1].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 182:39]
    node _mem_addr_T_19 = tail(_mem_addr_T_18, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 182:39]
    connect mem_11.addr, _mem_addr_T_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect layerRomCache_1.io.out.dout, mem_11.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    node _mem_T_20 = add(layerRomCache_2.io.out.addr, io.gameConfig.layer[2].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 183:39]
    node _mem_T_21 = tail(_mem_T_20, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 183:39]
    wire mem_12 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_12.rd, layerRomCache_2.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_12.burstLength, layerRomCache_2.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect layerRomCache_2.io.out.wait_n, mem_12.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect layerRomCache_2.io.out.valid, mem_12.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect layerRomCache_2.io.out.burstDone, mem_12.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_20 = add(layerRomCache_2.io.out.addr, io.gameConfig.layer[2].romOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 183:39]
    node _mem_addr_T_21 = tail(_mem_addr_T_20, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 183:39]
    connect mem_12.addr, _mem_addr_T_21 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect layerRomCache_2.io.out.dout, mem_12.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    wire mem_13 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<25>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 156:19]
    connect mem_13.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 157:12]
    connect mem_13.wr, sdramDownloadBuffer.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 158:12]
    connect mem_13.burstLength, sdramDownloadBuffer.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 159:21]
    connect sdramDownloadBuffer.io.out.wait_n, mem_13.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 160:12]
    connect sdramDownloadBuffer.io.out.burstDone, mem_13.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 161:15]
    connect mem_13.addr, sdramDownloadBuffer.io.out.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 162:14]
    connect mem_13.mask, sdramDownloadBuffer.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 163:14]
    connect mem_13.din, sdramDownloadBuffer.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 164:13]
    connect sdramArbiter.io.in[0], mem_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_14 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_14.rd, mem_6.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_14.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_14.burstLength, mem_6.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_6.wait_n, mem_14.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_6.valid, mem_14.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_6.burstDone, mem_14.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_14.addr, mem_6.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_14.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_14.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_6.dout, mem_14.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect sdramArbiter.io.in[1], mem_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    connect sdramArbiter.io.in[2], mem_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_15 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_15.rd, mem_8.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_15.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_15.burstLength, mem_8.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_8.wait_n, mem_15.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_8.valid, mem_15.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_8.burstDone, mem_15.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_15.addr, mem_8.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_15.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_15.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_8.dout, mem_15.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect sdramArbiter.io.in[3], mem_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_16 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_16.rd, mem_9.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_16.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_16.burstLength, mem_9.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_9.wait_n, mem_16.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_9.valid, mem_16.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_9.burstDone, mem_16.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_16.addr, mem_9.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_16.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_16.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_9.dout, mem_16.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect sdramArbiter.io.in[4], mem_16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_17 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_17.rd, mem_10.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_17.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_17.burstLength, mem_10.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_10.wait_n, mem_17.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_10.valid, mem_17.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_10.burstDone, mem_17.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_17.addr, mem_10.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_17.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_17.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_10.dout, mem_17.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect sdramArbiter.io.in[5], mem_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_18 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_18.rd, mem_11.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_18.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_18.burstLength, mem_11.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_11.wait_n, mem_18.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_11.valid, mem_18.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_11.burstDone, mem_18.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_18.addr, mem_11.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_18.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_18.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_11.dout, mem_18.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect sdramArbiter.io.in[6], mem_18 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_19 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_19.rd, mem_12.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_19.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_19.burstLength, mem_12.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_12.wait_n, mem_19.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_12.valid, mem_19.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_12.burstDone, mem_19.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_19.addr, mem_12.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_19.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_19.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_12.dout, mem_19.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect sdramArbiter.io.in[7], mem_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    connect sdramArbiter.io.out.burstDone, io.sdram.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect io.sdram.burstLength, sdramArbiter.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect sdramArbiter.io.out.valid, io.sdram.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect sdramArbiter.io.out.wait_n, io.sdram.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect sdramArbiter.io.out.dout, io.sdram.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect io.sdram.din, sdramArbiter.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect io.sdram.mask, sdramArbiter.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect io.sdram.addr, sdramArbiter.io.out.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect io.sdram.wr, sdramArbiter.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    connect io.sdram.rd, sdramArbiter.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 184:5]
    inst nvramArbiter of AsyncMemArbiter @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 187:28]
    connect nvramArbiter.clock, clock
    connect nvramArbiter.reset, reset
    connect nvramArbiter.io.in[0], io.prog.nvram @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 68:67]
    connect nvramArbiter.io.in[1], io.eeprom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncMemArbiter.scala 68:67]
    connect eepromCache.io.in, nvramArbiter.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 188:50]
    node _io_ready_T = eq(copyDma.io.busy, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:32]
    reg io_ready_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    connect io_ready_REG, copyDma.io.busy @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    node _io_ready_T_1 = and(_io_ready_T, io_ready_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:35]
    regreset io_ready_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 218:28]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:17]
      connect io_ready_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:29]
    else :
      when _io_ready_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:54]
        connect io_ready_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:66]
    connect io.ready, io_ready_enableReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/MemSys.scala 191:12]


  module RegisterFile_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    output io : { flip mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, regs : UInt<16>[8]} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 48:14]

    reg regs : UInt<16>[8], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 56:17]
    node _bytes_T = bits(regs[io.mem.addr], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    node _bytes_T_1 = bits(regs[io.mem.addr], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire _bytes_WIRE : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[0], _bytes_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[1], _bytes_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire bytes : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    connect bytes, _bytes_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    node _T = bits(io.mem.mask, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_1 = and(io.mem.wr, _T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_0_T = bits(io.mem.din, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[0], _bytes_0_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _T_2 = bits(io.mem.mask, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_3 = and(io.mem.wr, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_1_T = bits(io.mem.din, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[1], _bytes_1_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _regs_T = cat(bytes[1], bytes[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:17]
    connect regs[io.mem.addr], _regs_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:8]
    connect io.mem.dout, regs[io.mem.addr] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 73:15]
    connect io.regs[0], regs[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[1], regs[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[2], regs[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[3], regs[3] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[4], regs[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[5], regs[5] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[6], regs[6] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[7], regs[7] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]


  module VideoTiming : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 72:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 72:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 72:7]
    output io : { flip display : { x : UInt<9>, y : UInt<9>}, flip frontPorch : { x : UInt<9>, y : UInt<9>}, flip retrace : { x : UInt<9>, y : UInt<9>}, flip offset : { x : SInt<4>, y : SInt<4>}, timing : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 73:14]

    regreset clockDivWrap_value : UInt<2>, clock, reset, UInt<2>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire clockDivWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect clockDivWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect clockDivWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node clockDivWrap_wrap_wrap = eq(clockDivWrap_value, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _clockDivWrap_wrap_value_T = add(clockDivWrap_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _clockDivWrap_wrap_value_T_1 = tail(_clockDivWrap_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect clockDivWrap_value, _clockDivWrap_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect clockDivWrap, clockDivWrap_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    regreset x : UInt<9>, clock, reset, UInt<9>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire xWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect xWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect x, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when clockDivWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(x, UInt<9>(0h1bf)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(x, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect x, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        when wrap_wrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:20]
          connect x, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:28]
        connect xWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node x6 = and(clockDivWrap, xWrap) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 89:72]
    regreset y : UInt<9>, clock, reset, UInt<9>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire yWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect yWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect y, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when x6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap_1 = eq(y, UInt<9>(0h10f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T_2 = add(y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect y, _wrap_value_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        when wrap_wrap_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:20]
          connect y, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:28]
        connect yWrap, wrap_wrap_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node _hBeginDisplay_T = add(SInt<10>(0h1c0), io.offset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:39]
    node _hBeginDisplay_T_1 = tail(_hBeginDisplay_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:39]
    node _hBeginDisplay_T_2 = asSInt(_hBeginDisplay_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:39]
    node _hBeginDisplay_T_3 = asUInt(_hBeginDisplay_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:54]
    node _hBeginDisplay_T_4 = sub(_hBeginDisplay_T_3, io.display.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:61]
    node _hBeginDisplay_T_5 = tail(_hBeginDisplay_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:61]
    node _hBeginDisplay_T_6 = sub(_hBeginDisplay_T_5, io.frontPorch.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:76]
    node _hBeginDisplay_T_7 = tail(_hBeginDisplay_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:76]
    node _hBeginDisplay_T_8 = sub(_hBeginDisplay_T_7, io.retrace.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:94]
    node hBeginDisplay = tail(_hBeginDisplay_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:94]
    node _hEndDisplay_T = add(SInt<10>(0h1c0), io.offset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:37]
    node _hEndDisplay_T_1 = tail(_hEndDisplay_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:37]
    node _hEndDisplay_T_2 = asSInt(_hEndDisplay_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:37]
    node _hEndDisplay_T_3 = asUInt(_hEndDisplay_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:52]
    node _hEndDisplay_T_4 = sub(_hEndDisplay_T_3, io.frontPorch.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:59]
    node _hEndDisplay_T_5 = tail(_hEndDisplay_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:59]
    node _hEndDisplay_T_6 = sub(_hEndDisplay_T_5, io.retrace.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:77]
    node hEndDisplay = tail(_hEndDisplay_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:77]
    node _hBeginSync_T = sub(UInt<9>(0h1c0), io.retrace.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 94:35]
    node hBeginSync = tail(_hBeginSync_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 94:35]
    node _vBeginDisplay_T = add(SInt<10>(0h110), io.offset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:40]
    node _vBeginDisplay_T_1 = tail(_vBeginDisplay_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:40]
    node _vBeginDisplay_T_2 = asSInt(_vBeginDisplay_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:40]
    node _vBeginDisplay_T_3 = asUInt(_vBeginDisplay_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:55]
    node _vBeginDisplay_T_4 = sub(_vBeginDisplay_T_3, io.display.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:62]
    node _vBeginDisplay_T_5 = tail(_vBeginDisplay_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:62]
    node _vBeginDisplay_T_6 = sub(_vBeginDisplay_T_5, io.frontPorch.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:77]
    node _vBeginDisplay_T_7 = tail(_vBeginDisplay_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:77]
    node _vBeginDisplay_T_8 = sub(_vBeginDisplay_T_7, io.retrace.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:95]
    node vBeginDisplay = tail(_vBeginDisplay_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:95]
    node _vEndDisplay_T = add(SInt<10>(0h110), io.offset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:38]
    node _vEndDisplay_T_1 = tail(_vEndDisplay_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:38]
    node _vEndDisplay_T_2 = asSInt(_vEndDisplay_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:38]
    node _vEndDisplay_T_3 = asUInt(_vEndDisplay_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:53]
    node _vEndDisplay_T_4 = sub(_vEndDisplay_T_3, io.frontPorch.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:60]
    node _vEndDisplay_T_5 = tail(_vEndDisplay_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:60]
    node _vEndDisplay_T_6 = sub(_vEndDisplay_T_5, io.retrace.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:78]
    node vEndDisplay = tail(_vEndDisplay_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:78]
    node _vBeginSync_T = sub(UInt<9>(0h110), io.retrace.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 100:36]
    node vBeginSync = tail(_vBeginSync_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 100:36]
    node _pos_T = sub(x, hBeginDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 104:21]
    node _pos_T_1 = tail(_pos_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 104:21]
    node _pos_T_2 = sub(y, vBeginDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 104:40]
    node _pos_T_3 = tail(_pos_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 104:40]
    wire pos : { x : UInt<10>, y : UInt<10>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos.x, _pos_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos.y, _pos_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _hSync_T = geq(x, hBeginSync) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 107:17]
    node _hSync_T_1 = lt(x, UInt<9>(0h1c0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 107:36]
    node hSync = and(_hSync_T, _hSync_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 107:31]
    node _vSync_T = geq(y, vBeginSync) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 108:17]
    node _vSync_T_1 = lt(y, UInt<9>(0h110)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 108:36]
    node vSync = and(_vSync_T, _vSync_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 108:31]
    node _hBlank_T = lt(x, hBeginDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 111:18]
    node _hBlank_T_1 = geq(x, hEndDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 111:39]
    node hBlank = or(_hBlank_T, _hBlank_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 111:34]
    node _vBlank_T = lt(y, vBeginDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 112:18]
    node _vBlank_T_1 = geq(y, vEndDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 112:39]
    node vBlank = or(_vBlank_T, _vBlank_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 112:34]
    connect io.timing.clockEnable, clockDivWrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 115:25]
    node _io_timing_displayEnable_T = or(hBlank, vBlank) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 116:39]
    node _io_timing_displayEnable_T_1 = eq(_io_timing_displayEnable_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 116:30]
    connect io.timing.displayEnable, _io_timing_displayEnable_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 116:27]
    connect io.timing.pos, pos @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 117:17]
    connect io.timing.hSync, hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 118:19]
    connect io.timing.vSync, vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 119:19]
    connect io.timing.hBlank, hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 120:20]
    connect io.timing.vBlank, vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 121:20]


  module VideoTiming_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 72:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 72:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 72:7]
    output io : { flip display : { x : UInt<9>, y : UInt<9>}, flip frontPorch : { x : UInt<9>, y : UInt<9>}, flip retrace : { x : UInt<9>, y : UInt<9>}, flip offset : { x : SInt<4>, y : SInt<4>}, timing : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 73:14]

    regreset clockDivWrap_value : UInt<2>, clock, reset, UInt<2>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire clockDivWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect clockDivWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect clockDivWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node clockDivWrap_wrap_wrap = eq(clockDivWrap_value, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _clockDivWrap_wrap_value_T = add(clockDivWrap_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _clockDivWrap_wrap_value_T_1 = tail(_clockDivWrap_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect clockDivWrap_value, _clockDivWrap_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect clockDivWrap, clockDivWrap_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    regreset x : UInt<9>, clock, reset, UInt<9>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire xWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect xWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect x, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when clockDivWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(x, UInt<9>(0h1bc)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(x, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect x, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        when wrap_wrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:20]
          connect x, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:28]
        connect xWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node x6 = and(clockDivWrap, xWrap) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 89:72]
    regreset y : UInt<9>, clock, reset, UInt<9>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire yWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect yWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect y, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when x6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap_1 = eq(y, UInt<9>(0h105)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T_2 = add(y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect y, _wrap_value_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        when wrap_wrap_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:20]
          connect y, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:28]
        connect yWrap, wrap_wrap_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node _hBeginDisplay_T = add(SInt<10>(0h1bd), io.offset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:39]
    node _hBeginDisplay_T_1 = tail(_hBeginDisplay_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:39]
    node _hBeginDisplay_T_2 = asSInt(_hBeginDisplay_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:39]
    node _hBeginDisplay_T_3 = asUInt(_hBeginDisplay_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:54]
    node _hBeginDisplay_T_4 = sub(_hBeginDisplay_T_3, io.display.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:61]
    node _hBeginDisplay_T_5 = tail(_hBeginDisplay_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:61]
    node _hBeginDisplay_T_6 = sub(_hBeginDisplay_T_5, io.frontPorch.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:76]
    node _hBeginDisplay_T_7 = tail(_hBeginDisplay_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:76]
    node _hBeginDisplay_T_8 = sub(_hBeginDisplay_T_7, io.retrace.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:94]
    node hBeginDisplay = tail(_hBeginDisplay_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 92:94]
    node _hEndDisplay_T = add(SInt<10>(0h1bd), io.offset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:37]
    node _hEndDisplay_T_1 = tail(_hEndDisplay_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:37]
    node _hEndDisplay_T_2 = asSInt(_hEndDisplay_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:37]
    node _hEndDisplay_T_3 = asUInt(_hEndDisplay_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:52]
    node _hEndDisplay_T_4 = sub(_hEndDisplay_T_3, io.frontPorch.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:59]
    node _hEndDisplay_T_5 = tail(_hEndDisplay_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:59]
    node _hEndDisplay_T_6 = sub(_hEndDisplay_T_5, io.retrace.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:77]
    node hEndDisplay = tail(_hEndDisplay_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 93:77]
    node _hBeginSync_T = sub(UInt<9>(0h1bd), io.retrace.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 94:35]
    node hBeginSync = tail(_hBeginSync_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 94:35]
    node _vBeginDisplay_T = add(SInt<10>(0h106), io.offset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:40]
    node _vBeginDisplay_T_1 = tail(_vBeginDisplay_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:40]
    node _vBeginDisplay_T_2 = asSInt(_vBeginDisplay_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:40]
    node _vBeginDisplay_T_3 = asUInt(_vBeginDisplay_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:55]
    node _vBeginDisplay_T_4 = sub(_vBeginDisplay_T_3, io.display.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:62]
    node _vBeginDisplay_T_5 = tail(_vBeginDisplay_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:62]
    node _vBeginDisplay_T_6 = sub(_vBeginDisplay_T_5, io.frontPorch.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:77]
    node _vBeginDisplay_T_7 = tail(_vBeginDisplay_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:77]
    node _vBeginDisplay_T_8 = sub(_vBeginDisplay_T_7, io.retrace.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:95]
    node vBeginDisplay = tail(_vBeginDisplay_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 98:95]
    node _vEndDisplay_T = add(SInt<10>(0h106), io.offset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:38]
    node _vEndDisplay_T_1 = tail(_vEndDisplay_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:38]
    node _vEndDisplay_T_2 = asSInt(_vEndDisplay_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:38]
    node _vEndDisplay_T_3 = asUInt(_vEndDisplay_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:53]
    node _vEndDisplay_T_4 = sub(_vEndDisplay_T_3, io.frontPorch.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:60]
    node _vEndDisplay_T_5 = tail(_vEndDisplay_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:60]
    node _vEndDisplay_T_6 = sub(_vEndDisplay_T_5, io.retrace.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:78]
    node vEndDisplay = tail(_vEndDisplay_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 99:78]
    node _vBeginSync_T = sub(UInt<9>(0h106), io.retrace.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 100:36]
    node vBeginSync = tail(_vBeginSync_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 100:36]
    node _pos_T = sub(x, hBeginDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 104:21]
    node _pos_T_1 = tail(_pos_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 104:21]
    node _pos_T_2 = sub(y, vBeginDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 104:40]
    node _pos_T_3 = tail(_pos_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 104:40]
    wire pos : { x : UInt<10>, y : UInt<10>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos.x, _pos_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos.y, _pos_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _hSync_T = geq(x, hBeginSync) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 107:17]
    node _hSync_T_1 = lt(x, UInt<9>(0h1bd)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 107:36]
    node hSync = and(_hSync_T, _hSync_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 107:31]
    node _vSync_T = geq(y, vBeginSync) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 108:17]
    node _vSync_T_1 = lt(y, UInt<9>(0h106)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 108:36]
    node vSync = and(_vSync_T, _vSync_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 108:31]
    node _hBlank_T = lt(x, hBeginDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 111:18]
    node _hBlank_T_1 = geq(x, hEndDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 111:39]
    node hBlank = or(_hBlank_T, _hBlank_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 111:34]
    node _vBlank_T = lt(y, vBeginDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 112:18]
    node _vBlank_T_1 = geq(y, vEndDisplay) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 112:39]
    node vBlank = or(_vBlank_T, _vBlank_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 112:34]
    connect io.timing.clockEnable, clockDivWrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 115:25]
    node _io_timing_displayEnable_T = or(hBlank, vBlank) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 116:39]
    node _io_timing_displayEnable_T_1 = eq(_io_timing_displayEnable_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 116:30]
    connect io.timing.displayEnable, _io_timing_displayEnable_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 116:27]
    connect io.timing.pos, pos @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 117:17]
    connect io.timing.hSync, hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 118:19]
    connect io.timing.vSync, vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 119:19]
    connect io.timing.hBlank, hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 120:20]
    connect io.timing.vBlank, vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoTiming.scala 121:20]


  module VideoSys : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 46:7]
    output io : { flip videoClock : Clock, flip videoReset : UInt<1>, prog : { flip video : { wr : UInt<1>, addr : UInt<27>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>}, flip done : UInt<1>}, flip options : { offset : { x : SInt<4>, y : SInt<4>}, rotate : UInt<1>, compatibility : UInt<1>, service : UInt<1>, layer : UInt<1>[3], sprite : UInt<1>, flipVideo : UInt<1>, gameIndex : UInt<4>}, video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 47:14]

    wire DEFAULT_REGS : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 66:20]
    wire DEFAULT_REGS_regs_size_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect DEFAULT_REGS_regs_size_vec.x, UInt<9>(0h140) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect DEFAULT_REGS_regs_size_vec.y, UInt<8>(0hf0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect DEFAULT_REGS.size, DEFAULT_REGS_regs_size_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 67:15]
    wire DEFAULT_REGS_regs_frontPorch_vec : { x : UInt<6>, y : UInt<6>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect DEFAULT_REGS_regs_frontPorch_vec.x, UInt<6>(0h24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect DEFAULT_REGS_regs_frontPorch_vec.y, UInt<4>(0hc) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect DEFAULT_REGS.frontPorch, DEFAULT_REGS_regs_frontPorch_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 68:21]
    wire DEFAULT_REGS_regs_retrace_vec : { x : UInt<5>, y : UInt<5>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect DEFAULT_REGS_regs_retrace_vec.x, UInt<5>(0h1c) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect DEFAULT_REGS_regs_retrace_vec.y, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect DEFAULT_REGS.retrace, DEFAULT_REGS_regs_retrace_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 69:18]
    inst videoRegs of RegisterFile_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 66:25]
    connect videoRegs.clock, clock
    connect videoRegs.reset, reset
    node _videoRegs_io_mem_mem_T = shr(io.prog.video.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 68:24]
    wire videoRegs_io_mem_mem : { wr : UInt<1>, addr : UInt<26>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 236:19]
    connect videoRegs_io_mem_mem.wr, io.prog.video.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 237:12]
    connect io.prog.video.wait_n, videoRegs_io_mem_mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 238:12]
    node _videoRegs_io_mem_mem_addr_T = shr(io.prog.video.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 68:24]
    connect videoRegs_io_mem_mem.addr, _videoRegs_io_mem_mem_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 239:14]
    connect videoRegs_io_mem_mem.mask, io.prog.video.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 240:14]
    connect videoRegs_io_mem_mem.din, io.prog.video.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 241:13]
    wire videoRegs_io_mem_mem_1 : { wr : UInt<1>, addr : UInt<26>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 251:19]
    connect videoRegs_io_mem_mem_1.wr, videoRegs_io_mem_mem.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 252:12]
    connect videoRegs_io_mem_mem.wait_n, videoRegs_io_mem_mem_1.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 253:12]
    connect videoRegs_io_mem_mem_1.addr, videoRegs_io_mem_mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 254:14]
    connect videoRegs_io_mem_mem_1.mask, videoRegs_io_mem_mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 255:14]
    node _videoRegs_io_mem_mem_din_T = bits(videoRegs_io_mem_mem.din, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _videoRegs_io_mem_mem_din_T_1 = bits(videoRegs_io_mem_mem.din, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _videoRegs_io_mem_mem_din_T_2 = cat(_videoRegs_io_mem_mem_din_T, _videoRegs_io_mem_mem_din_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 114:49]
    connect videoRegs_io_mem_mem_1.din, _videoRegs_io_mem_mem_din_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 256:13]
    wire videoRegs_io_mem_mem_2 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<26>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 210:19]
    connect videoRegs_io_mem_mem_2.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 211:12]
    connect videoRegs_io_mem_mem_2.wr, videoRegs_io_mem_mem_1.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 212:12]
    connect videoRegs_io_mem_mem_1.wait_n, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 213:12]
    connect videoRegs_io_mem_mem_2.addr, videoRegs_io_mem_mem_1.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 214:14]
    connect videoRegs_io_mem_mem_2.mask, videoRegs_io_mem_mem_1.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 215:14]
    connect videoRegs_io_mem_mem_2.din, videoRegs_io_mem_mem_1.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 216:13]
    connect videoRegs.io.mem, videoRegs_io_mem_mem_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 67:20]
    inst timing_originalVideoTiming of VideoTiming @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 74:37]
    connect timing_originalVideoTiming.clock, io.videoClock
    connect timing_originalVideoTiming.reset, io.videoReset
    connect timing_originalVideoTiming.io.display.y, io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 75:36]
    connect timing_originalVideoTiming.io.display.x, io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 75:36]
    connect timing_originalVideoTiming.io.frontPorch.y, io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 76:39]
    connect timing_originalVideoTiming.io.frontPorch.x, io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 76:39]
    connect timing_originalVideoTiming.io.retrace.y, io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 77:36]
    connect timing_originalVideoTiming.io.retrace.x, io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 77:36]
    inst timing_compatibilityVideoTiming of VideoTiming_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 80:42]
    connect timing_compatibilityVideoTiming.clock, io.videoClock
    connect timing_compatibilityVideoTiming.reset, io.videoReset
    connect timing_compatibilityVideoTiming.io.display.y, io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 81:41]
    connect timing_compatibilityVideoTiming.io.display.x, io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 81:41]
    connect timing_compatibilityVideoTiming.io.frontPorch.y, io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 82:44]
    connect timing_compatibilityVideoTiming.io.frontPorch.x, io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 82:44]
    connect timing_compatibilityVideoTiming.io.retrace.y, io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 83:41]
    connect timing_compatibilityVideoTiming.io.retrace.x, io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 83:41]
    reg timing_originalVideoTiming_io_offset_r : { x : SInt<4>, y : SInt<4>}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 88:47]
    when timing_originalVideoTiming.io.timing.vSync : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 88:47]
      connect timing_originalVideoTiming_io_offset_r, io.options.offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 88:47]
    connect timing_originalVideoTiming.io.offset.y, timing_originalVideoTiming_io_offset_r.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 88:35]
    connect timing_originalVideoTiming.io.offset.x, timing_originalVideoTiming_io_offset_r.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 88:35]
    reg timing_compatibilityVideoTiming_io_offset_r : { x : SInt<4>, y : SInt<4>}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 89:52]
    when timing_compatibilityVideoTiming.io.timing.vSync : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 89:52]
      connect timing_compatibilityVideoTiming_io_offset_r, io.options.offset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 89:52]
    connect timing_compatibilityVideoTiming.io.offset.y, timing_compatibilityVideoTiming_io_offset_r.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 89:40]
    connect timing_compatibilityVideoTiming.io.offset.x, timing_compatibilityVideoTiming_io_offset_r.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 89:40]
    node _timing_latchReg_T = and(timing_originalVideoTiming.io.timing.vBlank, timing_compatibilityVideoTiming.io.timing.vBlank) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 93:93]
    reg timing_latchReg : UInt<1>, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 93:29]
    when _timing_latchReg_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 93:29]
      connect timing_latchReg, io.options.compatibility @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 93:29]
    node timing_timing = mux(timing_latchReg, timing_compatibilityVideoTiming.io.timing, timing_originalVideoTiming.io.timing) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 96:21]
    reg timing : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 99:12]
    connect timing, timing_timing @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 99:12]
    connect io.video.clockEnable, timing.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 103:24]
    connect io.video.displayEnable, timing.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 104:26]
    connect io.video.pos, timing.pos @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 105:16]
    connect io.video.hSync, timing.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 106:18]
    connect io.video.vSync, timing.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 107:18]
    connect io.video.hBlank, timing.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 108:19]
    connect io.video.vBlank, timing.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 109:19]
    wire io_video_regs_regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 91:20]
    node _io_video_regs_regs_size_T = bits(videoRegs.io.regs[0], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 92:31]
    node _io_video_regs_regs_size_T_1 = bits(videoRegs.io.regs[1], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 92:46]
    wire io_video_regs_regs_size_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect io_video_regs_regs_size_vec.x, _io_video_regs_regs_size_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect io_video_regs_regs_size_vec.y, _io_video_regs_regs_size_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect io_video_regs_regs.size, io_video_regs_regs_size_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 92:15]
    node _io_video_regs_regs_frontPorch_T = bits(videoRegs.io.regs[2], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 93:37]
    node _io_video_regs_regs_frontPorch_T_1 = bits(videoRegs.io.regs[3], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 93:52]
    wire io_video_regs_regs_frontPorch_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect io_video_regs_regs_frontPorch_vec.x, _io_video_regs_regs_frontPorch_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect io_video_regs_regs_frontPorch_vec.y, _io_video_regs_regs_frontPorch_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect io_video_regs_regs.frontPorch, io_video_regs_regs_frontPorch_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 93:21]
    node _io_video_regs_regs_retrace_T = bits(videoRegs.io.regs[4], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 94:34]
    node _io_video_regs_regs_retrace_T_1 = add(_io_video_regs_regs_retrace_T, UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 94:41]
    node _io_video_regs_regs_retrace_T_2 = tail(_io_video_regs_regs_retrace_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 94:41]
    node _io_video_regs_regs_retrace_T_3 = bits(videoRegs.io.regs[5], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 94:55]
    node _io_video_regs_regs_retrace_T_4 = add(_io_video_regs_regs_retrace_T_3, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 94:62]
    node _io_video_regs_regs_retrace_T_5 = tail(_io_video_regs_regs_retrace_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 94:62]
    wire io_video_regs_regs_retrace_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect io_video_regs_regs_retrace_vec.x, _io_video_regs_regs_retrace_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect io_video_regs_regs_retrace_vec.y, _io_video_regs_regs_retrace_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect io_video_regs_regs.retrace, io_video_regs_regs_retrace_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/gfx/VideoRegs.scala 94:18]
    regreset io_video_regs_r : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, clock, reset, DEFAULT_REGS @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 110:29]
    when io.prog.done : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 110:29]
      connect io_video_regs_r, io_video_regs_regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 110:29]
    connect io.video.regs, io_video_regs_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 110:17]
    reg io_video_changeMode_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 111:77]
    connect io_video_changeMode_REG, io.options.compatibility @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 111:77]
    node _io_video_changeMode_T = xor(io.options.compatibility, io_video_changeMode_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 111:68]
    node _io_video_changeMode_T_1 = or(io.prog.done, _io_video_changeMode_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 111:39]
    connect io.video.changeMode, _io_video_changeMode_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/VideoSys.scala 111:23]


  extmodule fx68k : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 71:9]
    input clk : UInt<1>
    input enPhi1 : UInt<1>
    input enPhi2 : UInt<1>
    input extReset : UInt<1>
    input pwrUp : UInt<1>
    input HALTn : UInt<1>
    output ASn : UInt<1>
    output eRWn : UInt<1>
    output UDSn : UInt<1>
    output LDSn : UInt<1>
    input DTACKn : UInt<1>
    input BERRn : UInt<1>
    output E : UInt<1>
    input VPAn : UInt<1>
    output VMAn : UInt<1>
    input BRn : UInt<1>
    output BGn : UInt<1>
    input BGACKn : UInt<1>
    input IPL0n : UInt<1>
    input IPL1n : UInt<1>
    input IPL2n : UInt<1>
    output FC0 : UInt<1>
    output FC1 : UInt<1>
    output FC2 : UInt<1>
    output eab : UInt<23>
    input iEdb : UInt<16>
    output oEdb : UInt<16>
    defname = fx68k

  module CPU : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 68:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 68:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 68:7]
    output io : { flip halt : UInt<1>, as : UInt<1>, rw : UInt<1>, uds : UInt<1>, lds : UInt<1>, flip dtack : UInt<1>, flip vpa : UInt<1>, flip ipl : UInt<3>, fc : UInt<3>, addr : UInt<23>, flip din : UInt<16>, dout : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 69:14]

    regreset phi1_value : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire phi1 : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect phi1, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect phi1_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node phi1_wrap_wrap = eq(phi1_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _phi1_wrap_value_T = add(phi1_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _phi1_wrap_value_T_1 = tail(_phi1_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect phi1_value, _phi1_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect phi1, phi1_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    reg phi2 : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 116:27]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 116:27]
      connect phi2, phi1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 116:27]
    inst cpu of fx68k @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 118:19]
    node _cpu_io_clk_T = asUInt(clock) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 119:23]
    node _cpu_io_clk_T_1 = bits(_cpu_io_clk_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 119:23]
    connect cpu.clk, _cpu_io_clk_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 119:14]
    connect cpu.enPhi1, phi1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 120:17]
    connect cpu.enPhi2, phi2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 121:17]
    node _cpu_io_extReset_T = asUInt(reset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 122:28]
    connect cpu.extReset, _cpu_io_extReset_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 122:19]
    node _cpu_io_pwrUp_T = asUInt(reset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 123:25]
    connect cpu.pwrUp, _cpu_io_pwrUp_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 123:16]
    node _cpu_io_HALTn_T = eq(io.halt, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 124:19]
    connect cpu.HALTn, _cpu_io_HALTn_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 124:16]
    node _io_as_T = eq(cpu.ASn, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 125:12]
    connect io.as, _io_as_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 125:9]
    connect io.rw, cpu.eRWn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 126:9]
    node _io_uds_T = eq(cpu.UDSn, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 127:13]
    connect io.uds, _io_uds_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 127:10]
    node _io_lds_T = eq(cpu.LDSn, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 128:13]
    connect io.lds, _io_lds_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 128:10]
    node _cpu_io_DTACKn_T = eq(io.dtack, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 129:20]
    connect cpu.DTACKn, _cpu_io_DTACKn_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 129:17]
    connect cpu.BERRn, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 130:16]
    connect cpu.BRn, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 131:14]
    connect cpu.BGACKn, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 132:17]
    node _cpu_io_VPAn_T = eq(io.vpa, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 133:18]
    connect cpu.VPAn, _cpu_io_VPAn_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 133:15]
    node _cpu_io_IPL0n_T = bits(io.ipl, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 134:26]
    node _cpu_io_IPL0n_T_1 = eq(_cpu_io_IPL0n_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 134:19]
    connect cpu.IPL0n, _cpu_io_IPL0n_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 134:16]
    node _cpu_io_IPL1n_T = bits(io.ipl, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 135:26]
    node _cpu_io_IPL1n_T_1 = eq(_cpu_io_IPL1n_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 135:19]
    connect cpu.IPL1n, _cpu_io_IPL1n_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 135:16]
    node _cpu_io_IPL2n_T = bits(io.ipl, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 136:26]
    node _cpu_io_IPL2n_T_1 = eq(_cpu_io_IPL2n_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 136:19]
    connect cpu.IPL2n, _cpu_io_IPL2n_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 136:16]
    node _io_fc_T = cat(cpu.FC2, cpu.FC1, cpu.FC0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 137:15]
    connect io.fc, _io_fc_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 137:9]
    connect io.addr, cpu.eab @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 138:11]
    connect cpu.iEdb, io.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 139:15]
    connect io.dout, cpu.oEdb @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/CPU.scala 140:11]


  module EEPROM : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 40:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 40:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 40:7]
    output io : { mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, serial : { flip cs : UInt<1>, flip sck : UInt<1>, flip sdi : UInt<1>, sdo : UInt<1>}, debug : { idle : UInt<1>, start : UInt<1>, command : UInt<1>, read : UInt<1>, readWait : UInt<1>, write : UInt<1>, shiftIn : UInt<1>, shiftOut : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 41:14]

    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 65:25]
    regreset counterReg : UInt<17>, clock, reset, UInt<17>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 68:27]
    reg addrReg : UInt<6>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 69:20]
    reg dataReg : UInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 70:20]
    reg opcodeReg : UInt<2>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 71:22]
    regreset serialReg : UInt<1>, clock, reset, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 72:26]
    regreset writeAllReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 73:28]
    regreset writeEnableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 74:31]
    reg sckRising_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect sckRising_REG, io.serial.sck @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _sckRising_T = eq(sckRising_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node sckRising = and(io.serial.sck, _sckRising_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    node done = bits(counterReg, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 80:24]
    node read = eq(opcodeReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 81:24]
    node _write_T = eq(opcodeReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 82:25]
    node write = and(_write_T, writeEnableReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 82:33]
    node _erase_T = eq(opcodeReg, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 83:25]
    node erase = and(_erase_T, writeEnableReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 83:33]
    node _writeAll_T = eq(opcodeReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 84:28]
    node _writeAll_T_1 = bits(addrReg, 4, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 84:46]
    node _writeAll_T_2 = eq(_writeAll_T_1, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 84:53]
    node _writeAll_T_3 = and(_writeAll_T, _writeAll_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 84:36]
    node writeAll = and(_writeAll_T_3, writeEnableReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 84:61]
    node _eraseAll_T = eq(opcodeReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 85:28]
    node _eraseAll_T_1 = bits(addrReg, 4, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 85:46]
    node _eraseAll_T_2 = eq(_eraseAll_T_1, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 85:53]
    node _eraseAll_T_3 = and(_eraseAll_T, _eraseAll_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 85:36]
    node eraseAll = and(_eraseAll_T_3, writeEnableReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 85:61]
    node _enableWrite_T = eq(opcodeReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 86:31]
    node _enableWrite_T_1 = bits(addrReg, 4, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 86:49]
    node _enableWrite_T_2 = eq(_enableWrite_T_1, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 86:56]
    node enableWrite = and(_enableWrite_T, _enableWrite_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 86:39]
    node _disableWrite_T = eq(opcodeReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 87:32]
    node _disableWrite_T_1 = bits(addrReg, 4, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 87:50]
    node _disableWrite_T_2 = eq(_disableWrite_T_1, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 87:57]
    node disableWrite = and(_disableWrite_T, _disableWrite_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 87:40]
    node _T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 90:18]
    node _T_1 = eq(stateReg, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 90:48]
    node _T_2 = or(_T, _T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 90:36]
    node _T_3 = eq(stateReg, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 90:78]
    node _T_4 = or(_T_2, _T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 90:66]
    node _T_5 = and(_T_4, sckRising) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 90:98]
    when _T_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 90:112]
      node _counterReg_T = shr(counterReg, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 91:30]
      connect counterReg, _counterReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 91:16]
    connect stateReg, stateReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 95:12]
    node _T_6 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
    when _T_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
      connect counterReg, UInt<8>(0h80) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 101:18]
      connect addrReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 102:15]
      connect dataReg, UInt<16>(0hffff) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 103:15]
      connect serialReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 104:17]
      connect writeAllReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 105:19]
      when io.serial.cs : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 106:26]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 106:37]
    else :
      node _T_7 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
      when _T_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
        node _T_8 = and(sckRising, io.serial.sdi) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 111:22]
        when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 111:40]
          connect stateReg, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 111:51]
      else :
        node _T_9 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
        when _T_9 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
          when sckRising : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 116:23]
            node _data_T = cat(opcodeReg, addrReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 117:30]
            node data = cat(_data_T, io.serial.sdi) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 117:41]
            node _opcodeReg_T = bits(data, 6, 5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 120:26]
            connect opcodeReg, _opcodeReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 120:19]
            node _addrReg_T = bits(data, 5, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 123:24]
            connect addrReg, _addrReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 123:17]
            when done : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 125:20]
              when read : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 126:22]
                connect counterReg, UInt<17>(0h10000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 127:24]
                connect serialReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 128:23]
                connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 129:22]
              else :
                when write : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 130:29]
                  connect counterReg, UInt<16>(0h8000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 131:24]
                  connect stateReg, UInt<3>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 132:22]
                else :
                  when erase : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 133:29]
                    connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 134:22]
                  else :
                    when writeAll : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 135:32]
                      connect counterReg, UInt<16>(0h8000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 136:24]
                      connect addrReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 137:21]
                      connect writeAllReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 138:25]
                      connect stateReg, UInt<3>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 139:22]
                    else :
                      when eraseAll : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 140:32]
                        connect addrReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 141:21]
                        connect writeAllReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 142:25]
                        connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 143:22]
                      else :
                        when enableWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 144:35]
                          connect writeEnableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 145:28]
                          connect stateReg, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 146:22]
                        else :
                          when disableWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 147:36]
                            connect writeEnableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 148:28]
                            connect stateReg, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 149:22]
                          else :
                            connect stateReg, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 151:22]
        else :
          node _T_10 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
          when _T_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
            when io.mem.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 159:26]
              connect dataReg, io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 160:17]
              connect stateReg, UInt<3>(0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 161:18]
            else :
              when io.mem.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 162:33]
                connect stateReg, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 163:18]
          else :
            node _T_11 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
            when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
              when io.mem.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 169:26]
                connect dataReg, io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 170:17]
                connect stateReg, UInt<3>(0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 171:18]
            else :
              node _T_12 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
              when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
                when io.mem.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 177:27]
                  node _addrReg_T_1 = add(addrReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 178:28]
                  node _addrReg_T_2 = tail(_addrReg_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 178:28]
                  connect addrReg, _addrReg_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 178:17]
                  node _T_13 = eq(writeAllReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 179:14]
                  node _T_14 = andr(addrReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 179:38]
                  node _T_15 = or(_T_13, _T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 179:27]
                  when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 179:44]
                    connect stateReg, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 179:55]
              else :
                node _T_16 = eq(UInt<3>(0h6), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
                when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
                  when sckRising : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 185:23]
                    connect serialReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 186:19]
                    node _dataReg_T = cat(dataReg, io.serial.sdi) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 187:28]
                    connect dataReg, _dataReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 187:17]
                    when done : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 188:20]
                      connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 188:31]
                else :
                  node _T_17 = eq(UInt<3>(0h7), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
                  when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 98:20]
                    when sckRising : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 194:23]
                      node _dataReg_T_1 = cat(dataReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 195:28]
                      connect dataReg, _dataReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 195:17]
                      node _serialReg_T = head(dataReg, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 196:34]
                      connect serialReg, _serialReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 196:19]
                      when done : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 197:20]
                        connect stateReg, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 197:31]
    node _T_18 = eq(io.serial.cs, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 203:8]
    when _T_18 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 203:23]
      connect stateReg, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 203:34]
    connect io.serial.sdo, serialReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 206:17]
    node _io_mem_rd_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 207:25]
    connect io.mem.rd, _io_mem_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 207:13]
    node _io_mem_wr_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 208:25]
    connect io.mem.wr, _io_mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 208:13]
    node _io_mem_addr_T = cat(addrReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 209:26]
    connect io.mem.addr, _io_mem_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 209:15]
    connect io.mem.mask, UInt<2>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 210:15]
    connect io.mem.din, dataReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 211:14]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 212:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 212:17]
    node _io_debug_start_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 213:30]
    connect io.debug.start, _io_debug_start_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 213:18]
    node _io_debug_command_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 214:32]
    connect io.debug.command, _io_debug_command_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 214:20]
    node _io_debug_read_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 215:29]
    connect io.debug.read, _io_debug_read_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 215:17]
    node _io_debug_readWait_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 216:33]
    connect io.debug.readWait, _io_debug_readWait_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 216:21]
    node _io_debug_write_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 217:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 217:18]
    node _io_debug_shiftIn_T = eq(stateReg, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 218:32]
    connect io.debug.shiftIn, _io_debug_shiftIn_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 218:20]
    node _io_debug_shiftOut_T = eq(stateReg, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 219:33]
    connect io.debug.shiftOut, _io_debug_shiftOut_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/EEPROM.scala 219:21]


  extmodule single_port_ram : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 53:9]
    input clk : Clock
    input rd : UInt<1>
    input wr : UInt<1>
    input addr : UInt<15>
    input mask : UInt<2>
    input din : UInt<16>
    output dout : UInt<16>
    defname = single_port_ram
    parameter ADDR_WIDTH = 15
    parameter DATA_WIDTH = 16
    parameter DEPTH = 0
    parameter MASK_ENABLE = "TRUE"

  module SinglePortRam : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 45:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 45:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 45:7]
    input io : { rd : UInt<1>, wr : UInt<1>, addr : UInt<15>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 49:14]

    inst ram of single_port_ram @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 72:19]
    connect ram.clk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 73:14]
    connect ram.rd, io.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 74:13]
    connect ram.wr, io.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 75:13]
    connect ram.addr, io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 76:15]
    connect ram.mask, io.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 77:15]
    connect ram.din, io.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 78:14]
    connect io.dout, ram.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 79:11]


  extmodule true_dual_port_ram : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<15>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<12>
    output dout_b : UInt<128>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 15
    parameter ADDR_WIDTH_B = 12
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 128
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<15>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<128>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<13>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<12>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 13
    parameter ADDR_WIDTH_B = 12
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<13>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<13>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<12>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 13
    parameter ADDR_WIDTH_B = 12
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<13>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<13>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<12>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 13
    parameter ADDR_WIDTH_B = 12
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<13>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<11>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<10>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 11
    parameter ADDR_WIDTH_B = 10
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<11>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<10>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<11>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<10>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 11
    parameter ADDR_WIDTH_B = 10
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<11>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<10>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<11>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<10>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 11
    parameter ADDR_WIDTH_B = 10
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<11>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<10>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<10>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<9>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 10
    parameter ADDR_WIDTH_B = 9
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<10>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<10>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<9>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 10
    parameter ADDR_WIDTH_B = 9
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<10>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_9 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<10>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<9>
    output dout_b : UInt<32>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 10
    parameter ADDR_WIDTH_B = 9
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 32
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_9 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<10>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  extmodule true_dual_port_ram_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<15>
    input mask_a : UInt<2>
    input din_a : UInt<16>
    output dout_a : UInt<16>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<15>
    output dout_b : UInt<16>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 15
    parameter ADDR_WIDTH_B = 15
    parameter DATA_WIDTH_A = 16
    parameter DATA_WIDTH_B = 16
    parameter DEPTH_A = 0
    parameter DEPTH_B = 0
    parameter MASK_ENABLE = "TRUE"

  module TrueDualPortRam_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<15>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip portB : { rd : UInt<1>, addr : UInt<15>, flip dout : UInt<16>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  module RegisterFile_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    output io : { flip mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<2>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, regs : UInt<16>[3]} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 48:14]

    reg regs : UInt<16>[3], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 56:17]
    node _bytes_T = bits(regs[io.mem.addr], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    node _bytes_T_1 = bits(regs[io.mem.addr], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire _bytes_WIRE : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[0], _bytes_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[1], _bytes_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire bytes : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    connect bytes, _bytes_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    node _T = bits(io.mem.mask, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_1 = and(io.mem.wr, _T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_0_T = bits(io.mem.din, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[0], _bytes_0_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _T_2 = bits(io.mem.mask, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_3 = and(io.mem.wr, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_1_T = bits(io.mem.din, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[1], _bytes_1_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _regs_T = cat(bytes[1], bytes[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:17]
    connect regs[io.mem.addr], _regs_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:8]
    connect io.mem.dout, regs[io.mem.addr] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 73:15]
    connect io.regs[0], regs[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[1], regs[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[2], regs[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]


  module RegisterFile_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    output io : { flip mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<2>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, regs : UInt<16>[3]} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 48:14]

    reg regs : UInt<16>[3], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 56:17]
    node _bytes_T = bits(regs[io.mem.addr], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    node _bytes_T_1 = bits(regs[io.mem.addr], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire _bytes_WIRE : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[0], _bytes_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[1], _bytes_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire bytes : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    connect bytes, _bytes_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    node _T = bits(io.mem.mask, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_1 = and(io.mem.wr, _T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_0_T = bits(io.mem.din, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[0], _bytes_0_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _T_2 = bits(io.mem.mask, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_3 = and(io.mem.wr, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_1_T = bits(io.mem.din, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[1], _bytes_1_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _regs_T = cat(bytes[1], bytes[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:17]
    connect regs[io.mem.addr], _regs_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:8]
    connect io.mem.dout, regs[io.mem.addr] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 73:15]
    connect io.regs[0], regs[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[1], regs[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[2], regs[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]


  module RegisterFile_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    output io : { flip mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<2>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, regs : UInt<16>[3]} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 48:14]

    reg regs : UInt<16>[3], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 56:17]
    node _bytes_T = bits(regs[io.mem.addr], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    node _bytes_T_1 = bits(regs[io.mem.addr], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire _bytes_WIRE : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[0], _bytes_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[1], _bytes_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire bytes : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    connect bytes, _bytes_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    node _T = bits(io.mem.mask, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_1 = and(io.mem.wr, _T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_0_T = bits(io.mem.din, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[0], _bytes_0_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _T_2 = bits(io.mem.mask, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_3 = and(io.mem.wr, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_1_T = bits(io.mem.din, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[1], _bytes_1_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _regs_T = cat(bytes[1], bytes[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:17]
    connect regs[io.mem.addr], _regs_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:8]
    connect io.mem.dout, regs[io.mem.addr] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 73:15]
    connect io.regs[0], regs[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[1], regs[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[2], regs[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]


  module RegisterFile_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 44:7]
    output io : { flip mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, regs : UInt<16>[8]} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 48:14]

    reg regs : UInt<16>[8], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 56:17]
    node _bytes_T = bits(regs[io.mem.addr], 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    node _bytes_T_1 = bits(regs[io.mem.addr], 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire _bytes_WIRE : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[0], _bytes_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    connect _bytes_WIRE[1], _bytes_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:37]
    wire bytes : UInt<8>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    connect bytes, _bytes_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 62:23]
    node _T = bits(io.mem.mask, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_1 = and(io.mem.wr, _T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_0_T = bits(io.mem.din, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[0], _bytes_0_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _T_2 = bits(io.mem.mask, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:34]
    node _T_3 = and(io.mem.wr, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:20]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:39]
      node _bytes_1_T = bits(io.mem.din, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:63]
      connect bytes[1], _bytes_1_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 66:50]
    node _regs_T = cat(bytes[1], bytes[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:17]
    connect regs[io.mem.addr], _regs_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 70:8]
    connect io.mem.dout, regs[io.mem.addr] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 73:15]
    connect io.regs[0], regs[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[1], regs[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[2], regs[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[3], regs[3] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[4], regs[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[5], regs[5] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[6], regs[6] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]
    connect io.regs[7], regs[7] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/RegisterFile.scala 74:11]


  module Main : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 47:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 47:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 47:7]
    output io : { flip videoClock : Clock, flip spriteClock : Clock, flip gameIndex : UInt<4>, flip options : { offset : { x : SInt<4>, y : SInt<4>}, rotate : UInt<1>, compatibility : UInt<1>, service : UInt<1>, layer : UInt<1>[3], sprite : UInt<1>, flipVideo : UInt<1>, gameIndex : UInt<4>}, flip player : { up : UInt<1>, down : UInt<1>, left : UInt<1>, right : UInt<1>, buttons : UInt<4>, start : UInt<1>, coin : UInt<1>, pause : UInt<1>}[2], flip dips : UInt<16>[4], flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, flip gpuMem : { layer : { flip regs : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, vram8x8 : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<32>}, vram16x16 : { rd : UInt<1>, addr : UInt<10>, flip dout : UInt<32>}, lineRam : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<32>}}[3], sprite : { flip regs : { offset : { x : UInt<9>, y : UInt<9>}, bank : UInt<2>, fixed : UInt<1>, hFlip : UInt<1>, vFlip : UInt<1>}, vram : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<128>}}, paletteRam : { rd : UInt<1>, addr : UInt<15>, flip dout : UInt<16>}}, flip soundCtrl : { flip oki : { rd : UInt<1>, wr : UInt<1>, addr : UInt<23>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}[2], flip nmk : { wr : UInt<1>, addr : UInt<23>, mask : UInt<2>, din : UInt<16>}, flip ymz : { rd : UInt<1>, wr : UInt<1>, addr : UInt<23>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip req : UInt<1>, flip data : UInt<16>, irq : UInt<1>}, progRom : { rd : UInt<1>, addr : UInt<20>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, eeprom : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, spriteFrameBufferSwap : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 48:14]

    wire eepromMem : { wr : UInt<1>, addr : UInt<23>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 76:23]
    reg vBlank_r : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 79:29]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 79:29]
      connect vBlank_r, io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 79:29]
    reg vBlank : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 79:29]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 79:29]
      connect vBlank, vBlank_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 79:29]
    reg vBlankRising_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect vBlankRising_REG, vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _vBlankRising_T = eq(vBlankRising_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node vBlankRising = and(vBlank, _vBlankRising_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    node _pauseReg_T = or(io.player[0].pause, io.player[1].pause) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 83:61]
    reg pauseReg_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect pauseReg_REG, _pauseReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _pauseReg_T_1 = eq(pauseReg_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _pauseReg_T_2 = and(_pauseReg_T, _pauseReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    regreset pauseReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 242:26]
    when _pauseReg_T_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:18]
      node _pauseReg_dataReg_T = eq(pauseReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:31]
      connect pauseReg, _pauseReg_dataReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:28]
    regreset videoIrq : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 86:25]
    regreset agalletIrq : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 87:27]
    regreset unknownIrq : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 88:27]
    inst cpu of CPU @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 91:19]
    connect cpu.clock, clock
    connect cpu.reset, reset
    regreset dinReg : UInt<16>, clock, reset, UInt<16>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 48:23]
    regreset dtackReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 49:25]
    reg readStrobe_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect readStrobe_REG, cpu.io.as @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _readStrobe_T = eq(readStrobe_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _readStrobe_T_1 = and(cpu.io.as, _readStrobe_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    node readStrobe = and(_readStrobe_T_1, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 52:40]
    reg upperWriteStrobe_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect upperWriteStrobe_REG, cpu.io.uds @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _upperWriteStrobe_T = eq(upperWriteStrobe_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _upperWriteStrobe_T_1 = and(cpu.io.uds, _upperWriteStrobe_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    node _upperWriteStrobe_T_2 = and(cpu.io.as, _upperWriteStrobe_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 53:33]
    node _upperWriteStrobe_T_3 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 53:60]
    node upperWriteStrobe = and(_upperWriteStrobe_T_2, _upperWriteStrobe_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 53:57]
    reg lowerWriteStrobe_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect lowerWriteStrobe_REG, cpu.io.lds @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _lowerWriteStrobe_T = eq(lowerWriteStrobe_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _lowerWriteStrobe_T_1 = and(cpu.io.lds, _lowerWriteStrobe_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    node _lowerWriteStrobe_T_2 = and(cpu.io.as, _lowerWriteStrobe_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 54:33]
    node _lowerWriteStrobe_T_3 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 54:60]
    node lowerWriteStrobe = and(_lowerWriteStrobe_T_2, _lowerWriteStrobe_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 54:57]
    node writeStrobe = or(upperWriteStrobe, lowerWriteStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 55:38]
    connect cpu.io.halt, pauseReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 93:15]
    connect cpu.io.dtack, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 94:16]
    node _cpu_io_vpa_T = eq(cpu.io.fc, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 95:40]
    node _cpu_io_vpa_T_1 = and(cpu.io.as, _cpu_io_vpa_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 95:27]
    connect cpu.io.vpa, _cpu_io_vpa_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 95:14]
    node _cpu_io_ipl_T = or(videoIrq, io.soundCtrl.irq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 96:26]
    node _cpu_io_ipl_T_1 = or(_cpu_io_ipl_T, unknownIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 96:46]
    connect cpu.io.ipl, _cpu_io_ipl_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 96:14]
    connect cpu.io.din, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 97:14]
    connect io.soundCtrl.oki[0].rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect io.soundCtrl.oki[0].wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate io.soundCtrl.oki[0].addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate io.soundCtrl.oki[0].mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate io.soundCtrl.oki[0].din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect io.soundCtrl.oki[1].rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect io.soundCtrl.oki[1].wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate io.soundCtrl.oki[1].addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate io.soundCtrl.oki[1].mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate io.soundCtrl.oki[1].din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect io.soundCtrl.nmk.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 207:8]
    invalidate io.soundCtrl.nmk.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 208:10]
    invalidate io.soundCtrl.nmk.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 209:10]
    invalidate io.soundCtrl.nmk.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 210:9]
    connect io.soundCtrl.ymz.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect io.soundCtrl.ymz.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate io.soundCtrl.ymz.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate io.soundCtrl.ymz.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate io.soundCtrl.ymz.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect io.soundCtrl.req, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 104:20]
    connect io.soundCtrl.data, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 105:21]
    connect io.progRom.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 83:8]
    invalidate io.progRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 84:10]
    inst eeprom of EEPROM @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 109:22]
    connect eeprom.clock, clock
    connect eeprom.reset, reset
    connect eeprom.io.mem.valid, io.eeprom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 110:17]
    connect eeprom.io.mem.wait_n, io.eeprom.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 110:17]
    connect eeprom.io.mem.dout, io.eeprom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 110:17]
    connect io.eeprom.din, eeprom.io.mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 110:17]
    connect io.eeprom.mask, eeprom.io.mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 110:17]
    connect io.eeprom.addr, eeprom.io.mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 110:17]
    connect io.eeprom.wr, eeprom.io.mem.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 110:17]
    connect io.eeprom.rd, eeprom.io.mem.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 110:17]
    node _cs_T = eq(io.gameIndex, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 111:29]
    node _cs_T_1 = bits(eepromMem.din, 5, 5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 111:62]
    node _cs_T_2 = bits(eepromMem.din, 9, 9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 111:80]
    node cs = mux(_cs_T, _cs_T_1, _cs_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 111:15]
    node _sck_T = eq(io.gameIndex, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 112:30]
    node _sck_T_1 = bits(eepromMem.din, 6, 6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 112:63]
    node _sck_T_2 = bits(eepromMem.din, 10, 10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 112:81]
    node sck = mux(_sck_T, _sck_T_1, _sck_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 112:16]
    node _sdi_T = eq(io.gameIndex, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 113:30]
    node _sdi_T_1 = bits(eepromMem.din, 7, 7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 113:63]
    node _sdi_T_2 = bits(eepromMem.din, 11, 11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 113:81]
    node sdi = mux(_sdi_T, _sdi_T_1, _sdi_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 113:16]
    regreset eeprom_io_serial_cs_r : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 114:35]
    when eepromMem.wr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 114:35]
      connect eeprom_io_serial_cs_r, cs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 114:35]
    connect eeprom.io.serial.cs, eeprom_io_serial_cs_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 114:23]
    regreset eeprom_io_serial_sck_r : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 115:36]
    when eepromMem.wr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 115:36]
      connect eeprom_io_serial_sck_r, sck @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 115:36]
    connect eeprom.io.serial.sck, eeprom_io_serial_sck_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 115:24]
    regreset eeprom_io_serial_sdi_r : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 116:36]
    when eepromMem.wr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 116:36]
      connect eeprom_io_serial_sdi_r, sdi @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 116:36]
    connect eeprom.io.serial.sdi, eeprom_io_serial_sdi_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 116:24]
    connect eepromMem.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 207:8]
    invalidate eepromMem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 208:10]
    invalidate eepromMem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 209:10]
    invalidate eepromMem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 210:9]
    inst mainRam of SinglePortRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 120:23]
    connect mainRam.clock, clock
    connect mainRam.reset, reset
    connect mainRam.io.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect mainRam.io.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate mainRam.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate mainRam.io.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate mainRam.io.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    inst spriteRam of TrueDualPortRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 128:25]
    connect spriteRam.clock, clock
    connect spriteRam.reset, reset
    connect spriteRam.io.clockB, io.spriteClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 135:23]
    connect spriteRam.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect spriteRam.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate spriteRam.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate spriteRam.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate spriteRam.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect spriteRam.io.portB, io.gpuMem.sprite.vram @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 137:22]
    inst vram8x8_0 of TrueDualPortRam_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 141:21]
    connect vram8x8_0.clock, clock
    connect vram8x8_0.reset, reset
    connect vram8x8_0.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 148:19]
    connect vram8x8_0.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect vram8x8_0.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate vram8x8_0.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate vram8x8_0.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate vram8x8_0.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect vram8x8_0.io.portB, io.gpuMem.layer[0].vram8x8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 150:18]
    inst vram8x8_1 of TrueDualPortRam_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 141:21]
    connect vram8x8_1.clock, clock
    connect vram8x8_1.reset, reset
    connect vram8x8_1.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 148:19]
    connect vram8x8_1.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect vram8x8_1.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate vram8x8_1.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate vram8x8_1.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate vram8x8_1.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect vram8x8_1.io.portB, io.gpuMem.layer[1].vram8x8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 150:18]
    inst vram8x8_2 of TrueDualPortRam_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 141:21]
    connect vram8x8_2.clock, clock
    connect vram8x8_2.reset, reset
    connect vram8x8_2.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 148:19]
    connect vram8x8_2.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect vram8x8_2.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate vram8x8_2.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate vram8x8_2.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate vram8x8_2.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect vram8x8_2.io.portB, io.gpuMem.layer[2].vram8x8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 150:18]
    inst vram16x16_0 of TrueDualPortRam_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 156:21]
    connect vram16x16_0.clock, clock
    connect vram16x16_0.reset, reset
    connect vram16x16_0.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 163:19]
    connect vram16x16_0.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect vram16x16_0.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate vram16x16_0.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate vram16x16_0.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate vram16x16_0.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect vram16x16_0.io.portB, io.gpuMem.layer[0].vram16x16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 165:18]
    inst vram16x16_1 of TrueDualPortRam_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 156:21]
    connect vram16x16_1.clock, clock
    connect vram16x16_1.reset, reset
    connect vram16x16_1.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 163:19]
    connect vram16x16_1.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect vram16x16_1.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate vram16x16_1.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate vram16x16_1.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate vram16x16_1.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect vram16x16_1.io.portB, io.gpuMem.layer[1].vram16x16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 165:18]
    inst vram16x16_2 of TrueDualPortRam_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 156:21]
    connect vram16x16_2.clock, clock
    connect vram16x16_2.reset, reset
    connect vram16x16_2.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 163:19]
    connect vram16x16_2.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect vram16x16_2.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate vram16x16_2.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate vram16x16_2.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate vram16x16_2.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect vram16x16_2.io.portB, io.gpuMem.layer[2].vram16x16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 165:18]
    inst lineRam_0 of TrueDualPortRam_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 171:21]
    connect lineRam_0.clock, clock
    connect lineRam_0.reset, reset
    connect lineRam_0.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 178:19]
    connect lineRam_0.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect lineRam_0.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate lineRam_0.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate lineRam_0.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate lineRam_0.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect lineRam_0.io.portB, io.gpuMem.layer[0].lineRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 180:18]
    inst lineRam_1 of TrueDualPortRam_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 171:21]
    connect lineRam_1.clock, clock
    connect lineRam_1.reset, reset
    connect lineRam_1.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 178:19]
    connect lineRam_1.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect lineRam_1.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate lineRam_1.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate lineRam_1.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate lineRam_1.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect lineRam_1.io.portB, io.gpuMem.layer[1].lineRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 180:18]
    inst lineRam_2 of TrueDualPortRam_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 171:21]
    connect lineRam_2.clock, clock
    connect lineRam_2.reset, reset
    connect lineRam_2.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 178:19]
    connect lineRam_2.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect lineRam_2.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate lineRam_2.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate lineRam_2.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate lineRam_2.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect lineRam_2.io.portB, io.gpuMem.layer[2].lineRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 180:18]
    inst paletteRam of TrueDualPortRam_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 185:26]
    connect paletteRam.clock, clock
    connect paletteRam.reset, reset
    connect paletteRam.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 192:24]
    connect paletteRam.io.portA.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect paletteRam.io.portA.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate paletteRam.io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate paletteRam.io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate paletteRam.io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    connect paletteRam.io.portB, io.gpuMem.paletteRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 194:23]
    inst layerRegs_0 of RegisterFile_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 198:22]
    connect layerRegs_0.clock, clock
    connect layerRegs_0.reset, reset
    connect layerRegs_0.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect layerRegs_0.io.mem.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate layerRegs_0.io.mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate layerRegs_0.io.mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate layerRegs_0.io.mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    wire io_gpuMem_layer_0_regs_regs : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 81:20]
    node _io_gpuMem_layer_0_regs_regs_priority_T = bits(layerRegs_0.io.regs[2], 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 82:29]
    connect io_gpuMem_layer_0_regs_regs.priority, _io_gpuMem_layer_0_regs_regs_priority_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 82:19]
    node _io_gpuMem_layer_0_regs_regs_tileSize_T = bits(layerRegs_0.io.regs[1], 13, 13) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 83:29]
    connect io_gpuMem_layer_0_regs_regs.tileSize, _io_gpuMem_layer_0_regs_regs_tileSize_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 83:19]
    node _io_gpuMem_layer_0_regs_regs_enable_T = bits(layerRegs_0.io.regs[2], 4, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:28]
    node _io_gpuMem_layer_0_regs_regs_enable_T_1 = eq(_io_gpuMem_layer_0_regs_regs_enable_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:20]
    connect io_gpuMem_layer_0_regs_regs.enable, _io_gpuMem_layer_0_regs_regs_enable_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:17]
    node _io_gpuMem_layer_0_regs_regs_flipX_T = bits(layerRegs_0.io.regs[0], 15, 15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:27]
    node _io_gpuMem_layer_0_regs_regs_flipX_T_1 = eq(_io_gpuMem_layer_0_regs_regs_flipX_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:19]
    connect io_gpuMem_layer_0_regs_regs.flipX, _io_gpuMem_layer_0_regs_regs_flipX_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:16]
    node _io_gpuMem_layer_0_regs_regs_flipY_T = bits(layerRegs_0.io.regs[1], 15, 15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:27]
    node _io_gpuMem_layer_0_regs_regs_flipY_T_1 = eq(_io_gpuMem_layer_0_regs_regs_flipY_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:19]
    connect io_gpuMem_layer_0_regs_regs.flipY, _io_gpuMem_layer_0_regs_regs_flipY_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:16]
    node _io_gpuMem_layer_0_regs_regs_rowScrollEnable_T = bits(layerRegs_0.io.regs[0], 14, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 87:36]
    connect io_gpuMem_layer_0_regs_regs.rowScrollEnable, _io_gpuMem_layer_0_regs_regs_rowScrollEnable_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 87:26]
    node _io_gpuMem_layer_0_regs_regs_rowSelectEnable_T = bits(layerRegs_0.io.regs[1], 14, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 88:36]
    connect io_gpuMem_layer_0_regs_regs.rowSelectEnable, _io_gpuMem_layer_0_regs_regs_rowSelectEnable_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 88:26]
    node _io_gpuMem_layer_0_regs_regs_scroll_T = bits(layerRegs_0.io.regs[0], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:33]
    node _io_gpuMem_layer_0_regs_regs_scroll_T_1 = bits(layerRegs_0.io.regs[1], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:48]
    wire io_gpuMem_layer_0_regs_regs_scroll_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect io_gpuMem_layer_0_regs_regs_scroll_vec.x, _io_gpuMem_layer_0_regs_regs_scroll_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect io_gpuMem_layer_0_regs_regs_scroll_vec.y, _io_gpuMem_layer_0_regs_regs_scroll_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect io_gpuMem_layer_0_regs_regs.scroll, io_gpuMem_layer_0_regs_regs_scroll_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:17]
    reg io_gpuMem_layer_0_regs_r : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
      connect io_gpuMem_layer_0_regs_r, io_gpuMem_layer_0_regs_regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    reg io_gpuMem_layer_0_regs_r_1 : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
      connect io_gpuMem_layer_0_regs_r_1, io_gpuMem_layer_0_regs_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    connect io.gpuMem.layer[0].regs, io_gpuMem_layer_0_regs_r_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:29]
    inst layerRegs_1 of RegisterFile_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 198:22]
    connect layerRegs_1.clock, clock
    connect layerRegs_1.reset, reset
    connect layerRegs_1.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect layerRegs_1.io.mem.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate layerRegs_1.io.mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate layerRegs_1.io.mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate layerRegs_1.io.mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    wire io_gpuMem_layer_1_regs_regs : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 81:20]
    node _io_gpuMem_layer_1_regs_regs_priority_T = bits(layerRegs_1.io.regs[2], 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 82:29]
    connect io_gpuMem_layer_1_regs_regs.priority, _io_gpuMem_layer_1_regs_regs_priority_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 82:19]
    node _io_gpuMem_layer_1_regs_regs_tileSize_T = bits(layerRegs_1.io.regs[1], 13, 13) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 83:29]
    connect io_gpuMem_layer_1_regs_regs.tileSize, _io_gpuMem_layer_1_regs_regs_tileSize_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 83:19]
    node _io_gpuMem_layer_1_regs_regs_enable_T = bits(layerRegs_1.io.regs[2], 4, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:28]
    node _io_gpuMem_layer_1_regs_regs_enable_T_1 = eq(_io_gpuMem_layer_1_regs_regs_enable_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:20]
    connect io_gpuMem_layer_1_regs_regs.enable, _io_gpuMem_layer_1_regs_regs_enable_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:17]
    node _io_gpuMem_layer_1_regs_regs_flipX_T = bits(layerRegs_1.io.regs[0], 15, 15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:27]
    node _io_gpuMem_layer_1_regs_regs_flipX_T_1 = eq(_io_gpuMem_layer_1_regs_regs_flipX_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:19]
    connect io_gpuMem_layer_1_regs_regs.flipX, _io_gpuMem_layer_1_regs_regs_flipX_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:16]
    node _io_gpuMem_layer_1_regs_regs_flipY_T = bits(layerRegs_1.io.regs[1], 15, 15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:27]
    node _io_gpuMem_layer_1_regs_regs_flipY_T_1 = eq(_io_gpuMem_layer_1_regs_regs_flipY_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:19]
    connect io_gpuMem_layer_1_regs_regs.flipY, _io_gpuMem_layer_1_regs_regs_flipY_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:16]
    node _io_gpuMem_layer_1_regs_regs_rowScrollEnable_T = bits(layerRegs_1.io.regs[0], 14, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 87:36]
    connect io_gpuMem_layer_1_regs_regs.rowScrollEnable, _io_gpuMem_layer_1_regs_regs_rowScrollEnable_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 87:26]
    node _io_gpuMem_layer_1_regs_regs_rowSelectEnable_T = bits(layerRegs_1.io.regs[1], 14, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 88:36]
    connect io_gpuMem_layer_1_regs_regs.rowSelectEnable, _io_gpuMem_layer_1_regs_regs_rowSelectEnable_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 88:26]
    node _io_gpuMem_layer_1_regs_regs_scroll_T = bits(layerRegs_1.io.regs[0], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:33]
    node _io_gpuMem_layer_1_regs_regs_scroll_T_1 = bits(layerRegs_1.io.regs[1], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:48]
    wire io_gpuMem_layer_1_regs_regs_scroll_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect io_gpuMem_layer_1_regs_regs_scroll_vec.x, _io_gpuMem_layer_1_regs_regs_scroll_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect io_gpuMem_layer_1_regs_regs_scroll_vec.y, _io_gpuMem_layer_1_regs_regs_scroll_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect io_gpuMem_layer_1_regs_regs.scroll, io_gpuMem_layer_1_regs_regs_scroll_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:17]
    reg io_gpuMem_layer_1_regs_r : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
      connect io_gpuMem_layer_1_regs_r, io_gpuMem_layer_1_regs_regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    reg io_gpuMem_layer_1_regs_r_1 : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
      connect io_gpuMem_layer_1_regs_r_1, io_gpuMem_layer_1_regs_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    connect io.gpuMem.layer[1].regs, io_gpuMem_layer_1_regs_r_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:29]
    inst layerRegs_2 of RegisterFile_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 198:22]
    connect layerRegs_2.clock, clock
    connect layerRegs_2.reset, reset
    connect layerRegs_2.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect layerRegs_2.io.mem.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate layerRegs_2.io.mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate layerRegs_2.io.mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate layerRegs_2.io.mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    wire io_gpuMem_layer_2_regs_regs : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 81:20]
    node _io_gpuMem_layer_2_regs_regs_priority_T = bits(layerRegs_2.io.regs[2], 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 82:29]
    connect io_gpuMem_layer_2_regs_regs.priority, _io_gpuMem_layer_2_regs_regs_priority_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 82:19]
    node _io_gpuMem_layer_2_regs_regs_tileSize_T = bits(layerRegs_2.io.regs[1], 13, 13) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 83:29]
    connect io_gpuMem_layer_2_regs_regs.tileSize, _io_gpuMem_layer_2_regs_regs_tileSize_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 83:19]
    node _io_gpuMem_layer_2_regs_regs_enable_T = bits(layerRegs_2.io.regs[2], 4, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:28]
    node _io_gpuMem_layer_2_regs_regs_enable_T_1 = eq(_io_gpuMem_layer_2_regs_regs_enable_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:20]
    connect io_gpuMem_layer_2_regs_regs.enable, _io_gpuMem_layer_2_regs_regs_enable_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 84:17]
    node _io_gpuMem_layer_2_regs_regs_flipX_T = bits(layerRegs_2.io.regs[0], 15, 15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:27]
    node _io_gpuMem_layer_2_regs_regs_flipX_T_1 = eq(_io_gpuMem_layer_2_regs_regs_flipX_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:19]
    connect io_gpuMem_layer_2_regs_regs.flipX, _io_gpuMem_layer_2_regs_regs_flipX_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 85:16]
    node _io_gpuMem_layer_2_regs_regs_flipY_T = bits(layerRegs_2.io.regs[1], 15, 15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:27]
    node _io_gpuMem_layer_2_regs_regs_flipY_T_1 = eq(_io_gpuMem_layer_2_regs_regs_flipY_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:19]
    connect io_gpuMem_layer_2_regs_regs.flipY, _io_gpuMem_layer_2_regs_regs_flipY_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 86:16]
    node _io_gpuMem_layer_2_regs_regs_rowScrollEnable_T = bits(layerRegs_2.io.regs[0], 14, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 87:36]
    connect io_gpuMem_layer_2_regs_regs.rowScrollEnable, _io_gpuMem_layer_2_regs_regs_rowScrollEnable_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 87:26]
    node _io_gpuMem_layer_2_regs_regs_rowSelectEnable_T = bits(layerRegs_2.io.regs[1], 14, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 88:36]
    connect io_gpuMem_layer_2_regs_regs.rowSelectEnable, _io_gpuMem_layer_2_regs_regs_rowSelectEnable_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 88:26]
    node _io_gpuMem_layer_2_regs_regs_scroll_T = bits(layerRegs_2.io.regs[0], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:33]
    node _io_gpuMem_layer_2_regs_regs_scroll_T_1 = bits(layerRegs_2.io.regs[1], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:48]
    wire io_gpuMem_layer_2_regs_regs_scroll_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect io_gpuMem_layer_2_regs_regs_scroll_vec.x, _io_gpuMem_layer_2_regs_regs_scroll_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect io_gpuMem_layer_2_regs_regs_scroll_vec.y, _io_gpuMem_layer_2_regs_regs_scroll_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect io_gpuMem_layer_2_regs_regs.scroll, io_gpuMem_layer_2_regs_regs_scroll_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerRegs.scala 89:17]
    reg io_gpuMem_layer_2_regs_r : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
      connect io_gpuMem_layer_2_regs_r, io_gpuMem_layer_2_regs_regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    reg io_gpuMem_layer_2_regs_r_1 : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
      connect io_gpuMem_layer_2_regs_r_1, io_gpuMem_layer_2_regs_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:72]
    connect io.gpuMem.layer[2].regs, io_gpuMem_layer_2_regs_r_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 200:29]
    inst spriteRegs of RegisterFile_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 205:26]
    connect spriteRegs.clock, clock
    connect spriteRegs.reset, reset
    connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect spriteRegs.io.mem.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate spriteRegs.io.mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate spriteRegs.io.mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate spriteRegs.io.mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    wire io_gpuMem_sprite_regs_regs : { offset : { x : UInt<9>, y : UInt<9>}, bank : UInt<2>, fixed : UInt<1>, hFlip : UInt<1>, vFlip : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 75:20]
    node _io_gpuMem_sprite_regs_regs_hFlip_T = bits(spriteRegs.io.regs[0], 15, 15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 76:26]
    connect io_gpuMem_sprite_regs_regs.hFlip, _io_gpuMem_sprite_regs_regs_hFlip_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 76:16]
    node _io_gpuMem_sprite_regs_regs_vFlip_T = bits(spriteRegs.io.regs[1], 15, 15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 77:26]
    connect io_gpuMem_sprite_regs_regs.vFlip, _io_gpuMem_sprite_regs_regs_vFlip_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 77:16]
    node _io_gpuMem_sprite_regs_regs_offset_T = bits(spriteRegs.io.regs[0], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 78:33]
    node _io_gpuMem_sprite_regs_regs_offset_T_1 = bits(spriteRegs.io.regs[1], 8, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 78:48]
    wire io_gpuMem_sprite_regs_regs_offset_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect io_gpuMem_sprite_regs_regs_offset_vec.x, _io_gpuMem_sprite_regs_regs_offset_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect io_gpuMem_sprite_regs_regs_offset_vec.y, _io_gpuMem_sprite_regs_regs_offset_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect io_gpuMem_sprite_regs_regs.offset, io_gpuMem_sprite_regs_regs_offset_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 78:17]
    node _io_gpuMem_sprite_regs_regs_bank_T = bits(spriteRegs.io.regs[4], 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 79:25]
    connect io_gpuMem_sprite_regs_regs.bank, _io_gpuMem_sprite_regs_regs_bank_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 79:15]
    node _io_gpuMem_sprite_regs_regs_fixed_T = bits(spriteRegs.io.regs[5], 13, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 80:26]
    node _io_gpuMem_sprite_regs_regs_fixed_T_1 = orr(_io_gpuMem_sprite_regs_regs_fixed_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 80:35]
    connect io_gpuMem_sprite_regs_regs.fixed, _io_gpuMem_sprite_regs_regs_fixed_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteRegs.scala 80:16]
    connect io.gpuMem.sprite.regs, io_gpuMem_sprite_regs_regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 207:25]
    when vBlankRising : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 210:22]
      connect videoIrq, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 211:14]
      connect agalletIrq, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 212:16]
    else :
      node _T = eq(vBlank, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:32]
      reg REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
      connect REG, vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
      node _T_1 = and(_T, REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:35]
      when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 213:36]
        connect agalletIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 214:16]
    wire coin1 : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 230:17]
    regreset coin1_pulseCounterWrap_value : UInt<22>, clock, reset, UInt<22>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire coin1_pulseCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect coin1_pulseCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect coin1_pulseCounterWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when coin1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node coin1_pulseCounterWrap_wrap_wrap = eq(coin1_pulseCounterWrap_value, UInt<22>(0h30d3ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _coin1_pulseCounterWrap_wrap_value_T = add(coin1_pulseCounterWrap_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _coin1_pulseCounterWrap_wrap_value_T_1 = tail(_coin1_pulseCounterWrap_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect coin1_pulseCounterWrap_value, _coin1_pulseCounterWrap_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        when coin1_pulseCounterWrap_wrap_wrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:20]
          connect coin1_pulseCounterWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:28]
        connect coin1_pulseCounterWrap, coin1_pulseCounterWrap_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    reg coin1_s_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect coin1_s_REG, io.player[0].coin @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _coin1_s_T = eq(coin1_s_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _coin1_s_T_1 = and(io.player[0].coin, _coin1_s_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    regreset coin1_s_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 218:28]
    when coin1_pulseCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:17]
      connect coin1_s_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:29]
    else :
      when _coin1_s_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:54]
        connect coin1_s_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:66]
    connect coin1, coin1_s_enableReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 232:7]
    wire coin2 : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 230:17]
    regreset coin2_pulseCounterWrap_value : UInt<22>, clock, reset, UInt<22>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire coin2_pulseCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect coin2_pulseCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect coin2_pulseCounterWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when coin2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node coin2_pulseCounterWrap_wrap_wrap = eq(coin2_pulseCounterWrap_value, UInt<22>(0h30d3ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _coin2_pulseCounterWrap_wrap_value_T = add(coin2_pulseCounterWrap_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _coin2_pulseCounterWrap_wrap_value_T_1 = tail(_coin2_pulseCounterWrap_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect coin2_pulseCounterWrap_value, _coin2_pulseCounterWrap_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        when coin2_pulseCounterWrap_wrap_wrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:20]
          connect coin2_pulseCounterWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:28]
        connect coin2_pulseCounterWrap, coin2_pulseCounterWrap_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    reg coin2_s_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect coin2_s_REG, io.player[1].coin @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _coin2_s_T = eq(coin2_s_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _coin2_s_T_1 = and(io.player[1].coin, _coin2_s_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    regreset coin2_s_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 218:28]
    when coin2_pulseCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:17]
      connect coin2_s_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:29]
    else :
      when _coin2_s_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:54]
        connect coin2_s_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:66]
    connect coin2, coin2_s_enableReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 232:7]
    wire service : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 230:17]
    regreset service_pulseCounterWrap_value : UInt<27>, clock, reset, UInt<27>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire service_pulseCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect service_pulseCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect service_pulseCounterWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when service : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node service_pulseCounterWrap_wrap_wrap = eq(service_pulseCounterWrap_value, UInt<27>(0h4c4b3ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _service_pulseCounterWrap_wrap_value_T = add(service_pulseCounterWrap_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _service_pulseCounterWrap_wrap_value_T_1 = tail(_service_pulseCounterWrap_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect service_pulseCounterWrap_value, _service_pulseCounterWrap_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        when service_pulseCounterWrap_wrap_wrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:20]
          connect service_pulseCounterWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:28]
        connect service_pulseCounterWrap, service_pulseCounterWrap_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    reg service_s_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect service_s_REG, io.options.service @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _service_s_T = eq(service_s_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _service_s_T_1 = and(io.options.service, _service_s_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    regreset service_s_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 218:28]
    when service_pulseCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:17]
      connect service_s_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:29]
    else :
      when _service_s_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:54]
        connect service_s_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:66]
    connect service, service_s_enableReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 232:7]
    node _default1_T = not(service) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:37]
    node _default1_T_1 = not(coin1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:47]
    node _default1_T_2 = not(io.player[0].start) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:55]
    node _default1_T_3 = bits(io.player[0].buttons, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:91]
    node _default1_T_4 = not(_default1_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:73]
    node _default1_T_5 = not(io.player[0].right) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:99]
    node _default1_T_6 = not(io.player[0].left) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:117]
    node _default1_T_7 = not(io.player[0].down) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:134]
    node _default1_T_8 = not(io.player[0].up) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:151]
    node default1 = cat(UInt<6>(0h3f), _default1_T, _default1_T_1, _default1_T_2, _default1_T_4, _default1_T_5, _default1_T_6, _default1_T_7, _default1_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 447:23]
    node _default2_T = not(coin2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:66]
    node _default2_T_1 = not(io.player[1].start) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:74]
    node _default2_T_2 = bits(io.player[1].buttons, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:110]
    node _default2_T_3 = not(_default2_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:92]
    node _default2_T_4 = not(io.player[1].right) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:118]
    node _default2_T_5 = not(io.player[1].left) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:136]
    node _default2_T_6 = not(io.player[1].down) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:153]
    node _default2_T_7 = not(io.player[1].up) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:170]
    node default2 = cat(UInt<4>(0hf), eeprom.io.serial.sdo, UInt<2>(0h3), _default2_T, _default2_T_1, _default2_T_3, _default2_T_4, _default2_T_5, _default2_T_6, _default2_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 448:23]
    node _left_T = bits(io.player[1].buttons, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:44]
    node _left_T_1 = not(_left_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:26]
    node _left_T_2 = not(io.player[1].right) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:52]
    node _left_T_3 = not(io.player[1].left) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:70]
    node _left_T_4 = not(io.player[1].down) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:87]
    node _left_T_5 = not(io.player[1].up) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:104]
    node _left_T_6 = bits(io.player[0].buttons, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:137]
    node _left_T_7 = not(_left_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:119]
    node _left_T_8 = not(io.player[0].right) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:145]
    node _left_T_9 = not(io.player[0].left) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:163]
    node _left_T_10 = not(io.player[0].down) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:180]
    node _left_T_11 = not(io.player[0].up) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:197]
    node _left_T_12 = cat(_left_T_1, _left_T_2, _left_T_3, _left_T_4, _left_T_5, _left_T_7, _left_T_8, _left_T_9, _left_T_10, _left_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 451:25]
    node _left_T_13 = bits(io.player[1].buttons, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:47]
    node _left_T_14 = not(_left_T_13) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:29]
    node _left_T_15 = not(io.player[1].right) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:55]
    node _left_T_16 = not(io.player[1].left) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:73]
    node _left_T_17 = not(io.player[1].down) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:90]
    node _left_T_18 = not(io.player[1].up) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:107]
    node _left_T_19 = not(io.player[1].start) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:122]
    node _left_T_20 = bits(io.player[0].buttons, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:158]
    node _left_T_21 = not(_left_T_20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:140]
    node _left_T_22 = not(io.player[0].right) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:166]
    node _left_T_23 = not(io.player[0].left) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:184]
    node _left_T_24 = not(io.player[0].down) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:201]
    node _left_T_25 = not(io.player[0].up) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:218]
    node _left_T_26 = not(io.player[0].start) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:233]
    node _left_T_27 = cat(_left_T_14, _left_T_15, _left_T_16, _left_T_17, _left_T_18, _left_T_19, _left_T_21, _left_T_22, _left_T_23, _left_T_24, _left_T_25, _left_T_26) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 452:28]
    node _left_T_28 = eq(UInt<3>(0h6), io.gameIndex) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 450:46]
    node _left_T_29 = mux(_left_T_28, _left_T_12, default1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 450:46]
    node _left_T_30 = eq(UInt<3>(0h5), io.gameIndex) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 450:46]
    node input0 = mux(_left_T_30, _left_T_27, _left_T_29) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 450:46]
    node _right_T = not(io.player[1].start) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 456:43]
    node _right_T_1 = not(io.player[0].start) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 456:61]
    node _right_T_2 = not(service) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 456:87]
    node _right_T_3 = not(coin2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 456:97]
    node _right_T_4 = not(coin1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 456:105]
    node _right_T_5 = cat(UInt<6>(0h3f), _right_T, _right_T_1, UInt<1>(0h1), _right_T_2, _right_T_3, _right_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 456:25]
    node _right_T_6 = not(service) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 457:77]
    node _right_T_7 = not(coin2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 457:87]
    node _right_T_8 = not(coin1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 457:95]
    node _right_T_9 = cat(UInt<8>(0hff), eeprom.io.serial.sdo, UInt<4>(0hf), _right_T_6, _right_T_7, _right_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 457:28]
    node _right_T_10 = eq(UInt<3>(0h6), io.gameIndex) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 455:47]
    node _right_T_11 = mux(_right_T_10, _right_T_5, default2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 455:47]
    node _right_T_12 = eq(UInt<3>(0h5), io.gameIndex) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 455:47]
    node input1 = mux(_right_T_12, _right_T_9, _right_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 455:47]
    node _io_spriteFrameBufferSwap_T = eq(io.gameIndex, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 232:61]
    node _io_spriteFrameBufferSwap_T_1 = or(_io_spriteFrameBufferSwap_T, pauseReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 232:81]
    node _io_spriteFrameBufferSwap_T_2 = and(vBlankRising, _io_spriteFrameBufferSwap_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 232:44]
    connect io.spriteFrameBufferSwap, _io_spriteFrameBufferSwap_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 232:28]
    node addr = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
    node _offset_T = sub(addr, UInt<21>(0h110000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
    node offset = tail(_offset_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
    node _cs_T_3 = geq(addr, UInt<21>(0h110000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
    node _cs_T_4 = leq(addr, UInt<21>(0h1fffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
    node cs_1 = and(_cs_T_3, _cs_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
    node _T_2 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
    when _T_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
      connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
    connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
    connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
    when cs_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
      when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
        connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
      else :
        when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
          skip
      connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
    node _T_3 = eq(io.gameIndex, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 267:21]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 267:42]
      node addr_1 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_1 = sub(addr_1, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_1 = tail(_offset_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_5 = geq(addr_1, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_6 = leq(addr_1, UInt<20>(0hfffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_2 = and(_cs_T_5, _cs_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_4 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_progRom_rd_T = and(cs_2, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:20]
      connect io.progRom.rd, _io_progRom_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:14]
      node _io_progRom_addr_T = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 268:56]
      connect io.progRom.addr, _io_progRom_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 129:16]
      node _T_5 = and(cs_2, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:15]
      node _T_6 = and(_T_5, io.progRom.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:25]
      when _T_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:39]
        connect dinReg, io.progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 131:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 132:18]
      node addr_2 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_2 = sub(addr_2, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_2 = tail(_offset_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_7 = geq(addr_2, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_8 = leq(addr_2, UInt<21>(0h10ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_3 = and(_cs_T_7, _cs_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_7 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _mainRam_io_rd_T = and(cs_3, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect mainRam.io.rd, _mainRam_io_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _mainRam_io_wr_T = and(cs_3, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect mainRam.io.wr, _mainRam_io_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect mainRam.io.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _mainRam_io_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect mainRam.io.mask, _mainRam_io_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect mainRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, mainRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_3 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_3 = sub(addr_3, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_3 = tail(_offset_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_9 = geq(addr_3, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_10 = leq(addr_3, UInt<22>(0h300003)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_4 = and(_cs_T_9, _cs_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_8 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_ymz_rd_T = and(cs_4, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect io.soundCtrl.ymz.rd, _io_soundCtrl_ymz_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _io_soundCtrl_ymz_wr_T = and(cs_4, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect io.soundCtrl.ymz.wr, _io_soundCtrl_ymz_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect io.soundCtrl.ymz.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _io_soundCtrl_ymz_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect io.soundCtrl.ymz.mask, _io_soundCtrl_ymz_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect io.soundCtrl.ymz.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, io.soundCtrl.ymz.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_4 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_4 = sub(addr_4, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_4 = tail(_offset_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_11 = geq(addr_4, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_12 = leq(addr_4, UInt<23>(0h40ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_5 = and(_cs_T_11, _cs_T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_9 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_9 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _spriteRam_io_portA_rd_T = and(cs_5, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect spriteRam.io.portA.rd, _spriteRam_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _spriteRam_io_portA_wr_T = and(cs_5, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect spriteRam.io.portA.wr, _spriteRam_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect spriteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _spriteRam_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect spriteRam.io.portA.mask, _spriteRam_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect spriteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, spriteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_5 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_5 = sub(addr_5, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_5 = tail(_offset_T_5, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_13 = geq(addr_5, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_14 = leq(addr_5, UInt<23>(0h500fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_6 = and(_cs_T_13, _cs_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_10 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_0_io_portA_rd_T = and(cs_6, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_0.io.portA.rd, _vram16x16_0_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_0_io_portA_wr_T = and(cs_6, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_0.io.portA.wr, _vram16x16_0_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_0_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_0.io.portA.mask, _vram16x16_0_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_6 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_6 = sub(addr_6, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_6 = tail(_offset_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_15 = geq(addr_6, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_16 = leq(addr_6, UInt<23>(0h5017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_7 = and(_cs_T_15, _cs_T_16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_11 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_0_io_portA_rd_T = and(cs_7, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_0.io.portA.rd, _lineRam_0_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_0_io_portA_wr_T = and(cs_7, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_0.io.portA.wr, _lineRam_0_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_0_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_0.io.portA.mask, _lineRam_0_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_7 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_7 = sub(addr_7, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_7 = tail(_offset_T_7, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_17 = geq(addr_7, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_18 = leq(addr_7, UInt<23>(0h503fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_8 = and(_cs_T_17, _cs_T_18) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_12 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_8 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_8 = sub(addr_8, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_8 = tail(_offset_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_19 = geq(addr_8, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_20 = leq(addr_8, UInt<23>(0h507fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_9 = and(_cs_T_19, _cs_T_20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_13 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_0_io_portA_rd_T = and(cs_9, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_0.io.portA.rd, _vram8x8_0_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_0_io_portA_wr_T = and(cs_9, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_0.io.portA.wr, _vram8x8_0_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_0_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_0.io.portA.mask, _vram8x8_0_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_9 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_9 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_9 = sub(addr_9, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_9 = tail(_offset_T_9, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_21 = geq(addr_9, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_22 = leq(addr_9, UInt<23>(0h50ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_10 = and(_cs_T_21, _cs_T_22) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_14 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_1 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_1, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_10 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_10 = sub(addr_10, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_10 = tail(_offset_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_23 = geq(addr_10, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_24 = leq(addr_10, UInt<23>(0h600fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_11 = and(_cs_T_23, _cs_T_24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_15 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_1_io_portA_rd_T = and(cs_11, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_1.io.portA.rd, _vram16x16_1_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_1_io_portA_wr_T = and(cs_11, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_1.io.portA.wr, _vram16x16_1_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_1_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_1.io.portA.mask, _vram16x16_1_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_11 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_11 = sub(addr_11, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_11 = tail(_offset_T_11, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_25 = geq(addr_11, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_26 = leq(addr_11, UInt<23>(0h6017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_12 = and(_cs_T_25, _cs_T_26) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_16 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_1_io_portA_rd_T = and(cs_12, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_1.io.portA.rd, _lineRam_1_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_1_io_portA_wr_T = and(cs_12, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_1.io.portA.wr, _lineRam_1_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_1_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_1.io.portA.mask, _lineRam_1_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_12 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_12 = sub(addr_12, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_12 = tail(_offset_T_12, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_27 = geq(addr_12, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_28 = leq(addr_12, UInt<23>(0h603fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_13 = and(_cs_T_27, _cs_T_28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_17 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_2 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_2, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_13 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_13 = sub(addr_13, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_13 = tail(_offset_T_13, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_29 = geq(addr_13, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_30 = leq(addr_13, UInt<23>(0h607fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_14 = and(_cs_T_29, _cs_T_30) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_18 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_18 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_1_io_portA_rd_T = and(cs_14, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_1.io.portA.rd, _vram8x8_1_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_1_io_portA_wr_T = and(cs_14, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_1.io.portA.wr, _vram8x8_1_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_1_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_1.io.portA.mask, _vram8x8_1_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_14 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_14 = sub(addr_14, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_14 = tail(_offset_T_14, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_31 = geq(addr_14, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_32 = leq(addr_14, UInt<23>(0h60ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_15 = and(_cs_T_31, _cs_T_32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_19 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_19 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_3 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_3, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_15 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_15 = sub(addr_15, UInt<23>(0h708000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_15 = tail(_offset_T_15, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_33 = geq(addr_15, UInt<23>(0h708000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_34 = leq(addr_15, UInt<23>(0h708fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_16 = and(_cs_T_33, _cs_T_34) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_20 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_20 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _paletteRam_io_portA_rd_T = and(cs_16, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect paletteRam.io.portA.rd, _paletteRam_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _paletteRam_io_portA_wr_T = and(cs_16, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect paletteRam.io.portA.wr, _paletteRam_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      node _paletteRam_io_portA_addr_T = bits(cpu.io.addr, 10, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 274:72]
      connect paletteRam.io.portA.addr, _paletteRam_io_portA_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _paletteRam_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect paletteRam.io.portA.mask, _paletteRam_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect paletteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, paletteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_16 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_16 = sub(addr_16, UInt<23>(0h710c12)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_16 = tail(_offset_T_16, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_35 = geq(addr_16, UInt<23>(0h710c12)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_36 = leq(addr_16, UInt<23>(0h710c1f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_17 = and(_cs_T_35, _cs_T_36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_21 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_21 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_17 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_17 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_17 = sub(addr_17, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_17 = tail(_offset_T_17, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_37 = geq(addr_17, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_38 = leq(addr_17, UInt<24>(0h800007)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_18 = and(_cs_T_37, _cs_T_38) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_22 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_22 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_23 = and(cs_18, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_23 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        node _dinReg_a_T = eq(offset_17, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:20]
        node dinReg_a = and(_dinReg_a_T, agalletIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:28]
        node _dinReg_T = eq(offset_17, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:17]
        when _dinReg_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:26]
          connect videoIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:37]
        node _dinReg_T_1 = eq(offset_17, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:17]
        when _dinReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:26]
          connect unknownIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:39]
        node _dinReg_T_2 = eq(dinReg_a, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:9]
        node _dinReg_T_3 = eq(unknownIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:13]
        node _dinReg_T_4 = eq(videoIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:17]
        node _dinReg_T_5 = cat(_dinReg_T_2, _dinReg_T_3, _dinReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:8]
        connect dinReg, _dinReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_18 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_18 = sub(addr_18, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_18 = tail(_offset_T_18, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_39 = geq(addr_18, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_40 = leq(addr_18, UInt<24>(0h80000f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_19 = and(_cs_T_39, _cs_T_40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_24 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_24 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      wire mem : { wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 303:19]
      connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 304:8]
      connect spriteRegs.io.mem.wr, mem.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 305:8]
      connect spriteRegs.io.mem.addr, mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 306:10]
      connect spriteRegs.io.mem.mask, mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 307:10]
      connect spriteRegs.io.mem.din, mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 308:9]
      node _mem_wr_T = and(cs_19, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect mem.wr, _mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _mem_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect mem.mask, _mem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_25 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_26 = and(cs_19, _T_25) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_26 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_19 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_19 = sub(addr_19, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_19 = tail(_offset_T_19, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_41 = geq(addr_19, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_42 = leq(addr_19, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_20 = and(_cs_T_41, _cs_T_42) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_27 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_27 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_28 = and(cs_20, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_28 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.spriteFrameBufferSwap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 258:68]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_20 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_20 = sub(addr_20, UInt<24>(0h80000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_20 = tail(_offset_T_20, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_43 = geq(addr_20, UInt<24>(0h80000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_44 = leq(addr_20, UInt<24>(0h80007f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_21 = and(_cs_T_43, _cs_T_44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_29 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_29 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_21 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_21 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_21 = sub(addr_21, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_21 = tail(_offset_T_21, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_45 = geq(addr_21, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_46 = leq(addr_21, UInt<24>(0h900005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_22 = and(_cs_T_45, _cs_T_46) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_30 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_30 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_0_io_mem_rd_T = and(cs_22, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_0.io.mem.rd, _layerRegs_0_io_mem_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_0_io_mem_wr_T = and(cs_22, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_0.io.mem.wr, _layerRegs_0_io_mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_0.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_0_io_mem_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_0.io.mem.mask, _layerRegs_0_io_mem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_0.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_22 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_0.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_22 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_22 = sub(addr_22, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_22 = tail(_offset_T_22, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_47 = geq(addr_22, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_48 = leq(addr_22, UInt<24>(0ha00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_23 = and(_cs_T_47, _cs_T_48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_31 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_31 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_1_io_mem_rd_T = and(cs_23, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_1.io.mem.rd, _layerRegs_1_io_mem_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_1_io_mem_wr_T = and(cs_23, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_1.io.mem.wr, _layerRegs_1_io_mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_1.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_1_io_mem_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_1.io.mem.mask, _layerRegs_1_io_mem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_1.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_23 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_1.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_23 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_23 = sub(addr_23, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_23 = tail(_offset_T_23, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_49 = geq(addr_23, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_50 = leq(addr_23, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_24 = and(_cs_T_49, _cs_T_50) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_32 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_32 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_33 = and(cs_24, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_33 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_24 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_24 = sub(addr_24, UInt<24>(0hb00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_24 = tail(_offset_T_24, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_51 = geq(addr_24, UInt<24>(0hb00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_52 = leq(addr_24, UInt<24>(0hb00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_25 = and(_cs_T_51, _cs_T_52) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_34 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_34 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_35 = and(cs_25, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_35 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_25 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_25 = sub(addr_25, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_25 = tail(_offset_T_25, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_53 = geq(addr_25, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_54 = leq(addr_25, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_26 = and(_cs_T_53, _cs_T_54) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_36 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_36 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _eepromMem_wr_T = and(cs_26, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect eepromMem.wr, _eepromMem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect eepromMem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _eepromMem_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect eepromMem.mask, _eepromMem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect eepromMem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_37 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_38 = and(cs_26, _T_37) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_38 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
    node _T_39 = eq(io.gameIndex, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 285:21]
    when _T_39 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 285:42]
      node addr_26 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_26 = sub(addr_26, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_26 = tail(_offset_T_26, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_55 = geq(addr_26, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_56 = leq(addr_26, UInt<19>(0h7ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_27 = and(_cs_T_55, _cs_T_56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_40 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_40 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_progRom_rd_T_1 = and(cs_27, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:20]
      connect io.progRom.rd, _io_progRom_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:14]
      node _io_progRom_addr_T_1 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 286:56]
      connect io.progRom.addr, _io_progRom_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 129:16]
      node _T_41 = and(cs_27, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:15]
      node _T_42 = and(_T_41, io.progRom.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:25]
      when _T_42 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:39]
        connect dinReg, io.progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 131:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 132:18]
      node addr_27 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_27 = sub(addr_27, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_27 = tail(_offset_T_27, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_57 = geq(addr_27, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_58 = leq(addr_27, UInt<21>(0h10ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_28 = and(_cs_T_57, _cs_T_58) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_43 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_43 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _mainRam_io_rd_T_1 = and(cs_28, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect mainRam.io.rd, _mainRam_io_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _mainRam_io_wr_T_1 = and(cs_28, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect mainRam.io.wr, _mainRam_io_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect mainRam.io.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _mainRam_io_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect mainRam.io.mask, _mainRam_io_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect mainRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_28 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, mainRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_28 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_28 = sub(addr_28, UInt<22>(0h200000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_28 = tail(_offset_T_28, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_59 = geq(addr_28, UInt<22>(0h200000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_60 = leq(addr_28, UInt<22>(0h200fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_29 = and(_cs_T_59, _cs_T_60) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_44 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_44 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_1_io_portA_rd_T_1 = and(cs_29, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_1.io.portA.rd, _vram16x16_1_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_1_io_portA_wr_T_1 = and(cs_29, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_1.io.portA.wr, _vram16x16_1_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_1_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_1.io.portA.mask, _vram16x16_1_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_29 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_29 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_29 = sub(addr_29, UInt<22>(0h201000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_29 = tail(_offset_T_29, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_61 = geq(addr_29, UInt<22>(0h201000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_62 = leq(addr_29, UInt<22>(0h2017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_30 = and(_cs_T_61, _cs_T_62) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_45 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_45 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_1_io_portA_rd_T_1 = and(cs_30, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_1.io.portA.rd, _lineRam_1_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_1_io_portA_wr_T_1 = and(cs_30, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_1.io.portA.wr, _lineRam_1_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_1_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_1.io.portA.mask, _lineRam_1_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_30 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_30 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_30 = sub(addr_30, UInt<22>(0h201800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_30 = tail(_offset_T_30, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_63 = geq(addr_30, UInt<22>(0h201800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_64 = leq(addr_30, UInt<22>(0h203fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_31 = and(_cs_T_63, _cs_T_64) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_46 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_46 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_4 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_31 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_4, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_31 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_31 = sub(addr_31, UInt<22>(0h204000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_31 = tail(_offset_T_31, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_65 = geq(addr_31, UInt<22>(0h204000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_66 = leq(addr_31, UInt<22>(0h207fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_32 = and(_cs_T_65, _cs_T_66) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_47 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_47 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_1_io_portA_rd_T_1 = and(cs_32, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_1.io.portA.rd, _vram8x8_1_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_1_io_portA_wr_T_1 = and(cs_32, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_1.io.portA.wr, _vram8x8_1_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_1_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_1.io.portA.mask, _vram8x8_1_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_32 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_32 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_32 = sub(addr_32, UInt<22>(0h208000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_32 = tail(_offset_T_32, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_67 = geq(addr_32, UInt<22>(0h208000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_68 = leq(addr_32, UInt<22>(0h20ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_33 = and(_cs_T_67, _cs_T_68) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_48 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_48 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_5 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_33 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_5, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_33 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_33 = sub(addr_33, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_33 = tail(_offset_T_33, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_69 = geq(addr_33, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_70 = leq(addr_33, UInt<22>(0h300fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_34 = and(_cs_T_69, _cs_T_70) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_49 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_49 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_0_io_portA_rd_T_1 = and(cs_34, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_0.io.portA.rd, _vram16x16_0_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_0_io_portA_wr_T_1 = and(cs_34, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_0.io.portA.wr, _vram16x16_0_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_0_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_0.io.portA.mask, _vram16x16_0_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_34 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_34 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_34 = sub(addr_34, UInt<22>(0h301000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_34 = tail(_offset_T_34, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_71 = geq(addr_34, UInt<22>(0h301000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_72 = leq(addr_34, UInt<22>(0h3017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_35 = and(_cs_T_71, _cs_T_72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_50 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_50 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_0_io_portA_rd_T_1 = and(cs_35, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_0.io.portA.rd, _lineRam_0_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_0_io_portA_wr_T_1 = and(cs_35, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_0.io.portA.wr, _lineRam_0_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_0_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_0.io.portA.mask, _lineRam_0_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_35 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_35 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_35 = sub(addr_35, UInt<22>(0h301800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_35 = tail(_offset_T_35, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_73 = geq(addr_35, UInt<22>(0h301800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_74 = leq(addr_35, UInt<22>(0h303fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_36 = and(_cs_T_73, _cs_T_74) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_51 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_51 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_6 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_36 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_6, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_36 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_36 = sub(addr_36, UInt<22>(0h304000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_36 = tail(_offset_T_36, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_75 = geq(addr_36, UInt<22>(0h304000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_76 = leq(addr_36, UInt<22>(0h307fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_37 = and(_cs_T_75, _cs_T_76) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_52 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_52 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_0_io_portA_rd_T_1 = and(cs_37, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_0.io.portA.rd, _vram8x8_0_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_0_io_portA_wr_T_1 = and(cs_37, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_0.io.portA.wr, _vram8x8_0_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_0_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_0.io.portA.mask, _vram8x8_0_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_37 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_37 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_37 = sub(addr_37, UInt<22>(0h308000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_37 = tail(_offset_T_37, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_77 = geq(addr_37, UInt<22>(0h308000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_78 = leq(addr_37, UInt<22>(0h30ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_38 = and(_cs_T_77, _cs_T_78) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_53 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_53 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_7 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_38 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_7, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_38 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_38 = sub(addr_38, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_38 = tail(_offset_T_38, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_79 = geq(addr_38, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_80 = leq(addr_38, UInt<23>(0h40ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_39 = and(_cs_T_79, _cs_T_80) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_54 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_54 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_2_io_portA_rd_T = and(cs_39, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_2.io.portA.rd, _vram8x8_2_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_2_io_portA_wr_T = and(cs_39, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_2.io.portA.wr, _vram8x8_2_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      node _vram8x8_2_io_portA_addr_T = bits(cpu.io.addr, 12, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 290:72]
      connect vram8x8_2.io.portA.addr, _vram8x8_2_io_portA_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_2_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_2.io.portA.mask, _vram8x8_2_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_39 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_39 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_39 = sub(addr_39, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_39 = tail(_offset_T_39, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_81 = geq(addr_39, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_82 = leq(addr_39, UInt<23>(0h50ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_40 = and(_cs_T_81, _cs_T_82) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_55 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_55 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _spriteRam_io_portA_rd_T_1 = and(cs_40, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect spriteRam.io.portA.rd, _spriteRam_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _spriteRam_io_portA_wr_T_1 = and(cs_40, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect spriteRam.io.portA.wr, _spriteRam_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect spriteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _spriteRam_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect spriteRam.io.portA.mask, _spriteRam_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect spriteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_40 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, spriteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_40 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_40 = sub(addr_40, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_40 = tail(_offset_T_40, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_83 = geq(addr_40, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_84 = leq(addr_40, UInt<23>(0h600005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_41 = and(_cs_T_83, _cs_T_84) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_56 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_56 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_1_io_mem_rd_T_1 = and(cs_41, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_1.io.mem.rd, _layerRegs_1_io_mem_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_1_io_mem_wr_T_1 = and(cs_41, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_1.io.mem.wr, _layerRegs_1_io_mem_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_1.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_1_io_mem_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_1.io.mem.mask, _layerRegs_1_io_mem_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_1.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_41 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_1.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_41 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_41 = sub(addr_41, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_41 = tail(_offset_T_41, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_85 = geq(addr_41, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_86 = leq(addr_41, UInt<23>(0h700005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_42 = and(_cs_T_85, _cs_T_86) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_57 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_57 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_0_io_mem_rd_T_1 = and(cs_42, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_0.io.mem.rd, _layerRegs_0_io_mem_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_0_io_mem_wr_T_1 = and(cs_42, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_0.io.mem.wr, _layerRegs_0_io_mem_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_0.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_0_io_mem_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_0.io.mem.mask, _layerRegs_0_io_mem_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_0.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_42 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_0.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_42 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_42 = sub(addr_42, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_42 = tail(_offset_T_42, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_87 = geq(addr_42, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_88 = leq(addr_42, UInt<24>(0h800005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_43 = and(_cs_T_87, _cs_T_88) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_58 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_58 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_2_io_mem_rd_T = and(cs_43, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_2.io.mem.rd, _layerRegs_2_io_mem_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_2_io_mem_wr_T = and(cs_43, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_2.io.mem.wr, _layerRegs_2_io_mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_2.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_2_io_mem_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_2.io.mem.mask, _layerRegs_2_io_mem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_2.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_43 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_2.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_43 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_43 = sub(addr_43, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_43 = tail(_offset_T_43, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_89 = geq(addr_43, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_90 = leq(addr_43, UInt<24>(0h900007)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_44 = and(_cs_T_89, _cs_T_90) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_59 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_59 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_60 = and(cs_44, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_60 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        node _dinReg_a_T_1 = eq(offset_43, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:20]
        node dinReg_a_1 = and(_dinReg_a_T_1, agalletIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:28]
        node _dinReg_T_6 = eq(offset_43, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:17]
        when _dinReg_T_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:26]
          connect videoIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:37]
        node _dinReg_T_7 = eq(offset_43, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:17]
        when _dinReg_T_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:26]
          connect unknownIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:39]
        node _dinReg_T_8 = eq(dinReg_a_1, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:9]
        node _dinReg_T_9 = eq(unknownIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:13]
        node _dinReg_T_10 = eq(videoIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:17]
        node _dinReg_T_11 = cat(_dinReg_T_8, _dinReg_T_9, _dinReg_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:8]
        connect dinReg, _dinReg_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_44 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_44 = sub(addr_44, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_44 = tail(_offset_T_44, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_91 = geq(addr_44, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_92 = leq(addr_44, UInt<24>(0h90000f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_45 = and(_cs_T_91, _cs_T_92) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_61 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_61 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      wire mem_1 : { wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 303:19]
      connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 304:8]
      connect spriteRegs.io.mem.wr, mem_1.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 305:8]
      connect spriteRegs.io.mem.addr, mem_1.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 306:10]
      connect spriteRegs.io.mem.mask, mem_1.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 307:10]
      connect spriteRegs.io.mem.din, mem_1.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 308:9]
      node _mem_wr_T_1 = and(cs_45, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect mem_1.wr, _mem_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect mem_1.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _mem_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect mem_1.mask, _mem_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect mem_1.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_62 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_63 = and(cs_45, _T_62) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_63 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_45 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_45 = sub(addr_45, UInt<24>(0h900008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_45 = tail(_offset_T_45, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_93 = geq(addr_45, UInt<24>(0h900008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_94 = leq(addr_45, UInt<24>(0h900008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_46 = and(_cs_T_93, _cs_T_94) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_64 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_64 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_65 = and(cs_46, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_65 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.spriteFrameBufferSwap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 258:68]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_46 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_46 = sub(addr_46, UInt<24>(0h90000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_46 = tail(_offset_T_46, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_95 = geq(addr_46, UInt<24>(0h90000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_96 = leq(addr_46, UInt<24>(0h90007f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_47 = and(_cs_T_95, _cs_T_96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_66 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_66 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_47 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_47 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_47 = sub(addr_47, UInt<24>(0ha08000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_47 = tail(_offset_T_47, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_97 = geq(addr_47, UInt<24>(0ha08000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_98 = leq(addr_47, UInt<24>(0ha08fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_48 = and(_cs_T_97, _cs_T_98) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_67 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_67 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _paletteRam_io_portA_rd_T_1 = and(cs_48, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect paletteRam.io.portA.rd, _paletteRam_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _paletteRam_io_portA_wr_T_1 = and(cs_48, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect paletteRam.io.portA.wr, _paletteRam_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      node _paletteRam_io_portA_addr_T_1 = bits(cpu.io.addr, 10, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 296:72]
      connect paletteRam.io.portA.addr, _paletteRam_io_portA_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _paletteRam_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect paletteRam.io.portA.mask, _paletteRam_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect paletteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_48 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, paletteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_48 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_48 = sub(addr_48, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_48 = tail(_offset_T_48, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_99 = geq(addr_48, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_100 = leq(addr_48, UInt<24>(0hb00003)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_49 = and(_cs_T_99, _cs_T_100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_68 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_68 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_oki_0_rd_T = and(cs_49, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect io.soundCtrl.oki[0].rd, _io_soundCtrl_oki_0_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _io_soundCtrl_oki_0_wr_T = and(cs_49, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect io.soundCtrl.oki[0].wr, _io_soundCtrl_oki_0_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect io.soundCtrl.oki[0].addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _io_soundCtrl_oki_0_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect io.soundCtrl.oki[0].mask, _io_soundCtrl_oki_0_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect io.soundCtrl.oki[0].din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_49 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, io.soundCtrl.oki[0].dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_49 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_49 = sub(addr_49, UInt<24>(0hb00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_49 = tail(_offset_T_49, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_101 = geq(addr_49, UInt<24>(0hb00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_102 = leq(addr_49, UInt<24>(0hb00013)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_50 = and(_cs_T_101, _cs_T_102) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_69 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_69 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_oki_1_rd_T = and(cs_50, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect io.soundCtrl.oki[1].rd, _io_soundCtrl_oki_1_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _io_soundCtrl_oki_1_wr_T = and(cs_50, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect io.soundCtrl.oki[1].wr, _io_soundCtrl_oki_1_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect io.soundCtrl.oki[1].addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _io_soundCtrl_oki_1_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect io.soundCtrl.oki[1].mask, _io_soundCtrl_oki_1_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect io.soundCtrl.oki[1].din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_50 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, io.soundCtrl.oki[1].dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_50 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_50 = sub(addr_50, UInt<24>(0hb00020)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_50 = tail(_offset_T_50, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_103 = geq(addr_50, UInt<24>(0hb00020)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_104 = leq(addr_50, UInt<24>(0hb0002f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_51 = and(_cs_T_103, _cs_T_104) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_70 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_70 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_nmk_wr_T = and(cs_51, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect io.soundCtrl.nmk.wr, _io_soundCtrl_nmk_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect io.soundCtrl.nmk.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _io_soundCtrl_nmk_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect io.soundCtrl.nmk.mask, _io_soundCtrl_nmk_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect io.soundCtrl.nmk.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_71 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_72 = and(cs_51, _T_71) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_72 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_51 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_51 = sub(addr_51, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_51 = tail(_offset_T_51, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_105 = geq(addr_51, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_106 = leq(addr_51, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_52 = and(_cs_T_105, _cs_T_106) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_73 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_73 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_74 = and(cs_52, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_74 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_52 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_52 = sub(addr_52, UInt<24>(0hc00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_52 = tail(_offset_T_52, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_107 = geq(addr_52, UInt<24>(0hc00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_108 = leq(addr_52, UInt<24>(0hc00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_53 = and(_cs_T_107, _cs_T_108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_75 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_75 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_76 = and(cs_53, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_76 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_53 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_53 = sub(addr_53, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_53 = tail(_offset_T_53, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_109 = geq(addr_53, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_110 = leq(addr_53, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_54 = and(_cs_T_109, _cs_T_110) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_77 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_77 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _eepromMem_wr_T_1 = and(cs_54, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect eepromMem.wr, _eepromMem_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect eepromMem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _eepromMem_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect eepromMem.mask, _eepromMem_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect eepromMem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_78 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_79 = and(cs_54, _T_78) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_79 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
    node _T_80 = eq(io.gameIndex, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 306:21]
    when _T_80 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 306:42]
      node addr_54 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_54 = sub(addr_54, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_54 = tail(_offset_T_54, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_111 = geq(addr_54, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_112 = leq(addr_54, UInt<20>(0hfffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_55 = and(_cs_T_111, _cs_T_112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_81 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_81 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_progRom_rd_T_2 = and(cs_55, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:20]
      connect io.progRom.rd, _io_progRom_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:14]
      node _io_progRom_addr_T_2 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 307:56]
      connect io.progRom.addr, _io_progRom_addr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 129:16]
      node _T_82 = and(cs_55, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:15]
      node _T_83 = and(_T_82, io.progRom.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:25]
      when _T_83 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:39]
        connect dinReg, io.progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 131:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 132:18]
      node addr_55 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_55 = sub(addr_55, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_55 = tail(_offset_T_55, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_113 = geq(addr_55, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_114 = leq(addr_55, UInt<21>(0h10ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_56 = and(_cs_T_113, _cs_T_114) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_84 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_84 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _mainRam_io_rd_T_2 = and(cs_56, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect mainRam.io.rd, _mainRam_io_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _mainRam_io_wr_T_2 = and(cs_56, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect mainRam.io.wr, _mainRam_io_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect mainRam.io.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _mainRam_io_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect mainRam.io.mask, _mainRam_io_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect mainRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_56 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, mainRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_56 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_56 = sub(addr_56, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_56 = tail(_offset_T_56, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_115 = geq(addr_56, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_116 = leq(addr_56, UInt<22>(0h300003)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_57 = and(_cs_T_115, _cs_T_116) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_85 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_85 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_ymz_rd_T_1 = and(cs_57, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect io.soundCtrl.ymz.rd, _io_soundCtrl_ymz_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _io_soundCtrl_ymz_wr_T_1 = and(cs_57, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect io.soundCtrl.ymz.wr, _io_soundCtrl_ymz_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect io.soundCtrl.ymz.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _io_soundCtrl_ymz_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect io.soundCtrl.ymz.mask, _io_soundCtrl_ymz_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect io.soundCtrl.ymz.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_57 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, io.soundCtrl.ymz.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_57 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_57 = sub(addr_57, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_57 = tail(_offset_T_57, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_117 = geq(addr_57, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_118 = leq(addr_57, UInt<23>(0h40ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_58 = and(_cs_T_117, _cs_T_118) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_86 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_86 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _spriteRam_io_portA_rd_T_2 = and(cs_58, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect spriteRam.io.portA.rd, _spriteRam_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _spriteRam_io_portA_wr_T_2 = and(cs_58, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect spriteRam.io.portA.wr, _spriteRam_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect spriteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _spriteRam_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect spriteRam.io.portA.mask, _spriteRam_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect spriteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_58 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, spriteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_58 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_58 = sub(addr_58, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_58 = tail(_offset_T_58, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_119 = geq(addr_58, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_120 = leq(addr_58, UInt<23>(0h500fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_59 = and(_cs_T_119, _cs_T_120) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_87 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_87 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_0_io_portA_rd_T_2 = and(cs_59, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_0.io.portA.rd, _vram16x16_0_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_0_io_portA_wr_T_2 = and(cs_59, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_0.io.portA.wr, _vram16x16_0_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_0_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_0.io.portA.mask, _vram16x16_0_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_59 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_59 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_59 = sub(addr_59, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_59 = tail(_offset_T_59, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_121 = geq(addr_59, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_122 = leq(addr_59, UInt<23>(0h5017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_60 = and(_cs_T_121, _cs_T_122) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_88 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_88 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_0_io_portA_rd_T_2 = and(cs_60, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_0.io.portA.rd, _lineRam_0_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_0_io_portA_wr_T_2 = and(cs_60, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_0.io.portA.wr, _lineRam_0_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_0_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_0.io.portA.mask, _lineRam_0_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_60 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_60 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_60 = sub(addr_60, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_60 = tail(_offset_T_60, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_123 = geq(addr_60, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_124 = leq(addr_60, UInt<23>(0h503fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_61 = and(_cs_T_123, _cs_T_124) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_89 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_89 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_8 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_61 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_8, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_61 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_61 = sub(addr_61, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_61 = tail(_offset_T_61, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_125 = geq(addr_61, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_126 = leq(addr_61, UInt<23>(0h507fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_62 = and(_cs_T_125, _cs_T_126) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_90 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_90 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_0_io_portA_rd_T_2 = and(cs_62, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_0.io.portA.rd, _vram8x8_0_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_0_io_portA_wr_T_2 = and(cs_62, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_0.io.portA.wr, _vram8x8_0_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_0_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_0.io.portA.mask, _vram8x8_0_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_62 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_62 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_62 = sub(addr_62, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_62 = tail(_offset_T_62, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_127 = geq(addr_62, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_128 = leq(addr_62, UInt<23>(0h50ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_63 = and(_cs_T_127, _cs_T_128) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_91 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_91 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_9 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_63 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_9, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_63 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_63 = sub(addr_63, UInt<23>(0h5fff00)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_63 = tail(_offset_T_63, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_129 = geq(addr_63, UInt<23>(0h5fff00)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_130 = leq(addr_63, UInt<23>(0h5fffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_64 = and(_cs_T_129, _cs_T_130) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_92 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_92 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_93 = and(cs_64, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_93 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_64 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_64 = sub(addr_64, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_64 = tail(_offset_T_64, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_131 = geq(addr_64, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_132 = leq(addr_64, UInt<23>(0h600fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_65 = and(_cs_T_131, _cs_T_132) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_94 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_94 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_1_io_portA_rd_T_2 = and(cs_65, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_1.io.portA.rd, _vram16x16_1_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_1_io_portA_wr_T_2 = and(cs_65, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_1.io.portA.wr, _vram16x16_1_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_1_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_1.io.portA.mask, _vram16x16_1_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_65 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_65 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_65 = sub(addr_65, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_65 = tail(_offset_T_65, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_133 = geq(addr_65, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_134 = leq(addr_65, UInt<23>(0h6017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_66 = and(_cs_T_133, _cs_T_134) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_95 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_95 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_1_io_portA_rd_T_2 = and(cs_66, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_1.io.portA.rd, _lineRam_1_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_1_io_portA_wr_T_2 = and(cs_66, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_1.io.portA.wr, _lineRam_1_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_1_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_1.io.portA.mask, _lineRam_1_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_66 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_66 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_66 = sub(addr_66, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_66 = tail(_offset_T_66, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_135 = geq(addr_66, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_136 = leq(addr_66, UInt<23>(0h603fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_67 = and(_cs_T_135, _cs_T_136) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_96 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_96 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_10 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_67 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_10, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_67 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_67 = sub(addr_67, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_67 = tail(_offset_T_67, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_137 = geq(addr_67, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_138 = leq(addr_67, UInt<23>(0h607fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_68 = and(_cs_T_137, _cs_T_138) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_97 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_97 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_1_io_portA_rd_T_2 = and(cs_68, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_1.io.portA.rd, _vram8x8_1_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_1_io_portA_wr_T_2 = and(cs_68, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_1.io.portA.wr, _vram8x8_1_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_1_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_1.io.portA.mask, _vram8x8_1_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_68 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_68 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_68 = sub(addr_68, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_68 = tail(_offset_T_68, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_139 = geq(addr_68, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_140 = leq(addr_68, UInt<23>(0h60ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_69 = and(_cs_T_139, _cs_T_140) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_98 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_98 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_11 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_69 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_11, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_69 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_69 = sub(addr_69, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_69 = tail(_offset_T_69, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_141 = geq(addr_69, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_142 = leq(addr_69, UInt<23>(0h70ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_70 = and(_cs_T_141, _cs_T_142) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_99 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_99 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_2_io_portA_rd_T_1 = and(cs_70, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_2.io.portA.rd, _vram8x8_2_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_2_io_portA_wr_T_1 = and(cs_70, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_2.io.portA.wr, _vram8x8_2_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      node _vram8x8_2_io_portA_addr_T_1 = bits(cpu.io.addr, 12, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 314:72]
      connect vram8x8_2.io.portA.addr, _vram8x8_2_io_portA_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_2_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_2.io.portA.mask, _vram8x8_2_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_70 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_70 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_70 = sub(addr_70, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_70 = tail(_offset_T_70, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_143 = geq(addr_70, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_144 = leq(addr_70, UInt<24>(0h800007)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_71 = and(_cs_T_143, _cs_T_144) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_100 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_100 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_101 = and(cs_71, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_101 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        node _dinReg_a_T_2 = eq(offset_70, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:20]
        node dinReg_a_2 = and(_dinReg_a_T_2, agalletIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:28]
        node _dinReg_T_12 = eq(offset_70, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:17]
        when _dinReg_T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:26]
          connect videoIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:37]
        node _dinReg_T_13 = eq(offset_70, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:17]
        when _dinReg_T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:26]
          connect unknownIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:39]
        node _dinReg_T_14 = eq(dinReg_a_2, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:9]
        node _dinReg_T_15 = eq(unknownIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:13]
        node _dinReg_T_16 = eq(videoIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:17]
        node _dinReg_T_17 = cat(_dinReg_T_14, _dinReg_T_15, _dinReg_T_16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:8]
        connect dinReg, _dinReg_T_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_71 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_71 = sub(addr_71, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_71 = tail(_offset_T_71, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_145 = geq(addr_71, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_146 = leq(addr_71, UInt<24>(0h80000f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_72 = and(_cs_T_145, _cs_T_146) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_102 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_102 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      wire mem_2 : { wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 303:19]
      connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 304:8]
      connect spriteRegs.io.mem.wr, mem_2.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 305:8]
      connect spriteRegs.io.mem.addr, mem_2.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 306:10]
      connect spriteRegs.io.mem.mask, mem_2.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 307:10]
      connect spriteRegs.io.mem.din, mem_2.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 308:9]
      node _mem_wr_T_2 = and(cs_72, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect mem_2.wr, _mem_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect mem_2.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _mem_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect mem_2.mask, _mem_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect mem_2.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_103 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_104 = and(cs_72, _T_103) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_104 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_72 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_72 = sub(addr_72, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_72 = tail(_offset_T_72, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_147 = geq(addr_72, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_148 = leq(addr_72, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_73 = and(_cs_T_147, _cs_T_148) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_105 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_105 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_106 = and(cs_73, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_106 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.spriteFrameBufferSwap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 258:68]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_73 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_73 = sub(addr_73, UInt<24>(0h80000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_73 = tail(_offset_T_73, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_149 = geq(addr_73, UInt<24>(0h80000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_150 = leq(addr_73, UInt<24>(0h80007f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_74 = and(_cs_T_149, _cs_T_150) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_107 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_107 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_74 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_74 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_74 = sub(addr_74, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_74 = tail(_offset_T_74, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_151 = geq(addr_74, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_152 = leq(addr_74, UInt<24>(0h900005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_75 = and(_cs_T_151, _cs_T_152) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_108 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_108 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_0_io_mem_rd_T_2 = and(cs_75, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_0.io.mem.rd, _layerRegs_0_io_mem_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_0_io_mem_wr_T_2 = and(cs_75, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_0.io.mem.wr, _layerRegs_0_io_mem_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_0.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_0_io_mem_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_0.io.mem.mask, _layerRegs_0_io_mem_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_0.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_75 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_0.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_75 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_75 = sub(addr_75, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_75 = tail(_offset_T_75, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_153 = geq(addr_75, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_154 = leq(addr_75, UInt<24>(0ha00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_76 = and(_cs_T_153, _cs_T_154) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_109 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_109 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_1_io_mem_rd_T_2 = and(cs_76, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_1.io.mem.rd, _layerRegs_1_io_mem_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_1_io_mem_wr_T_2 = and(cs_76, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_1.io.mem.wr, _layerRegs_1_io_mem_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_1.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_1_io_mem_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_1.io.mem.mask, _layerRegs_1_io_mem_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_1.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_76 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_1.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_76 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_76 = sub(addr_76, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_76 = tail(_offset_T_76, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_155 = geq(addr_76, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_156 = leq(addr_76, UInt<24>(0hb00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_77 = and(_cs_T_155, _cs_T_156) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_110 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_110 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_2_io_mem_rd_T_1 = and(cs_77, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_2.io.mem.rd, _layerRegs_2_io_mem_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_2_io_mem_wr_T_1 = and(cs_77, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_2.io.mem.wr, _layerRegs_2_io_mem_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_2.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_2_io_mem_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_2.io.mem.mask, _layerRegs_2_io_mem_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_2.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_77 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_2.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_77 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_77 = sub(addr_77, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_77 = tail(_offset_T_77, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_157 = geq(addr_77, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_158 = leq(addr_77, UInt<24>(0hc0ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_78 = and(_cs_T_157, _cs_T_158) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_111 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_111 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _paletteRam_io_portA_rd_T_2 = and(cs_78, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect paletteRam.io.portA.rd, _paletteRam_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _paletteRam_io_portA_wr_T_2 = and(cs_78, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect paletteRam.io.portA.wr, _paletteRam_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect paletteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _paletteRam_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect paletteRam.io.portA.mask, _paletteRam_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect paletteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_78 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, paletteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_78 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_78 = sub(addr_78, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_78 = tail(_offset_T_78, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_159 = geq(addr_78, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_160 = leq(addr_78, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_79 = and(_cs_T_159, _cs_T_160) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_112 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_112 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_113 = and(cs_79, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_113 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_79 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_79 = sub(addr_79, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_79 = tail(_offset_T_79, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_161 = geq(addr_79, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_162 = leq(addr_79, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_80 = and(_cs_T_161, _cs_T_162) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_114 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_114 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_115 = and(cs_80, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_115 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_80 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_80 = sub(addr_80, UInt<24>(0he00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_80 = tail(_offset_T_80, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_163 = geq(addr_80, UInt<24>(0he00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_164 = leq(addr_80, UInt<24>(0he00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_81 = and(_cs_T_163, _cs_T_164) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_116 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_116 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _eepromMem_wr_T_2 = and(cs_81, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect eepromMem.wr, _eepromMem_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect eepromMem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _eepromMem_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect eepromMem.mask, _eepromMem_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect eepromMem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_117 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_118 = and(cs_81, _T_117) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_118 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
    node _T_119 = eq(io.gameIndex, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 326:21]
    when _T_119 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 326:41]
      node addr_81 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_81 = sub(addr_81, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_81 = tail(_offset_T_81, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_165 = geq(addr_81, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_166 = leq(addr_81, UInt<20>(0hfffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_82 = and(_cs_T_165, _cs_T_166) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_120 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_120 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_progRom_rd_T_3 = and(cs_82, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:20]
      connect io.progRom.rd, _io_progRom_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:14]
      node _io_progRom_addr_T_3 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 327:56]
      connect io.progRom.addr, _io_progRom_addr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 129:16]
      node _T_121 = and(cs_82, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:15]
      node _T_122 = and(_T_121, io.progRom.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:25]
      when _T_122 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:39]
        connect dinReg, io.progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 131:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 132:18]
      node addr_82 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_82 = sub(addr_82, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_82 = tail(_offset_T_82, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_167 = geq(addr_82, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_168 = leq(addr_82, UInt<21>(0h10ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_83 = and(_cs_T_167, _cs_T_168) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_123 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_123 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _mainRam_io_rd_T_3 = and(cs_83, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect mainRam.io.rd, _mainRam_io_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _mainRam_io_wr_T_3 = and(cs_83, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect mainRam.io.wr, _mainRam_io_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect mainRam.io.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _mainRam_io_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect mainRam.io.mask, _mainRam_io_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect mainRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_83 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, mainRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_83 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_83 = sub(addr_83, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_83 = tail(_offset_T_83, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_169 = geq(addr_83, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_170 = leq(addr_83, UInt<22>(0h300003)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_84 = and(_cs_T_169, _cs_T_170) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_124 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_124 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_ymz_rd_T_2 = and(cs_84, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect io.soundCtrl.ymz.rd, _io_soundCtrl_ymz_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _io_soundCtrl_ymz_wr_T_2 = and(cs_84, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect io.soundCtrl.ymz.wr, _io_soundCtrl_ymz_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect io.soundCtrl.ymz.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _io_soundCtrl_ymz_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect io.soundCtrl.ymz.mask, _io_soundCtrl_ymz_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect io.soundCtrl.ymz.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_84 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, io.soundCtrl.ymz.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_84 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_84 = sub(addr_84, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_84 = tail(_offset_T_84, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_171 = geq(addr_84, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_172 = leq(addr_84, UInt<23>(0h40ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_85 = and(_cs_T_171, _cs_T_172) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_125 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_125 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _spriteRam_io_portA_rd_T_3 = and(cs_85, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect spriteRam.io.portA.rd, _spriteRam_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _spriteRam_io_portA_wr_T_3 = and(cs_85, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect spriteRam.io.portA.wr, _spriteRam_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect spriteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _spriteRam_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect spriteRam.io.portA.mask, _spriteRam_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect spriteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_85 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, spriteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_85 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_85 = sub(addr_85, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_85 = tail(_offset_T_85, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_173 = geq(addr_85, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_174 = leq(addr_85, UInt<23>(0h500fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_86 = and(_cs_T_173, _cs_T_174) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_126 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_126 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_0_io_portA_rd_T_3 = and(cs_86, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_0.io.portA.rd, _vram16x16_0_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_0_io_portA_wr_T_3 = and(cs_86, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_0.io.portA.wr, _vram16x16_0_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_0_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_0.io.portA.mask, _vram16x16_0_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_86 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_86 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_86 = sub(addr_86, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_86 = tail(_offset_T_86, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_175 = geq(addr_86, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_176 = leq(addr_86, UInt<23>(0h5017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_87 = and(_cs_T_175, _cs_T_176) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_127 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_127 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_0_io_portA_rd_T_3 = and(cs_87, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_0.io.portA.rd, _lineRam_0_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_0_io_portA_wr_T_3 = and(cs_87, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_0.io.portA.wr, _lineRam_0_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_0_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_0.io.portA.mask, _lineRam_0_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_87 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_87 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_87 = sub(addr_87, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_87 = tail(_offset_T_87, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_177 = geq(addr_87, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_178 = leq(addr_87, UInt<23>(0h503fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_88 = and(_cs_T_177, _cs_T_178) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_128 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_128 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_12 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_88 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_12, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_88 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_88 = sub(addr_88, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_88 = tail(_offset_T_88, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_179 = geq(addr_88, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_180 = leq(addr_88, UInt<23>(0h507fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_89 = and(_cs_T_179, _cs_T_180) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_129 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_129 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_0_io_portA_rd_T_3 = and(cs_89, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_0.io.portA.rd, _vram8x8_0_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_0_io_portA_wr_T_3 = and(cs_89, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_0.io.portA.wr, _vram8x8_0_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_0_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_0.io.portA.mask, _vram8x8_0_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_89 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_89 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_89 = sub(addr_89, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_89 = tail(_offset_T_89, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_181 = geq(addr_89, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_182 = leq(addr_89, UInt<23>(0h50ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_90 = and(_cs_T_181, _cs_T_182) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_130 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_130 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_13 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_90 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_13, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_90 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_90 = sub(addr_90, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_90 = tail(_offset_T_90, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_183 = geq(addr_90, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_184 = leq(addr_90, UInt<23>(0h600fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_91 = and(_cs_T_183, _cs_T_184) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_131 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_131 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_1_io_portA_rd_T_3 = and(cs_91, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_1.io.portA.rd, _vram16x16_1_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_1_io_portA_wr_T_3 = and(cs_91, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_1.io.portA.wr, _vram16x16_1_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_1_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_1.io.portA.mask, _vram16x16_1_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_91 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_91 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_91 = sub(addr_91, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_91 = tail(_offset_T_91, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_185 = geq(addr_91, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_186 = leq(addr_91, UInt<23>(0h6017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_92 = and(_cs_T_185, _cs_T_186) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_132 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_132 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_1_io_portA_rd_T_3 = and(cs_92, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_1.io.portA.rd, _lineRam_1_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_1_io_portA_wr_T_3 = and(cs_92, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_1.io.portA.wr, _lineRam_1_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_1_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_1.io.portA.mask, _lineRam_1_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_92 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_92 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_92 = sub(addr_92, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_92 = tail(_offset_T_92, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_187 = geq(addr_92, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_188 = leq(addr_92, UInt<23>(0h603fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_93 = and(_cs_T_187, _cs_T_188) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_133 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_133 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_14 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_93 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_14, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_93 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_93 = sub(addr_93, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_93 = tail(_offset_T_93, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_189 = geq(addr_93, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_190 = leq(addr_93, UInt<23>(0h607fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_94 = and(_cs_T_189, _cs_T_190) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_134 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_134 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_1_io_portA_rd_T_3 = and(cs_94, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_1.io.portA.rd, _vram8x8_1_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_1_io_portA_wr_T_3 = and(cs_94, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_1.io.portA.wr, _vram8x8_1_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_1_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_1.io.portA.mask, _vram8x8_1_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_94 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_94 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_94 = sub(addr_94, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_94 = tail(_offset_T_94, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_191 = geq(addr_94, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_192 = leq(addr_94, UInt<23>(0h60ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_95 = and(_cs_T_191, _cs_T_192) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_135 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_135 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_15 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_95 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_15, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_95 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_95 = sub(addr_95, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_95 = tail(_offset_T_95, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_193 = geq(addr_95, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_194 = leq(addr_95, UInt<23>(0h700fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_96 = and(_cs_T_193, _cs_T_194) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_136 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_136 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_2_io_portA_rd_T = and(cs_96, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_2.io.portA.rd, _vram16x16_2_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_2_io_portA_wr_T = and(cs_96, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_2.io.portA.wr, _vram16x16_2_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_2_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_2.io.portA.mask, _vram16x16_2_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_96 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_96 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_96 = sub(addr_96, UInt<23>(0h701000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_96 = tail(_offset_T_96, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_195 = geq(addr_96, UInt<23>(0h701000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_196 = leq(addr_96, UInt<23>(0h7017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_97 = and(_cs_T_195, _cs_T_196) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_137 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_137 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_2_io_portA_rd_T = and(cs_97, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_2.io.portA.rd, _lineRam_2_io_portA_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_2_io_portA_wr_T = and(cs_97, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_2.io.portA.wr, _lineRam_2_io_portA_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_2_io_portA_mask_T = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_2.io.portA.mask, _lineRam_2_io_portA_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_97 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_97 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_97 = sub(addr_97, UInt<23>(0h701800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_97 = tail(_offset_T_97, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_197 = geq(addr_97, UInt<23>(0h701800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_198 = leq(addr_97, UInt<23>(0h703fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_98 = and(_cs_T_197, _cs_T_198) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_138 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_138 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_16 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_98 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_16, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_98 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_98 = sub(addr_98, UInt<23>(0h704000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_98 = tail(_offset_T_98, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_199 = geq(addr_98, UInt<23>(0h704000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_200 = leq(addr_98, UInt<23>(0h707fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_99 = and(_cs_T_199, _cs_T_200) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_139 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_139 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_2_io_portA_rd_T_2 = and(cs_99, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_2.io.portA.rd, _vram8x8_2_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_2_io_portA_wr_T_2 = and(cs_99, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_2.io.portA.wr, _vram8x8_2_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_2_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_2.io.portA.mask, _vram8x8_2_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_99 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_99 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_99 = sub(addr_99, UInt<23>(0h708000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_99 = tail(_offset_T_99, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_201 = geq(addr_99, UInt<23>(0h708000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_202 = leq(addr_99, UInt<23>(0h70ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_100 = and(_cs_T_201, _cs_T_202) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_140 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_140 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_17 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_100 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_17, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_100 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_100 = sub(addr_100, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_100 = tail(_offset_T_100, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_203 = geq(addr_100, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_204 = leq(addr_100, UInt<24>(0h800007)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_101 = and(_cs_T_203, _cs_T_204) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_141 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_141 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_142 = and(cs_101, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_142 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        node _dinReg_a_T_3 = eq(offset_100, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:20]
        node dinReg_a_3 = and(_dinReg_a_T_3, agalletIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:28]
        node _dinReg_T_18 = eq(offset_100, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:17]
        when _dinReg_T_18 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:26]
          connect videoIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:37]
        node _dinReg_T_19 = eq(offset_100, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:17]
        when _dinReg_T_19 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:26]
          connect unknownIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:39]
        node _dinReg_T_20 = eq(dinReg_a_3, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:9]
        node _dinReg_T_21 = eq(unknownIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:13]
        node _dinReg_T_22 = eq(videoIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:17]
        node _dinReg_T_23 = cat(_dinReg_T_20, _dinReg_T_21, _dinReg_T_22) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:8]
        connect dinReg, _dinReg_T_23 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_101 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_101 = sub(addr_101, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_101 = tail(_offset_T_101, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_205 = geq(addr_101, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_206 = leq(addr_101, UInt<24>(0h80000f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_102 = and(_cs_T_205, _cs_T_206) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_143 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_143 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      wire mem_3 : { wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 303:19]
      connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 304:8]
      connect spriteRegs.io.mem.wr, mem_3.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 305:8]
      connect spriteRegs.io.mem.addr, mem_3.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 306:10]
      connect spriteRegs.io.mem.mask, mem_3.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 307:10]
      connect spriteRegs.io.mem.din, mem_3.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 308:9]
      node _mem_wr_T_3 = and(cs_102, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect mem_3.wr, _mem_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect mem_3.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _mem_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect mem_3.mask, _mem_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect mem_3.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_144 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_145 = and(cs_102, _T_144) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_145 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_102 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_102 = sub(addr_102, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_102 = tail(_offset_T_102, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_207 = geq(addr_102, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_208 = leq(addr_102, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_103 = and(_cs_T_207, _cs_T_208) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_146 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_146 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_147 = and(cs_103, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_147 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.spriteFrameBufferSwap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 258:68]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_103 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_103 = sub(addr_103, UInt<24>(0h80000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_103 = tail(_offset_T_103, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_209 = geq(addr_103, UInt<24>(0h80000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_210 = leq(addr_103, UInt<24>(0h80007f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_104 = and(_cs_T_209, _cs_T_210) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_148 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_148 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_104 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_104 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_104 = sub(addr_104, UInt<24>(0h800f00)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_104 = tail(_offset_T_104, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_211 = geq(addr_104, UInt<24>(0h800f00)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_212 = leq(addr_104, UInt<24>(0h800f03)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_105 = and(_cs_T_211, _cs_T_212) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_149 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_149 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_150 = and(cs_105, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_150 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_105 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_105 = sub(addr_105, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_105 = tail(_offset_T_105, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_213 = geq(addr_105, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_214 = leq(addr_105, UInt<24>(0h900005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_106 = and(_cs_T_213, _cs_T_214) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_151 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_151 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_0_io_mem_rd_T_3 = and(cs_106, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_0.io.mem.rd, _layerRegs_0_io_mem_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_0_io_mem_wr_T_3 = and(cs_106, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_0.io.mem.wr, _layerRegs_0_io_mem_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_0.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_0_io_mem_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_0.io.mem.mask, _layerRegs_0_io_mem_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_0.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_106 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_0.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_106 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_106 = sub(addr_106, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_106 = tail(_offset_T_106, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_215 = geq(addr_106, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_216 = leq(addr_106, UInt<24>(0ha00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_107 = and(_cs_T_215, _cs_T_216) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_152 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_152 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_1_io_mem_rd_T_3 = and(cs_107, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_1.io.mem.rd, _layerRegs_1_io_mem_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_1_io_mem_wr_T_3 = and(cs_107, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_1.io.mem.wr, _layerRegs_1_io_mem_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_1.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_1_io_mem_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_1.io.mem.mask, _layerRegs_1_io_mem_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_1.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_107 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_1.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_107 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_107 = sub(addr_107, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_107 = tail(_offset_T_107, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_217 = geq(addr_107, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_218 = leq(addr_107, UInt<24>(0hb00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_108 = and(_cs_T_217, _cs_T_218) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_153 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_153 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_2_io_mem_rd_T_2 = and(cs_108, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_2.io.mem.rd, _layerRegs_2_io_mem_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_2_io_mem_wr_T_2 = and(cs_108, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_2.io.mem.wr, _layerRegs_2_io_mem_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_2.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_2_io_mem_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_2.io.mem.mask, _layerRegs_2_io_mem_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_2.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_108 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_2.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_108 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_108 = sub(addr_108, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_108 = tail(_offset_T_108, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_219 = geq(addr_108, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_220 = leq(addr_108, UInt<24>(0hc0ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_109 = and(_cs_T_219, _cs_T_220) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_154 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_154 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _paletteRam_io_portA_rd_T_3 = and(cs_109, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect paletteRam.io.portA.rd, _paletteRam_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _paletteRam_io_portA_wr_T_3 = and(cs_109, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect paletteRam.io.portA.wr, _paletteRam_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect paletteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _paletteRam_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect paletteRam.io.portA.mask, _paletteRam_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect paletteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_109 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, paletteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_109 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_109 = sub(addr_109, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_109 = tail(_offset_T_109, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_221 = geq(addr_109, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_222 = leq(addr_109, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_110 = and(_cs_T_221, _cs_T_222) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_155 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_155 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_156 = and(cs_110, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_156 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_110 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_110 = sub(addr_110, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_110 = tail(_offset_T_110, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_223 = geq(addr_110, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_224 = leq(addr_110, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_111 = and(_cs_T_223, _cs_T_224) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_157 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_157 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_158 = and(cs_111, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_158 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_111 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_111 = sub(addr_111, UInt<24>(0he00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_111 = tail(_offset_T_111, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_225 = geq(addr_111, UInt<24>(0he00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_226 = leq(addr_111, UInt<24>(0he00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_112 = and(_cs_T_225, _cs_T_226) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_159 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_159 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _eepromMem_wr_T_3 = and(cs_112, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect eepromMem.wr, _eepromMem_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect eepromMem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _eepromMem_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect eepromMem.mask, _eepromMem_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect eepromMem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_160 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_161 = and(cs_112, _T_160) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_161 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
    node _T_162 = eq(io.gameIndex, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 346:21]
    when _T_162 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 346:38]
      node addr_112 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_112 = sub(addr_112, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_112 = tail(_offset_T_112, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_227 = geq(addr_112, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_228 = leq(addr_112, UInt<20>(0hfffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_113 = and(_cs_T_227, _cs_T_228) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_163 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_163 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_progRom_rd_T_4 = and(cs_113, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:20]
      connect io.progRom.rd, _io_progRom_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:14]
      node _io_progRom_addr_T_4 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 347:56]
      connect io.progRom.addr, _io_progRom_addr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 129:16]
      node _T_164 = and(cs_113, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:15]
      node _T_165 = and(_T_164, io.progRom.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:25]
      when _T_165 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:39]
        connect dinReg, io.progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 131:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 132:18]
      node addr_113 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_113 = sub(addr_113, UInt<11>(0h57e)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_113 = tail(_offset_T_113, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_229 = geq(addr_113, UInt<11>(0h57e)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_230 = leq(addr_113, UInt<11>(0h581)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_114 = and(_cs_T_229, _cs_T_230) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_166 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_166 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_167 = and(cs_114, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_167 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_114 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_114 = sub(addr_114, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_114 = tail(_offset_T_114, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_231 = geq(addr_114, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_232 = leq(addr_114, UInt<21>(0h10ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_115 = and(_cs_T_231, _cs_T_232) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_168 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_168 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _mainRam_io_rd_T_4 = and(cs_115, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect mainRam.io.rd, _mainRam_io_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _mainRam_io_wr_T_4 = and(cs_115, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect mainRam.io.wr, _mainRam_io_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect mainRam.io.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _mainRam_io_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect mainRam.io.mask, _mainRam_io_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect mainRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_115 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, mainRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_115 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_115 = sub(addr_115, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_115 = tail(_offset_T_115, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_233 = geq(addr_115, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_234 = leq(addr_115, UInt<22>(0h300003)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_116 = and(_cs_T_233, _cs_T_234) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_169 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_169 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_ymz_rd_T_3 = and(cs_116, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect io.soundCtrl.ymz.rd, _io_soundCtrl_ymz_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _io_soundCtrl_ymz_wr_T_3 = and(cs_116, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect io.soundCtrl.ymz.wr, _io_soundCtrl_ymz_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect io.soundCtrl.ymz.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _io_soundCtrl_ymz_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect io.soundCtrl.ymz.mask, _io_soundCtrl_ymz_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect io.soundCtrl.ymz.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_116 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, io.soundCtrl.ymz.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_116 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_116 = sub(addr_116, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_116 = tail(_offset_T_116, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_235 = geq(addr_116, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_236 = leq(addr_116, UInt<23>(0h40ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_117 = and(_cs_T_235, _cs_T_236) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_170 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_170 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _spriteRam_io_portA_rd_T_4 = and(cs_117, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect spriteRam.io.portA.rd, _spriteRam_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _spriteRam_io_portA_wr_T_4 = and(cs_117, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect spriteRam.io.portA.wr, _spriteRam_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect spriteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _spriteRam_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect spriteRam.io.portA.mask, _spriteRam_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect spriteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_117 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, spriteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_117 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_117 = sub(addr_117, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_117 = tail(_offset_T_117, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_237 = geq(addr_117, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_238 = leq(addr_117, UInt<23>(0h500fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_118 = and(_cs_T_237, _cs_T_238) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_171 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_171 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_0_io_portA_rd_T_4 = and(cs_118, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_0.io.portA.rd, _vram16x16_0_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_0_io_portA_wr_T_4 = and(cs_118, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_0.io.portA.wr, _vram16x16_0_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_0_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_0.io.portA.mask, _vram16x16_0_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_118 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_118 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_118 = sub(addr_118, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_118 = tail(_offset_T_118, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_239 = geq(addr_118, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_240 = leq(addr_118, UInt<23>(0h5017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_119 = and(_cs_T_239, _cs_T_240) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_172 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_172 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_0_io_portA_rd_T_4 = and(cs_119, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_0.io.portA.rd, _lineRam_0_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_0_io_portA_wr_T_4 = and(cs_119, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_0.io.portA.wr, _lineRam_0_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_0_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_0.io.portA.mask, _lineRam_0_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_119 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_119 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_119 = sub(addr_119, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_119 = tail(_offset_T_119, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_241 = geq(addr_119, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_242 = leq(addr_119, UInt<23>(0h503fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_120 = and(_cs_T_241, _cs_T_242) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_173 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_173 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_18 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_120 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_18 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_18, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_120 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_120 = sub(addr_120, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_120 = tail(_offset_T_120, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_243 = geq(addr_120, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_244 = leq(addr_120, UInt<23>(0h507fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_121 = and(_cs_T_243, _cs_T_244) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_174 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_174 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_0_io_portA_rd_T_4 = and(cs_121, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_0.io.portA.rd, _vram8x8_0_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_0_io_portA_wr_T_4 = and(cs_121, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_0.io.portA.wr, _vram8x8_0_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_0_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_0.io.portA.mask, _vram8x8_0_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_121 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_121 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_121 = sub(addr_121, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_121 = tail(_offset_T_121, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_245 = geq(addr_121, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_246 = leq(addr_121, UInt<23>(0h50ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_122 = and(_cs_T_245, _cs_T_246) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_175 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_175 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_19 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_122 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_19, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_122 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_122 = sub(addr_122, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_122 = tail(_offset_T_122, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_247 = geq(addr_122, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_248 = leq(addr_122, UInt<23>(0h600fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_123 = and(_cs_T_247, _cs_T_248) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_176 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_176 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_1_io_portA_rd_T_4 = and(cs_123, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_1.io.portA.rd, _vram16x16_1_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_1_io_portA_wr_T_4 = and(cs_123, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_1.io.portA.wr, _vram16x16_1_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_1_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_1.io.portA.mask, _vram16x16_1_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_123 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_123 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_123 = sub(addr_123, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_123 = tail(_offset_T_123, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_249 = geq(addr_123, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_250 = leq(addr_123, UInt<23>(0h6017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_124 = and(_cs_T_249, _cs_T_250) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_177 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_177 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_1_io_portA_rd_T_4 = and(cs_124, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_1.io.portA.rd, _lineRam_1_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_1_io_portA_wr_T_4 = and(cs_124, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_1.io.portA.wr, _lineRam_1_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_1_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_1.io.portA.mask, _lineRam_1_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_124 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_124 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_124 = sub(addr_124, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_124 = tail(_offset_T_124, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_251 = geq(addr_124, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_252 = leq(addr_124, UInt<23>(0h603fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_125 = and(_cs_T_251, _cs_T_252) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_178 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_178 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_20 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_125 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_20 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_20, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_125 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_125 = sub(addr_125, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_125 = tail(_offset_T_125, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_253 = geq(addr_125, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_254 = leq(addr_125, UInt<23>(0h607fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_126 = and(_cs_T_253, _cs_T_254) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_179 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_179 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_1_io_portA_rd_T_4 = and(cs_126, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_1.io.portA.rd, _vram8x8_1_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_1_io_portA_wr_T_4 = and(cs_126, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_1.io.portA.wr, _vram8x8_1_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_1_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_1.io.portA.mask, _vram8x8_1_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_126 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_126 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_126 = sub(addr_126, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_126 = tail(_offset_T_126, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_255 = geq(addr_126, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_256 = leq(addr_126, UInt<23>(0h60ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_127 = and(_cs_T_255, _cs_T_256) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_180 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_180 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_21 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_127 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_21 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_21, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_127 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_127 = sub(addr_127, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_127 = tail(_offset_T_127, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_257 = geq(addr_127, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_258 = leq(addr_127, UInt<23>(0h700fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_128 = and(_cs_T_257, _cs_T_258) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_181 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_181 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_2_io_portA_rd_T_1 = and(cs_128, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_2.io.portA.rd, _vram16x16_2_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_2_io_portA_wr_T_1 = and(cs_128, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_2.io.portA.wr, _vram16x16_2_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_2_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_2.io.portA.mask, _vram16x16_2_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_128 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_128 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_128 = sub(addr_128, UInt<23>(0h701000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_128 = tail(_offset_T_128, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_259 = geq(addr_128, UInt<23>(0h701000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_260 = leq(addr_128, UInt<23>(0h7017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_129 = and(_cs_T_259, _cs_T_260) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_182 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_182 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_2_io_portA_rd_T_1 = and(cs_129, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_2.io.portA.rd, _lineRam_2_io_portA_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_2_io_portA_wr_T_1 = and(cs_129, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_2.io.portA.wr, _lineRam_2_io_portA_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_2_io_portA_mask_T_1 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_2.io.portA.mask, _lineRam_2_io_portA_mask_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_129 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_129 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_129 = sub(addr_129, UInt<23>(0h701800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_129 = tail(_offset_T_129, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_261 = geq(addr_129, UInt<23>(0h701800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_262 = leq(addr_129, UInt<23>(0h703fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_130 = and(_cs_T_261, _cs_T_262) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_183 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_183 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_22 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_130 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_22 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_22, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_130 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_130 = sub(addr_130, UInt<23>(0h704000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_130 = tail(_offset_T_130, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_263 = geq(addr_130, UInt<23>(0h704000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_264 = leq(addr_130, UInt<23>(0h707fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_131 = and(_cs_T_263, _cs_T_264) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_184 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_184 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_2_io_portA_rd_T_3 = and(cs_131, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_2.io.portA.rd, _vram8x8_2_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_2_io_portA_wr_T_3 = and(cs_131, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_2.io.portA.wr, _vram8x8_2_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_2_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_2.io.portA.mask, _vram8x8_2_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_131 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_131 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_131 = sub(addr_131, UInt<23>(0h708000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_131 = tail(_offset_T_131, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_265 = geq(addr_131, UInt<23>(0h708000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_266 = leq(addr_131, UInt<23>(0h70ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_132 = and(_cs_T_265, _cs_T_266) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_185 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_185 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_23 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_132 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_23 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_23, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_132 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_132 = sub(addr_132, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_132 = tail(_offset_T_132, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_267 = geq(addr_132, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_268 = leq(addr_132, UInt<24>(0h800007)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_133 = and(_cs_T_267, _cs_T_268) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_186 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_186 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_187 = and(cs_133, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_187 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        node _dinReg_a_T_4 = eq(offset_132, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:20]
        node dinReg_a_4 = and(_dinReg_a_T_4, agalletIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:28]
        node _dinReg_T_24 = eq(offset_132, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:17]
        when _dinReg_T_24 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:26]
          connect videoIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:37]
        node _dinReg_T_25 = eq(offset_132, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:17]
        when _dinReg_T_25 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:26]
          connect unknownIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:39]
        node _dinReg_T_26 = eq(dinReg_a_4, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:9]
        node _dinReg_T_27 = eq(unknownIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:13]
        node _dinReg_T_28 = eq(videoIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:17]
        node _dinReg_T_29 = cat(_dinReg_T_26, _dinReg_T_27, _dinReg_T_28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:8]
        connect dinReg, _dinReg_T_29 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_133 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_133 = sub(addr_133, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_133 = tail(_offset_T_133, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_269 = geq(addr_133, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_270 = leq(addr_133, UInt<24>(0h80000f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_134 = and(_cs_T_269, _cs_T_270) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_188 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_188 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      wire mem_4 : { wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 303:19]
      connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 304:8]
      connect spriteRegs.io.mem.wr, mem_4.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 305:8]
      connect spriteRegs.io.mem.addr, mem_4.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 306:10]
      connect spriteRegs.io.mem.mask, mem_4.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 307:10]
      connect spriteRegs.io.mem.din, mem_4.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 308:9]
      node _mem_wr_T_4 = and(cs_134, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect mem_4.wr, _mem_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect mem_4.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _mem_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect mem_4.mask, _mem_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect mem_4.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_189 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_190 = and(cs_134, _T_189) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_190 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_134 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_134 = sub(addr_134, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_134 = tail(_offset_T_134, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_271 = geq(addr_134, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_272 = leq(addr_134, UInt<24>(0h800008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_135 = and(_cs_T_271, _cs_T_272) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_191 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_191 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_192 = and(cs_135, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_192 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.spriteFrameBufferSwap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 258:68]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_135 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_135 = sub(addr_135, UInt<24>(0h80000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_135 = tail(_offset_T_135, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_273 = geq(addr_135, UInt<24>(0h80000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_274 = leq(addr_135, UInt<24>(0h80007f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_136 = and(_cs_T_273, _cs_T_274) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_193 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_193 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_136 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_136 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_136 = sub(addr_136, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_136 = tail(_offset_T_136, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_275 = geq(addr_136, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_276 = leq(addr_136, UInt<24>(0h900005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_137 = and(_cs_T_275, _cs_T_276) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_194 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_194 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_0_io_mem_rd_T_4 = and(cs_137, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_0.io.mem.rd, _layerRegs_0_io_mem_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_0_io_mem_wr_T_4 = and(cs_137, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_0.io.mem.wr, _layerRegs_0_io_mem_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_0.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_0_io_mem_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_0.io.mem.mask, _layerRegs_0_io_mem_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_0.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_137 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_0.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_137 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_137 = sub(addr_137, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_137 = tail(_offset_T_137, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_277 = geq(addr_137, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_278 = leq(addr_137, UInt<24>(0ha00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_138 = and(_cs_T_277, _cs_T_278) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_195 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_195 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_1_io_mem_rd_T_4 = and(cs_138, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_1.io.mem.rd, _layerRegs_1_io_mem_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_1_io_mem_wr_T_4 = and(cs_138, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_1.io.mem.wr, _layerRegs_1_io_mem_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_1.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_1_io_mem_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_1.io.mem.mask, _layerRegs_1_io_mem_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_1.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_138 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_1.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_138 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_138 = sub(addr_138, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_138 = tail(_offset_T_138, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_279 = geq(addr_138, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_280 = leq(addr_138, UInt<24>(0hb00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_139 = and(_cs_T_279, _cs_T_280) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_196 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_196 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_2_io_mem_rd_T_3 = and(cs_139, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_2.io.mem.rd, _layerRegs_2_io_mem_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_2_io_mem_wr_T_3 = and(cs_139, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_2.io.mem.wr, _layerRegs_2_io_mem_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_2.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_2_io_mem_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_2.io.mem.mask, _layerRegs_2_io_mem_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_2.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_139 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_2.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_139 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_139 = sub(addr_139, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_139 = tail(_offset_T_139, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_281 = geq(addr_139, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_282 = leq(addr_139, UInt<24>(0hc0ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_140 = and(_cs_T_281, _cs_T_282) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_197 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_197 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _paletteRam_io_portA_rd_T_4 = and(cs_140, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect paletteRam.io.portA.rd, _paletteRam_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _paletteRam_io_portA_wr_T_4 = and(cs_140, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect paletteRam.io.portA.wr, _paletteRam_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect paletteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _paletteRam_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect paletteRam.io.portA.mask, _paletteRam_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect paletteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_140 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, paletteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_140 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_140 = sub(addr_140, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_140 = tail(_offset_T_140, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_283 = geq(addr_140, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_284 = leq(addr_140, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_141 = and(_cs_T_283, _cs_T_284) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_198 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_198 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_199 = and(cs_141, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_199 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_141 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_141 = sub(addr_141, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_141 = tail(_offset_T_141, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_285 = geq(addr_141, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_286 = leq(addr_141, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_142 = and(_cs_T_285, _cs_T_286) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_200 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_200 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_201 = and(cs_142, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_201 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_142 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_142 = sub(addr_142, UInt<24>(0hd00012)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_142 = tail(_offset_T_142, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_287 = geq(addr_142, UInt<24>(0hd00012)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_288 = leq(addr_142, UInt<24>(0hd00012)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_143 = and(_cs_T_287, _cs_T_288) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_202 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_202 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_203 = and(cs_143, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_203 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_143 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_143 = sub(addr_143, UInt<24>(0hd00014)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_143 = tail(_offset_T_143, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_289 = geq(addr_143, UInt<24>(0hd00014)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_290 = leq(addr_143, UInt<24>(0hd00014)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_144 = and(_cs_T_289, _cs_T_290) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_204 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_204 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_205 = and(cs_144, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_205 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, io.dips[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_144 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_144 = sub(addr_144, UInt<24>(0hd00014)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_144 = tail(_offset_T_144, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_291 = geq(addr_144, UInt<24>(0hd00014)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_292 = leq(addr_144, UInt<24>(0hd00014)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_145 = and(_cs_T_291, _cs_T_292) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_206 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_206 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_207 = and(cs_145, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_207 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
    node _T_208 = eq(io.gameIndex, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 368:21]
    when _T_208 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 368:41]
      node addr_145 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_145 = sub(addr_145, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_145 = tail(_offset_T_145, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_293 = geq(addr_145, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_294 = leq(addr_145, UInt<20>(0hfffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_146 = and(_cs_T_293, _cs_T_294) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_209 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_209 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_progRom_rd_T_5 = and(cs_146, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:20]
      connect io.progRom.rd, _io_progRom_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:14]
      node _io_progRom_addr_T_5 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 369:56]
      connect io.progRom.addr, _io_progRom_addr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 129:16]
      node _T_210 = and(cs_146, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:15]
      node _T_211 = and(_T_210, io.progRom.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:25]
      when _T_211 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:39]
        connect dinReg, io.progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 131:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 132:18]
      node addr_146 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_146 = sub(addr_146, UInt<22>(0h200000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_146 = tail(_offset_T_146, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_295 = geq(addr_146, UInt<22>(0h200000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_296 = leq(addr_146, UInt<22>(0h20ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_147 = and(_cs_T_295, _cs_T_296) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_212 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_212 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _mainRam_io_rd_T_5 = and(cs_147, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect mainRam.io.rd, _mainRam_io_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _mainRam_io_wr_T_5 = and(cs_147, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect mainRam.io.wr, _mainRam_io_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect mainRam.io.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _mainRam_io_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect mainRam.io.mask, _mainRam_io_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect mainRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_147 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, mainRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_147 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_147 = sub(addr_147, UInt<22>(0h210000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_147 = tail(_offset_T_147, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_297 = geq(addr_147, UInt<22>(0h210000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_298 = leq(addr_147, UInt<22>(0h2fffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_148 = and(_cs_T_297, _cs_T_298) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_213 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_213 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_214 = and(cs_148, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_214 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_148 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_148 = sub(addr_148, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_148 = tail(_offset_T_148, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_299 = geq(addr_148, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_300 = leq(addr_148, UInt<22>(0h300007)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_149 = and(_cs_T_299, _cs_T_300) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_215 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_215 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_216 = and(cs_149, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_216 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        node _dinReg_a_T_5 = eq(offset_148, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:20]
        node dinReg_a_5 = and(_dinReg_a_T_5, agalletIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:28]
        node _dinReg_T_30 = eq(offset_148, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:17]
        when _dinReg_T_30 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:26]
          connect videoIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:37]
        node _dinReg_T_31 = eq(offset_148, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:17]
        when _dinReg_T_31 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:26]
          connect unknownIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:39]
        node _dinReg_T_32 = eq(dinReg_a_5, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:9]
        node _dinReg_T_33 = eq(unknownIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:13]
        node _dinReg_T_34 = eq(videoIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:17]
        node _dinReg_T_35 = cat(_dinReg_T_32, _dinReg_T_33, _dinReg_T_34) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:8]
        connect dinReg, _dinReg_T_35 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_149 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_149 = sub(addr_149, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_149 = tail(_offset_T_149, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_301 = geq(addr_149, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_302 = leq(addr_149, UInt<22>(0h30000f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_150 = and(_cs_T_301, _cs_T_302) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_217 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_217 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      wire mem_5 : { wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 303:19]
      connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 304:8]
      connect spriteRegs.io.mem.wr, mem_5.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 305:8]
      connect spriteRegs.io.mem.addr, mem_5.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 306:10]
      connect spriteRegs.io.mem.mask, mem_5.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 307:10]
      connect spriteRegs.io.mem.din, mem_5.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 308:9]
      node _mem_wr_T_5 = and(cs_150, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect mem_5.wr, _mem_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect mem_5.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _mem_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect mem_5.mask, _mem_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect mem_5.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_218 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_219 = and(cs_150, _T_218) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_219 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_150 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_150 = sub(addr_150, UInt<22>(0h300008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_150 = tail(_offset_T_150, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_303 = geq(addr_150, UInt<22>(0h300008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_304 = leq(addr_150, UInt<22>(0h300008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_151 = and(_cs_T_303, _cs_T_304) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_220 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_220 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_221 = and(cs_151, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_221 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.spriteFrameBufferSwap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 258:68]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_151 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_151 = sub(addr_151, UInt<22>(0h30000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_151 = tail(_offset_T_151, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_305 = geq(addr_151, UInt<22>(0h30000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_306 = leq(addr_151, UInt<22>(0h30007f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_152 = and(_cs_T_305, _cs_T_306) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_222 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_222 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_152 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_152 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_152 = sub(addr_152, UInt<22>(0h300080)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_152 = tail(_offset_T_152, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_307 = geq(addr_152, UInt<22>(0h300080)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_308 = leq(addr_152, UInt<22>(0h3fffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_153 = and(_cs_T_307, _cs_T_308) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_223 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_223 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_224 = and(cs_153, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_224 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_153 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_153 = sub(addr_153, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_153 = tail(_offset_T_153, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_309 = geq(addr_153, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_310 = leq(addr_153, UInt<23>(0h40ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_154 = and(_cs_T_309, _cs_T_310) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_225 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_225 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _spriteRam_io_portA_rd_T_5 = and(cs_154, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect spriteRam.io.portA.rd, _spriteRam_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _spriteRam_io_portA_wr_T_5 = and(cs_154, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect spriteRam.io.portA.wr, _spriteRam_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect spriteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _spriteRam_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect spriteRam.io.portA.mask, _spriteRam_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect spriteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_154 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, spriteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_154 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_154 = sub(addr_154, UInt<23>(0h410000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_154 = tail(_offset_T_154, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_311 = geq(addr_154, UInt<23>(0h410000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_312 = leq(addr_154, UInt<23>(0h4fffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_155 = and(_cs_T_311, _cs_T_312) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_226 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_226 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_227 = and(cs_155, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_227 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_155 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_155 = sub(addr_155, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_155 = tail(_offset_T_155, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_313 = geq(addr_155, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_314 = leq(addr_155, UInt<23>(0h500fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_156 = and(_cs_T_313, _cs_T_314) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_228 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_228 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_0_io_portA_rd_T_5 = and(cs_156, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_0.io.portA.rd, _vram16x16_0_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_0_io_portA_wr_T_5 = and(cs_156, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_0.io.portA.wr, _vram16x16_0_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_0_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_0.io.portA.mask, _vram16x16_0_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_156 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_156 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_156 = sub(addr_156, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_156 = tail(_offset_T_156, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_315 = geq(addr_156, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_316 = leq(addr_156, UInt<23>(0h5017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_157 = and(_cs_T_315, _cs_T_316) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_229 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_229 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_0_io_portA_rd_T_5 = and(cs_157, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_0.io.portA.rd, _lineRam_0_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_0_io_portA_wr_T_5 = and(cs_157, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_0.io.portA.wr, _lineRam_0_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_0_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_0.io.portA.mask, _lineRam_0_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_157 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_157 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_157 = sub(addr_157, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_157 = tail(_offset_T_157, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_317 = geq(addr_157, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_318 = leq(addr_157, UInt<23>(0h503fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_158 = and(_cs_T_317, _cs_T_318) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_230 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_230 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_24 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_158 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_24 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_24, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_158 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_158 = sub(addr_158, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_158 = tail(_offset_T_158, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_319 = geq(addr_158, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_320 = leq(addr_158, UInt<23>(0h507fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_159 = and(_cs_T_319, _cs_T_320) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_231 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_231 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_0_io_portA_rd_T_5 = and(cs_159, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_0.io.portA.rd, _vram8x8_0_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_0_io_portA_wr_T_5 = and(cs_159, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_0.io.portA.wr, _vram8x8_0_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_0_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_0.io.portA.mask, _vram8x8_0_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_159 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_159 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_159 = sub(addr_159, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_159 = tail(_offset_T_159, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_321 = geq(addr_159, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_322 = leq(addr_159, UInt<23>(0h50ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_160 = and(_cs_T_321, _cs_T_322) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_232 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_232 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_25 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_160 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_25 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_25, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_160 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_160 = sub(addr_160, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_160 = tail(_offset_T_160, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_323 = geq(addr_160, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_324 = leq(addr_160, UInt<23>(0h5fffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_161 = and(_cs_T_323, _cs_T_324) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_233 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_233 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_234 = and(cs_161, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_234 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_161 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_161 = sub(addr_161, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_161 = tail(_offset_T_161, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_325 = geq(addr_161, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_326 = leq(addr_161, UInt<23>(0h600fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_162 = and(_cs_T_325, _cs_T_326) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_235 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_235 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_1_io_portA_rd_T_5 = and(cs_162, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_1.io.portA.rd, _vram16x16_1_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_1_io_portA_wr_T_5 = and(cs_162, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_1.io.portA.wr, _vram16x16_1_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_1_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_1.io.portA.mask, _vram16x16_1_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_162 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_162 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_162 = sub(addr_162, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_162 = tail(_offset_T_162, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_327 = geq(addr_162, UInt<23>(0h601000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_328 = leq(addr_162, UInt<23>(0h6017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_163 = and(_cs_T_327, _cs_T_328) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_236 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_236 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_1_io_portA_rd_T_5 = and(cs_163, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_1.io.portA.rd, _lineRam_1_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_1_io_portA_wr_T_5 = and(cs_163, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_1.io.portA.wr, _lineRam_1_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_1_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_1.io.portA.mask, _lineRam_1_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_163 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_163 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_163 = sub(addr_163, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_163 = tail(_offset_T_163, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_329 = geq(addr_163, UInt<23>(0h601800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_330 = leq(addr_163, UInt<23>(0h603fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_164 = and(_cs_T_329, _cs_T_330) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_237 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_237 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_26 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_164 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_26 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_26, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_164 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_164 = sub(addr_164, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_164 = tail(_offset_T_164, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_331 = geq(addr_164, UInt<23>(0h604000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_332 = leq(addr_164, UInt<23>(0h607fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_165 = and(_cs_T_331, _cs_T_332) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_238 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_238 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_1_io_portA_rd_T_5 = and(cs_165, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_1.io.portA.rd, _vram8x8_1_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_1_io_portA_wr_T_5 = and(cs_165, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_1.io.portA.wr, _vram8x8_1_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_1_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_1.io.portA.mask, _vram8x8_1_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_165 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_165 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_165 = sub(addr_165, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_165 = tail(_offset_T_165, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_333 = geq(addr_165, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_334 = leq(addr_165, UInt<23>(0h60ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_166 = and(_cs_T_333, _cs_T_334) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_239 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_239 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_27 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_166 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_27 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_27, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_166 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_166 = sub(addr_166, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_166 = tail(_offset_T_166, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_335 = geq(addr_166, UInt<23>(0h608000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_336 = leq(addr_166, UInt<23>(0h6fffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_167 = and(_cs_T_335, _cs_T_336) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_240 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_240 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_241 = and(cs_167, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_241 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_167 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_167 = sub(addr_167, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_167 = tail(_offset_T_167, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_337 = geq(addr_167, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_338 = leq(addr_167, UInt<23>(0h700fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_168 = and(_cs_T_337, _cs_T_338) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_242 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_242 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_2_io_portA_rd_T_2 = and(cs_168, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_2.io.portA.rd, _vram16x16_2_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_2_io_portA_wr_T_2 = and(cs_168, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_2.io.portA.wr, _vram16x16_2_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_2_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_2.io.portA.mask, _vram16x16_2_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_168 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_168 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_168 = sub(addr_168, UInt<23>(0h701000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_168 = tail(_offset_T_168, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_339 = geq(addr_168, UInt<23>(0h701000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_340 = leq(addr_168, UInt<23>(0h7017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_169 = and(_cs_T_339, _cs_T_340) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_243 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_243 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_2_io_portA_rd_T_2 = and(cs_169, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_2.io.portA.rd, _lineRam_2_io_portA_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_2_io_portA_wr_T_2 = and(cs_169, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_2.io.portA.wr, _lineRam_2_io_portA_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_2_io_portA_mask_T_2 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_2.io.portA.mask, _lineRam_2_io_portA_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_169 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_169 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_169 = sub(addr_169, UInt<23>(0h701800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_169 = tail(_offset_T_169, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_341 = geq(addr_169, UInt<23>(0h701800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_342 = leq(addr_169, UInt<23>(0h703fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_170 = and(_cs_T_341, _cs_T_342) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_244 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_244 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_28 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_170 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_28 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_28, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_170 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_170 = sub(addr_170, UInt<23>(0h704000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_170 = tail(_offset_T_170, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_343 = geq(addr_170, UInt<23>(0h704000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_344 = leq(addr_170, UInt<23>(0h707fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_171 = and(_cs_T_343, _cs_T_344) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_245 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_245 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_2_io_portA_rd_T_4 = and(cs_171, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_2.io.portA.rd, _vram8x8_2_io_portA_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_2_io_portA_wr_T_4 = and(cs_171, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_2.io.portA.wr, _vram8x8_2_io_portA_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_2_io_portA_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_2.io.portA.mask, _vram8x8_2_io_portA_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_171 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_171 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_171 = sub(addr_171, UInt<23>(0h708000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_171 = tail(_offset_T_171, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_345 = geq(addr_171, UInt<23>(0h708000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_346 = leq(addr_171, UInt<23>(0h70ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_172 = and(_cs_T_345, _cs_T_346) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_246 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_246 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_29 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_172 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_29 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_29, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_172 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_172 = sub(addr_172, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_172 = tail(_offset_T_172, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_347 = geq(addr_172, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_348 = leq(addr_172, UInt<24>(0h800003)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_173 = and(_cs_T_347, _cs_T_348) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_247 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_247 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_ymz_rd_T_4 = and(cs_173, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect io.soundCtrl.ymz.rd, _io_soundCtrl_ymz_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _io_soundCtrl_ymz_wr_T_4 = and(cs_173, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect io.soundCtrl.ymz.wr, _io_soundCtrl_ymz_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect io.soundCtrl.ymz.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _io_soundCtrl_ymz_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect io.soundCtrl.ymz.mask, _io_soundCtrl_ymz_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect io.soundCtrl.ymz.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_173 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, io.soundCtrl.ymz.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_173 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_173 = sub(addr_173, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_173 = tail(_offset_T_173, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_349 = geq(addr_173, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_350 = leq(addr_173, UInt<24>(0h900005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_174 = and(_cs_T_349, _cs_T_350) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_248 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_248 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_0_io_mem_rd_T_5 = and(cs_174, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_0.io.mem.rd, _layerRegs_0_io_mem_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_0_io_mem_wr_T_5 = and(cs_174, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_0.io.mem.wr, _layerRegs_0_io_mem_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_0.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_0_io_mem_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_0.io.mem.mask, _layerRegs_0_io_mem_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_0.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_174 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_0.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_174 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_174 = sub(addr_174, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_174 = tail(_offset_T_174, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_351 = geq(addr_174, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_352 = leq(addr_174, UInt<24>(0ha00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_175 = and(_cs_T_351, _cs_T_352) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_249 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_249 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_1_io_mem_rd_T_5 = and(cs_175, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_1.io.mem.rd, _layerRegs_1_io_mem_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_1_io_mem_wr_T_5 = and(cs_175, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_1.io.mem.wr, _layerRegs_1_io_mem_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_1.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_1_io_mem_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_1.io.mem.mask, _layerRegs_1_io_mem_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_1.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_175 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_1.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_175 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_175 = sub(addr_175, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_175 = tail(_offset_T_175, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_353 = geq(addr_175, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_354 = leq(addr_175, UInt<24>(0hb00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_176 = and(_cs_T_353, _cs_T_354) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_250 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_250 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_2_io_mem_rd_T_4 = and(cs_176, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_2.io.mem.rd, _layerRegs_2_io_mem_rd_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_2_io_mem_wr_T_4 = and(cs_176, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_2.io.mem.wr, _layerRegs_2_io_mem_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_2.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_2_io_mem_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_2.io.mem.mask, _layerRegs_2_io_mem_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_2.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_176 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_2.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_176 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_176 = sub(addr_176, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_176 = tail(_offset_T_176, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_355 = geq(addr_176, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_356 = leq(addr_176, UInt<24>(0hc0ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_177 = and(_cs_T_355, _cs_T_356) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_251 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_251 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _paletteRam_io_portA_rd_T_5 = and(cs_177, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect paletteRam.io.portA.rd, _paletteRam_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _paletteRam_io_portA_wr_T_5 = and(cs_177, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect paletteRam.io.portA.wr, _paletteRam_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect paletteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _paletteRam_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect paletteRam.io.portA.mask, _paletteRam_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect paletteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_177 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, paletteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_177 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_177 = sub(addr_177, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_177 = tail(_offset_T_177, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_357 = geq(addr_177, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_358 = leq(addr_177, UInt<24>(0hd00014)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_178 = and(_cs_T_357, _cs_T_358) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_252 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_252 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_178 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_178 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_178 = sub(addr_178, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_178 = tail(_offset_T_178, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_359 = geq(addr_178, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_360 = leq(addr_178, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_179 = and(_cs_T_359, _cs_T_360) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_253 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_253 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _eepromMem_wr_T_4 = and(cs_179, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect eepromMem.wr, _eepromMem_wr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect eepromMem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _eepromMem_mask_T_4 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect eepromMem.mask, _eepromMem_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect eepromMem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_254 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_255 = and(cs_179, _T_254) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_255 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_179 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_179 = sub(addr_179, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_179 = tail(_offset_T_179, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_361 = geq(addr_179, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_362 = leq(addr_179, UInt<24>(0hd00010)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_180 = and(_cs_T_361, _cs_T_362) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_256 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_256 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_257 = and(cs_180, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_257 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_180 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_180 = sub(addr_180, UInt<24>(0hd00012)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_180 = tail(_offset_T_180, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_363 = geq(addr_180, UInt<24>(0hd00012)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_364 = leq(addr_180, UInt<24>(0hd00012)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_181 = and(_cs_T_363, _cs_T_364) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_258 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_258 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_259 = and(cs_181, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_259 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
    node _T_260 = eq(io.gameIndex, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 393:21]
    when _T_260 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 393:42]
      node addr_181 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_181 = sub(addr_181, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_181 = tail(_offset_T_181, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_365 = geq(addr_181, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_366 = leq(addr_181, UInt<20>(0hfffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_182 = and(_cs_T_365, _cs_T_366) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_261 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_261 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_progRom_rd_T_6 = and(cs_182, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:20]
      connect io.progRom.rd, _io_progRom_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:14]
      node _io_progRom_addr_T_6 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 394:56]
      connect io.progRom.addr, _io_progRom_addr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 129:16]
      node _T_262 = and(cs_182, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:15]
      node _T_263 = and(_T_262, io.progRom.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:25]
      when _T_263 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:39]
        connect dinReg, io.progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 131:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 132:18]
      node addr_182 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_182 = sub(addr_182, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_182 = tail(_offset_T_182, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_367 = geq(addr_182, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_368 = leq(addr_182, UInt<22>(0h30ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_183 = and(_cs_T_367, _cs_T_368) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_264 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_264 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _mainRam_io_rd_T_6 = and(cs_183, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect mainRam.io.rd, _mainRam_io_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _mainRam_io_wr_T_6 = and(cs_183, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect mainRam.io.wr, _mainRam_io_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect mainRam.io.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _mainRam_io_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect mainRam.io.mask, _mainRam_io_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect mainRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_183 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, mainRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_183 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_183 = sub(addr_183, UInt<23>(0h408000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_183 = tail(_offset_T_183, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_369 = geq(addr_183, UInt<23>(0h408000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_370 = leq(addr_183, UInt<23>(0h408fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_184 = and(_cs_T_369, _cs_T_370) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_265 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_265 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _paletteRam_io_portA_rd_T_6 = and(cs_184, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect paletteRam.io.portA.rd, _paletteRam_io_portA_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _paletteRam_io_portA_wr_T_6 = and(cs_184, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect paletteRam.io.portA.wr, _paletteRam_io_portA_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      node _paletteRam_io_portA_addr_T_2 = bits(cpu.io.addr, 10, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 396:72]
      connect paletteRam.io.portA.addr, _paletteRam_io_portA_addr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _paletteRam_io_portA_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect paletteRam.io.portA.mask, _paletteRam_io_portA_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect paletteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_184 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, paletteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_184 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_184 = sub(addr_184, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_184 = tail(_offset_T_184, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_371 = geq(addr_184, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_372 = leq(addr_184, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_185 = and(_cs_T_371, _cs_T_372) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_266 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_266 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_267 = and(cs_185, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_267 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_185 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_185 = sub(addr_185, UInt<24>(0h880000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_185 = tail(_offset_T_185, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_373 = geq(addr_185, UInt<24>(0h880000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_374 = leq(addr_185, UInt<24>(0h880fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_186 = and(_cs_T_373, _cs_T_374) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_268 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_268 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_0_io_portA_rd_T_6 = and(cs_186, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_0.io.portA.rd, _vram16x16_0_io_portA_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_0_io_portA_wr_T_6 = and(cs_186, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_0.io.portA.wr, _vram16x16_0_io_portA_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_0_io_portA_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_0.io.portA.mask, _vram16x16_0_io_portA_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_186 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_186 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_186 = sub(addr_186, UInt<24>(0h881000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_186 = tail(_offset_T_186, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_375 = geq(addr_186, UInt<24>(0h881000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_376 = leq(addr_186, UInt<24>(0h8817ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_187 = and(_cs_T_375, _cs_T_376) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_269 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_269 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_0_io_portA_rd_T_6 = and(cs_187, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_0.io.portA.rd, _lineRam_0_io_portA_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_0_io_portA_wr_T_6 = and(cs_187, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_0.io.portA.wr, _lineRam_0_io_portA_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_0_io_portA_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_0.io.portA.mask, _lineRam_0_io_portA_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_187 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_187 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_187 = sub(addr_187, UInt<24>(0h881800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_187 = tail(_offset_T_187, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_377 = geq(addr_187, UInt<24>(0h881800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_378 = leq(addr_187, UInt<24>(0h883fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_188 = and(_cs_T_377, _cs_T_378) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_270 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_270 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_30 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_188 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_30 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_30, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_188 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_188 = sub(addr_188, UInt<24>(0h884000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_188 = tail(_offset_T_188, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_379 = geq(addr_188, UInt<24>(0h884000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_380 = leq(addr_188, UInt<24>(0h887fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_189 = and(_cs_T_379, _cs_T_380) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_271 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_271 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_0_io_portA_rd_T_6 = and(cs_189, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_0.io.portA.rd, _vram8x8_0_io_portA_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_0_io_portA_wr_T_6 = and(cs_189, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_0.io.portA.wr, _vram8x8_0_io_portA_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_0_io_portA_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_0.io.portA.mask, _vram8x8_0_io_portA_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_189 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_189 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_189 = sub(addr_189, UInt<24>(0h888000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_189 = tail(_offset_T_189, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_381 = geq(addr_189, UInt<24>(0h888000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_382 = leq(addr_189, UInt<24>(0h88ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_190 = and(_cs_T_381, _cs_T_382) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_272 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_272 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_31 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_190 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_31 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_31, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_190 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_190 = sub(addr_190, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_190 = tail(_offset_T_190, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_383 = geq(addr_190, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_384 = leq(addr_190, UInt<24>(0h900fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_191 = and(_cs_T_383, _cs_T_384) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_273 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_273 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_1_io_portA_rd_T_6 = and(cs_191, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_1.io.portA.rd, _vram16x16_1_io_portA_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_1_io_portA_wr_T_6 = and(cs_191, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_1.io.portA.wr, _vram16x16_1_io_portA_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_1_io_portA_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_1.io.portA.mask, _vram16x16_1_io_portA_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_191 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_191 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_191 = sub(addr_191, UInt<24>(0h901000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_191 = tail(_offset_T_191, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_385 = geq(addr_191, UInt<24>(0h901000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_386 = leq(addr_191, UInt<24>(0h9017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_192 = and(_cs_T_385, _cs_T_386) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_274 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_274 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_1_io_portA_rd_T_6 = and(cs_192, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_1.io.portA.rd, _lineRam_1_io_portA_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_1_io_portA_wr_T_6 = and(cs_192, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_1.io.portA.wr, _lineRam_1_io_portA_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_1_io_portA_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_1.io.portA.mask, _lineRam_1_io_portA_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_192 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_192 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_192 = sub(addr_192, UInt<24>(0h901800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_192 = tail(_offset_T_192, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_387 = geq(addr_192, UInt<24>(0h901800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_388 = leq(addr_192, UInt<24>(0h903fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_193 = and(_cs_T_387, _cs_T_388) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_275 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_275 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_32 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_193 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_32 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_32, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_193 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_193 = sub(addr_193, UInt<24>(0h904000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_193 = tail(_offset_T_193, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_389 = geq(addr_193, UInt<24>(0h904000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_390 = leq(addr_193, UInt<24>(0h907fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_194 = and(_cs_T_389, _cs_T_390) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_276 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_276 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_1_io_portA_rd_T_6 = and(cs_194, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_1.io.portA.rd, _vram8x8_1_io_portA_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_1_io_portA_wr_T_6 = and(cs_194, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_1.io.portA.wr, _vram8x8_1_io_portA_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_1.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_1_io_portA_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_1.io.portA.mask, _vram8x8_1_io_portA_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_1.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_194 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_1.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_194 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_194 = sub(addr_194, UInt<24>(0h908000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_194 = tail(_offset_T_194, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_391 = geq(addr_194, UInt<24>(0h908000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_392 = leq(addr_194, UInt<24>(0h90ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_195 = and(_cs_T_391, _cs_T_392) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_277 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_277 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_33 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_195 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_33 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_33, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_195 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_195 = sub(addr_195, UInt<24>(0h980000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_195 = tail(_offset_T_195, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_393 = geq(addr_195, UInt<24>(0h980000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_394 = leq(addr_195, UInt<24>(0h980fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_196 = and(_cs_T_393, _cs_T_394) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_278 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_278 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_2_io_portA_rd_T_3 = and(cs_196, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_2.io.portA.rd, _vram16x16_2_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_2_io_portA_wr_T_3 = and(cs_196, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_2.io.portA.wr, _vram16x16_2_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_2_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_2.io.portA.mask, _vram16x16_2_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_196 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_196 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_196 = sub(addr_196, UInt<24>(0h981000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_196 = tail(_offset_T_196, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_395 = geq(addr_196, UInt<24>(0h981000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_396 = leq(addr_196, UInt<24>(0h9817ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_197 = and(_cs_T_395, _cs_T_396) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_279 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_279 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_2_io_portA_rd_T_3 = and(cs_197, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_2.io.portA.rd, _lineRam_2_io_portA_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_2_io_portA_wr_T_3 = and(cs_197, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_2.io.portA.wr, _lineRam_2_io_portA_wr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_2_io_portA_mask_T_3 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_2.io.portA.mask, _lineRam_2_io_portA_mask_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_197 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_197 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_197 = sub(addr_197, UInt<24>(0h981800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_197 = tail(_offset_T_197, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_397 = geq(addr_197, UInt<24>(0h981800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_398 = leq(addr_197, UInt<24>(0h983fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_198 = and(_cs_T_397, _cs_T_398) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_280 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_280 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_34 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_198 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_34 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_34, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_198 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_198 = sub(addr_198, UInt<24>(0h984000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_198 = tail(_offset_T_198, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_399 = geq(addr_198, UInt<24>(0h984000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_400 = leq(addr_198, UInt<24>(0h987fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_199 = and(_cs_T_399, _cs_T_400) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_281 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_281 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_2_io_portA_rd_T_5 = and(cs_199, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_2.io.portA.rd, _vram8x8_2_io_portA_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_2_io_portA_wr_T_5 = and(cs_199, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_2.io.portA.wr, _vram8x8_2_io_portA_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_2.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_2_io_portA_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_2.io.portA.mask, _vram8x8_2_io_portA_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_2.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_199 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_2.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_199 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_199 = sub(addr_199, UInt<24>(0h988000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_199 = tail(_offset_T_199, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_401 = geq(addr_199, UInt<24>(0h988000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_402 = leq(addr_199, UInt<24>(0h98ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_200 = and(_cs_T_401, _cs_T_402) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_282 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_282 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_35 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_200 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_35 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_35, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_200 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_200 = sub(addr_200, UInt<24>(0ha80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_200 = tail(_offset_T_200, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_403 = geq(addr_200, UInt<24>(0ha80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_404 = leq(addr_200, UInt<24>(0ha80007)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_201 = and(_cs_T_403, _cs_T_404) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_283 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_283 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_284 = and(cs_201, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_284 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        node _dinReg_a_T_6 = eq(offset_200, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:20]
        node dinReg_a_6 = and(_dinReg_a_T_6, agalletIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:28]
        node _dinReg_T_36 = eq(offset_200, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:17]
        when _dinReg_T_36 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:26]
          connect videoIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:37]
        node _dinReg_T_37 = eq(offset_200, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:17]
        when _dinReg_T_37 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:26]
          connect unknownIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:39]
        node _dinReg_T_38 = eq(dinReg_a_6, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:9]
        node _dinReg_T_39 = eq(unknownIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:13]
        node _dinReg_T_40 = eq(videoIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:17]
        node _dinReg_T_41 = cat(_dinReg_T_38, _dinReg_T_39, _dinReg_T_40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:8]
        connect dinReg, _dinReg_T_41 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_201 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_201 = sub(addr_201, UInt<24>(0ha80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_201 = tail(_offset_T_201, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_405 = geq(addr_201, UInt<24>(0ha80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_406 = leq(addr_201, UInt<24>(0ha8000f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_202 = and(_cs_T_405, _cs_T_406) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_285 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_285 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      wire mem_6 : { wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 303:19]
      connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 304:8]
      connect spriteRegs.io.mem.wr, mem_6.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 305:8]
      connect spriteRegs.io.mem.addr, mem_6.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 306:10]
      connect spriteRegs.io.mem.mask, mem_6.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 307:10]
      connect spriteRegs.io.mem.din, mem_6.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 308:9]
      node _mem_wr_T_6 = and(cs_202, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect mem_6.wr, _mem_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect mem_6.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _mem_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect mem_6.mask, _mem_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect mem_6.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_286 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_287 = and(cs_202, _T_286) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_287 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_202 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_202 = sub(addr_202, UInt<24>(0ha80008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_202 = tail(_offset_T_202, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_407 = geq(addr_202, UInt<24>(0ha80008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_408 = leq(addr_202, UInt<24>(0ha80008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_203 = and(_cs_T_407, _cs_T_408) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_288 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_288 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_289 = and(cs_203, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_289 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.spriteFrameBufferSwap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 258:68]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_203 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_203 = sub(addr_203, UInt<24>(0ha8000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_203 = tail(_offset_T_203, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_409 = geq(addr_203, UInt<24>(0ha8000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_410 = leq(addr_203, UInt<24>(0ha8007f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_204 = and(_cs_T_409, _cs_T_410) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_290 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_290 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_204 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_204 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_204 = sub(addr_204, UInt<24>(0ha8006e)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_204 = tail(_offset_T_204, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_411 = geq(addr_204, UInt<24>(0ha8006e)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_412 = leq(addr_204, UInt<24>(0ha8006e)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_205 = and(_cs_T_411, _cs_T_412) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_291 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_291 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_292 = and(cs_205, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_292 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.soundCtrl.req, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 402:53]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_205 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_205 = sub(addr_205, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_205 = tail(_offset_T_205, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_413 = geq(addr_205, UInt<24>(0hb00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_414 = leq(addr_205, UInt<24>(0hb00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_206 = and(_cs_T_413, _cs_T_414) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_293 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_293 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_0_io_mem_rd_T_6 = and(cs_206, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_0.io.mem.rd, _layerRegs_0_io_mem_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_0_io_mem_wr_T_6 = and(cs_206, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_0.io.mem.wr, _layerRegs_0_io_mem_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_0.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_0_io_mem_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_0.io.mem.mask, _layerRegs_0_io_mem_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_0.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_206 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_0.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_206 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_206 = sub(addr_206, UInt<24>(0hb80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_206 = tail(_offset_T_206, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_415 = geq(addr_206, UInt<24>(0hb80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_416 = leq(addr_206, UInt<24>(0hb80005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_207 = and(_cs_T_415, _cs_T_416) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_294 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_294 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_1_io_mem_rd_T_6 = and(cs_207, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_1.io.mem.rd, _layerRegs_1_io_mem_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_1_io_mem_wr_T_6 = and(cs_207, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_1.io.mem.wr, _layerRegs_1_io_mem_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_1.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_1_io_mem_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_1.io.mem.mask, _layerRegs_1_io_mem_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_1.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_207 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_1.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_207 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_207 = sub(addr_207, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_207 = tail(_offset_T_207, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_417 = geq(addr_207, UInt<24>(0hc00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_418 = leq(addr_207, UInt<24>(0hc00005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_208 = and(_cs_T_417, _cs_T_418) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_295 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_295 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_2_io_mem_rd_T_5 = and(cs_208, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_2.io.mem.rd, _layerRegs_2_io_mem_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_2_io_mem_wr_T_5 = and(cs_208, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_2.io.mem.wr, _layerRegs_2_io_mem_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_2.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_2_io_mem_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_2.io.mem.mask, _layerRegs_2_io_mem_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_2.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_208 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_2.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_208 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_208 = sub(addr_208, UInt<24>(0hc80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_208 = tail(_offset_T_208, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_419 = geq(addr_208, UInt<24>(0hc80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_420 = leq(addr_208, UInt<24>(0hc80000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_209 = and(_cs_T_419, _cs_T_420) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_296 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_296 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_297 = and(cs_209, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_297 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_209 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_209 = sub(addr_209, UInt<24>(0hc80002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_209 = tail(_offset_T_209, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_421 = geq(addr_209, UInt<24>(0hc80002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_422 = leq(addr_209, UInt<24>(0hc80002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_210 = and(_cs_T_421, _cs_T_422) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_298 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_298 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_299 = and(cs_210, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_299 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_210 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_210 = sub(addr_210, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_210 = tail(_offset_T_210, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_423 = geq(addr_210, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_424 = leq(addr_210, UInt<24>(0hd00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_211 = and(_cs_T_423, _cs_T_424) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_300 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_300 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _eepromMem_wr_T_5 = and(cs_211, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect eepromMem.wr, _eepromMem_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect eepromMem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _eepromMem_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect eepromMem.mask, _eepromMem_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect eepromMem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_301 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_302 = and(cs_211, _T_301) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_302 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_211 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_211 = sub(addr_211, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_211 = tail(_offset_T_211, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_425 = geq(addr_211, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_426 = leq(addr_211, UInt<24>(0hd00002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_212 = and(_cs_T_425, _cs_T_426) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_303 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_303 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_212 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_212 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_212 = sub(addr_212, UInt<24>(0hf00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_212 = tail(_offset_T_212, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_427 = geq(addr_212, UInt<24>(0hf00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_428 = leq(addr_212, UInt<24>(0hf0ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_213 = and(_cs_T_427, _cs_T_428) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_304 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_304 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _spriteRam_io_portA_rd_T_6 = and(cs_213, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect spriteRam.io.portA.rd, _spriteRam_io_portA_rd_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _spriteRam_io_portA_wr_T_6 = and(cs_213, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect spriteRam.io.portA.wr, _spriteRam_io_portA_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect spriteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _spriteRam_io_portA_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect spriteRam.io.portA.mask, _spriteRam_io_portA_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect spriteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_213 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, spriteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
    node _T_305 = eq(io.gameIndex, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 414:21]
    when _T_305 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 414:40]
      node addr_213 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_213 = sub(addr_213, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_213 = tail(_offset_T_213, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_429 = geq(addr_213, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_430 = leq(addr_213, UInt<20>(0hfffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_214 = and(_cs_T_429, _cs_T_430) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_306 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_306 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_progRom_rd_T_7 = and(cs_214, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:20]
      connect io.progRom.rd, _io_progRom_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 128:14]
      node _io_progRom_addr_T_7 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 415:56]
      connect io.progRom.addr, _io_progRom_addr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 129:16]
      node _T_307 = and(cs_214, cpu.io.rw) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:15]
      node _T_308 = and(_T_307, io.progRom.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:25]
      when _T_308 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 130:39]
        connect dinReg, io.progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 131:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 132:18]
      node addr_214 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_214 = sub(addr_214, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_214 = tail(_offset_T_214, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_431 = geq(addr_214, UInt<21>(0h100000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_432 = leq(addr_214, UInt<21>(0h10ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_215 = and(_cs_T_431, _cs_T_432) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_309 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_309 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _mainRam_io_rd_T_7 = and(cs_215, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect mainRam.io.rd, _mainRam_io_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _mainRam_io_wr_T_7 = and(cs_215, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect mainRam.io.wr, _mainRam_io_wr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect mainRam.io.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _mainRam_io_mask_T_7 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect mainRam.io.mask, _mainRam_io_mask_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect mainRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_215 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, mainRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_215 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_215 = sub(addr_215, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_215 = tail(_offset_T_215, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_433 = geq(addr_215, UInt<22>(0h300000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_434 = leq(addr_215, UInt<22>(0h300003)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_216 = and(_cs_T_433, _cs_T_434) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_310 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_310 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _io_soundCtrl_ymz_rd_T_5 = and(cs_216, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect io.soundCtrl.ymz.rd, _io_soundCtrl_ymz_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _io_soundCtrl_ymz_wr_T_5 = and(cs_216, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect io.soundCtrl.ymz.wr, _io_soundCtrl_ymz_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect io.soundCtrl.ymz.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _io_soundCtrl_ymz_mask_T_5 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect io.soundCtrl.ymz.mask, _io_soundCtrl_ymz_mask_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect io.soundCtrl.ymz.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_216 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, io.soundCtrl.ymz.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_216 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_216 = sub(addr_216, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_216 = tail(_offset_T_216, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_435 = geq(addr_216, UInt<23>(0h400000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_436 = leq(addr_216, UInt<23>(0h40ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_217 = and(_cs_T_435, _cs_T_436) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_311 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_311 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _spriteRam_io_portA_rd_T_7 = and(cs_217, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect spriteRam.io.portA.rd, _spriteRam_io_portA_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _spriteRam_io_portA_wr_T_7 = and(cs_217, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect spriteRam.io.portA.wr, _spriteRam_io_portA_wr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect spriteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _spriteRam_io_portA_mask_T_7 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect spriteRam.io.portA.mask, _spriteRam_io_portA_mask_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect spriteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_217 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, spriteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_217 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_217 = sub(addr_217, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_217 = tail(_offset_T_217, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_437 = geq(addr_217, UInt<23>(0h500000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_438 = leq(addr_217, UInt<23>(0h500fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_218 = and(_cs_T_437, _cs_T_438) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_312 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_312 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram16x16_0_io_portA_rd_T_7 = and(cs_218, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram16x16_0.io.portA.rd, _vram16x16_0_io_portA_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram16x16_0_io_portA_wr_T_7 = and(cs_218, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram16x16_0.io.portA.wr, _vram16x16_0_io_portA_wr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram16x16_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram16x16_0_io_portA_mask_T_7 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram16x16_0.io.portA.mask, _vram16x16_0_io_portA_mask_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram16x16_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_218 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram16x16_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_218 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_218 = sub(addr_218, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_218 = tail(_offset_T_218, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_439 = geq(addr_218, UInt<23>(0h501000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_440 = leq(addr_218, UInt<23>(0h5017ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_219 = and(_cs_T_439, _cs_T_440) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_313 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_313 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _lineRam_0_io_portA_rd_T_7 = and(cs_219, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect lineRam_0.io.portA.rd, _lineRam_0_io_portA_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _lineRam_0_io_portA_wr_T_7 = and(cs_219, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect lineRam_0.io.portA.wr, _lineRam_0_io_portA_wr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect lineRam_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _lineRam_0_io_portA_mask_T_7 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect lineRam_0.io.portA.mask, _lineRam_0_io_portA_mask_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect lineRam_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_219 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, lineRam_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_219 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_219 = sub(addr_219, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_219 = tail(_offset_T_219, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_441 = geq(addr_219, UInt<23>(0h501800)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_442 = leq(addr_219, UInt<23>(0h503fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_220 = and(_cs_T_441, _cs_T_442) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_314 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_314 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_36 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_220 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_36 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_36, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_220 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_220 = sub(addr_220, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_220 = tail(_offset_T_220, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_443 = geq(addr_220, UInt<23>(0h504000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_444 = leq(addr_220, UInt<23>(0h507fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_221 = and(_cs_T_443, _cs_T_444) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_315 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_315 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _vram8x8_0_io_portA_rd_T_7 = and(cs_221, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect vram8x8_0.io.portA.rd, _vram8x8_0_io_portA_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _vram8x8_0_io_portA_wr_T_7 = and(cs_221, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect vram8x8_0.io.portA.wr, _vram8x8_0_io_portA_wr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect vram8x8_0.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _vram8x8_0_io_portA_mask_T_7 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect vram8x8_0.io.portA.mask, _vram8x8_0_io_portA_mask_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect vram8x8_0.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_221 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, vram8x8_0.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_221 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_221 = sub(addr_221, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_221 = tail(_offset_T_221, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_445 = geq(addr_221, UInt<23>(0h508000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_446 = leq(addr_221, UInt<23>(0h50ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_222 = and(_cs_T_445, _cs_T_446) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_316 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_316 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      reg tmp_37 : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 206:20]
      when cs_222 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, tmp_37 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            connect tmp_37, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 207:45]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_222 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_222 = sub(addr_222, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_222 = tail(_offset_T_222, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_447 = geq(addr_222, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_448 = leq(addr_222, UInt<23>(0h600007)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_223 = and(_cs_T_447, _cs_T_448) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_317 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_317 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_318 = and(cs_223, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_318 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        node _dinReg_a_T_7 = eq(offset_222, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:20]
        node dinReg_a_7 = and(_dinReg_a_T_7, agalletIrq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 219:28]
        node _dinReg_T_42 = eq(offset_222, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:17]
        when _dinReg_T_42 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:26]
          connect videoIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 222:37]
        node _dinReg_T_43 = eq(offset_222, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:17]
        when _dinReg_T_43 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:26]
          connect unknownIrq, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 223:39]
        node _dinReg_T_44 = eq(dinReg_a_7, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:9]
        node _dinReg_T_45 = eq(unknownIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:13]
        node _dinReg_T_46 = eq(videoIrq, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:17]
        node _dinReg_T_47 = cat(_dinReg_T_44, _dinReg_T_45, _dinReg_T_46) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 224:8]
        connect dinReg, _dinReg_T_47 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_223 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_223 = sub(addr_223, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_223 = tail(_offset_T_223, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_449 = geq(addr_223, UInt<23>(0h600000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_450 = leq(addr_223, UInt<23>(0h60000f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_224 = and(_cs_T_449, _cs_T_450) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_319 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_319 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      wire mem_7 : { wr : UInt<1>, addr : UInt<3>, mask : UInt<2>, din : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 303:19]
      connect spriteRegs.io.mem.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 304:8]
      connect spriteRegs.io.mem.wr, mem_7.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 305:8]
      connect spriteRegs.io.mem.addr, mem_7.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 306:10]
      connect spriteRegs.io.mem.mask, mem_7.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 307:10]
      connect spriteRegs.io.mem.din, mem_7.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 308:9]
      node _mem_wr_T_7 = and(cs_224, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect mem_7.wr, _mem_wr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect mem_7.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _mem_mask_T_7 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect mem_7.mask, _mem_mask_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect mem_7.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_320 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_321 = and(cs_224, _T_320) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_321 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]
      node addr_224 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_224 = sub(addr_224, UInt<23>(0h600008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_224 = tail(_offset_T_224, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_451 = geq(addr_224, UInt<23>(0h600008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_452 = leq(addr_224, UInt<23>(0h600008)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_225 = and(_cs_T_451, _cs_T_452) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_322 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_322 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_323 = and(cs_225, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:15]
      when _T_323 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 192:31]
        connect io.spriteFrameBufferSwap, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/main/Main.scala 258:68]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 194:18]
      node addr_225 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_225 = sub(addr_225, UInt<23>(0h60000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_225 = tail(_offset_T_225, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_453 = geq(addr_225, UInt<23>(0h60000a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_454 = leq(addr_225, UInt<23>(0h60007f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_226 = and(_cs_T_453, _cs_T_454) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_324 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_324 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      when cs_226 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 164:16]
        when readStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 165:26]
          connect dinReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 166:18]
        else :
          when writeStrobe : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 167:33]
            skip
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 170:18]
      node addr_226 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_226 = sub(addr_226, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_226 = tail(_offset_T_226, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_455 = geq(addr_226, UInt<23>(0h700000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_456 = leq(addr_226, UInt<23>(0h700005)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_227 = and(_cs_T_455, _cs_T_456) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_325 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_325 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _layerRegs_0_io_mem_rd_T_7 = and(cs_227, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect layerRegs_0.io.mem.rd, _layerRegs_0_io_mem_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _layerRegs_0_io_mem_wr_T_7 = and(cs_227, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect layerRegs_0.io.mem.wr, _layerRegs_0_io_mem_wr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect layerRegs_0.io.mem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _layerRegs_0_io_mem_mask_T_7 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect layerRegs_0.io.mem.mask, _layerRegs_0_io_mem_mask_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect layerRegs_0.io.mem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_227 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, layerRegs_0.io.mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_227 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_227 = sub(addr_227, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_227 = tail(_offset_T_227, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_457 = geq(addr_227, UInt<24>(0h800000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_458 = leq(addr_227, UInt<24>(0h80ffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_228 = and(_cs_T_457, _cs_T_458) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_326 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_326 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _paletteRam_io_portA_rd_T_7 = and(cs_228, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:20]
      connect paletteRam.io.portA.rd, _paletteRam_io_portA_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 103:14]
      node _paletteRam_io_portA_wr_T_7 = and(cs_228, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:20]
      connect paletteRam.io.portA.wr, _paletteRam_io_portA_wr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 104:14]
      connect paletteRam.io.portA.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 105:16]
      node _paletteRam_io_portA_mask_T_7 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:27]
      connect paletteRam.io.portA.mask, _paletteRam_io_portA_mask_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 106:16]
      connect paletteRam.io.portA.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 107:15]
      when cs_228 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 108:16]
        connect dinReg, paletteRam.io.portA.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 109:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 110:18]
      node addr_228 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_228 = sub(addr_228, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_228 = tail(_offset_T_228, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_459 = geq(addr_228, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_460 = leq(addr_228, UInt<24>(0h900000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_229 = and(_cs_T_459, _cs_T_460) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_327 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_327 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_328 = and(cs_229, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_328 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_229 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_229 = sub(addr_229, UInt<24>(0h900002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_229 = tail(_offset_T_229, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_461 = geq(addr_229, UInt<24>(0h900002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_462 = leq(addr_229, UInt<24>(0h900002)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_230 = and(_cs_T_461, _cs_T_462) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_329 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_329 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _T_330 = and(cs_230, readStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:15]
      when _T_330 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 180:30]
        connect dinReg, input1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 181:16]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 182:18]
      node addr_230 = cat(cpu.io.addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 81:25]
      node _offset_T_230 = sub(addr_230, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node offset_230 = tail(_offset_T_230, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 84:23]
      node _cs_T_463 = geq(addr_230, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_464 = leq(addr_230, UInt<24>(0ha00000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_231 = and(_cs_T_463, _cs_T_464) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_331 = eq(cpu.io.as, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:10]
      when _T_331 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:19]
        connect dtackReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 226:30]
      connect cpu.io.din, dinReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 229:13]
      connect cpu.io.dtack, dtackReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 230:15]
      node _eepromMem_wr_T_6 = and(cs_231, writeStrobe) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:20]
      connect eepromMem.wr, _eepromMem_wr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 150:14]
      connect eepromMem.addr, cpu.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 151:16]
      node _eepromMem_mask_T_6 = cat(cpu.io.uds, cpu.io.lds) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:27]
      connect eepromMem.mask, _eepromMem_mask_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 152:16]
      connect eepromMem.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 153:15]
      node _T_332 = eq(cpu.io.rw, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:18]
      node _T_333 = and(cs_231, _T_332) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:15]
      when _T_333 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:27]
        connect dtackReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/m68k/MemMap.scala 154:38]


  module ReadDataFreezer : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    output io : { flip targetClock : Clock, flip in : { rd : UInt<1>, addr : UInt<20>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<20>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 96:14]

    regreset clear_s : UInt<1>, io.targetClock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 242:26]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:18]
      node _clear_s_dataReg_T = eq(clear_s, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:31]
      connect clear_s, _clear_s_dataReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:28]
    reg clear_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:40]
    connect clear_REG, clear_s @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:40]
    node clear = xor(clear_s, clear_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:31]
    regreset wait_n_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 188:28]
    when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:13]
      connect wait_n_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:25]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:53]
        connect wait_n_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:65]
    node _wait_n_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:24]
    node _wait_n_T_1 = and(wait_n_enableReg, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:21]
    node wait_n = or(io.out.wait_n, _wait_n_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:7]
    regreset valid_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 188:28]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:13]
      connect valid_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:25]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:53]
        connect valid_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:65]
    node _valid_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:24]
    node _valid_T_1 = and(valid_enableReg, _valid_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:21]
    node valid = or(io.out.valid, _valid_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:7]
    reg data_dataReg : UInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
      connect data_dataReg, io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
    regreset data_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 204:28]
    when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:17]
      connect data_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:29]
    else :
      when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:54]
        connect data_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:66]
    node _data_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:22]
    node _data_T_1 = and(data_enableReg, _data_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:19]
    node data = mux(_data_T_1, data_dataReg, io.out.dout) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:8]
    regreset pendingRead : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 116:28]
    node effectiveRead = and(io.in.rd, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 117:32]
    reg clearRead_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:35]
    connect clearRead_REG, valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:35]
    node clearRead = and(clear, clearRead_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:25]
    when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:23]
      connect pendingRead, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:37]
    else :
      when clearRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:69]
        connect pendingRead, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:83]
    connect io.out, io.in @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 122:9]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 125:16]
    connect io.in.valid, valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 126:15]
    connect io.in.dout, data @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 127:14]
    node _io_out_rd_T = eq(pendingRead, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:29]
    node _io_out_rd_T_1 = or(_io_out_rd_T, clearRead) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:42]
    node _io_out_rd_T_2 = and(io.in.rd, _io_out_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:25]
    connect io.out.rd, _io_out_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:13]


  module DataFreezer : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 149:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 149:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 149:7]
    output io : { flip targetClock : Clock, flip in : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 150:14]

    regreset clear_s : UInt<1>, io.targetClock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 242:26]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:18]
      node _clear_s_dataReg_T = eq(clear_s, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:31]
      connect clear_s, _clear_s_dataReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:28]
    reg clear_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:40]
    connect clear_REG, clear_s @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:40]
    node clear = xor(clear_s, clear_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:31]
    regreset wait_n_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 188:28]
    when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:13]
      connect wait_n_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:25]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:53]
        connect wait_n_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:65]
    node _wait_n_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:24]
    node _wait_n_T_1 = and(wait_n_enableReg, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:21]
    node wait_n = or(io.out.wait_n, _wait_n_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:7]
    regreset valid_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 188:28]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:13]
      connect valid_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:25]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:53]
        connect valid_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:65]
    node _valid_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:24]
    node _valid_T_1 = and(valid_enableReg, _valid_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:21]
    node valid = or(io.out.valid, _valid_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:7]
    reg data_dataReg : UInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
      connect data_dataReg, io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
    regreset data_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 204:28]
    when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:17]
      connect data_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:29]
    else :
      when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:54]
        connect data_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:66]
    node _data_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:22]
    node _data_T_1 = and(data_enableReg, _data_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:19]
    node data = mux(_data_T_1, data_dataReg, io.out.dout) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:8]
    regreset pendingRead : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 170:28]
    regreset pendingWrite : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 171:29]
    node effectiveRead = and(io.in.rd, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 172:32]
    node effectiveWrite = and(io.in.wr, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 173:33]
    reg clearRead_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 174:35]
    connect clearRead_REG, valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 174:35]
    node clearRead = and(clear, clearRead_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 174:25]
    when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 176:23]
      connect pendingRead, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 176:37]
    else :
      when clearRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 176:69]
        connect pendingRead, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 176:83]
    when effectiveWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 177:24]
      connect pendingWrite, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 177:39]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 177:72]
        connect pendingWrite, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 177:87]
    connect io.out, io.in @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 180:9]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 183:16]
    connect io.in.valid, valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 184:15]
    connect io.in.dout, data @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 185:14]
    node _io_out_rd_T = eq(pendingRead, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 186:29]
    node _io_out_rd_T_1 = or(_io_out_rd_T, clearRead) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 186:42]
    node _io_out_rd_T_2 = and(io.in.rd, _io_out_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 186:25]
    connect io.out.rd, _io_out_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 186:13]
    node _io_out_wr_T = eq(pendingWrite, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 187:29]
    node _io_out_wr_T_1 = or(_io_out_wr_T, clear) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 187:43]
    node _io_out_wr_T_2 = and(io.in.wr, _io_out_wr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 187:25]
    connect io.out.wr, _io_out_wr_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 187:13]
    node _T = asUInt(reset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 189:9]
    node _T_1 = eq(_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 189:9]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 189:9]
      skip
      layerblock Verification : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 189:9]
        printf(clock, UInt<1>(0h1), "DataFreezer(read: %d, write: %d, wait: %d, valid: %d, clear: %d)\n", io.out.rd, io.out.wr, wait_n, valid, clear) : printf @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 189:9]


  extmodule T80s : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 75:9]
    input RESET_n : Reset
    input CLK : Clock
    input CEN : UInt<1>
    input WAIT_n : UInt<1>
    input INT_n : UInt<1>
    input NMI_n : UInt<1>
    input BUSRQ_n : UInt<1>
    output M1_n : UInt<1>
    output MREQ_n : UInt<1>
    output IORQ_n : UInt<1>
    output RD_n : UInt<1>
    output WR_n : UInt<1>
    output RFSH_n : UInt<1>
    output HALT_n : UInt<1>
    output BUSAK_n : UInt<1>
    output A : UInt<16>
    input DI : UInt<8>
    output DO : UInt<8>
    output REG : UInt<211>
    defname = T80s

  module CPU_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 71:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 71:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 71:7]
    output io : { flip halt : UInt<1>, addr : UInt<16>, flip din : UInt<8>, dout : UInt<8>, rd : UInt<1>, wr : UInt<1>, rfsh : UInt<1>, mreq : UInt<1>, iorq : UInt<1>, flip int : UInt<1>, flip nmi : UInt<1>, m1 : UInt<1>, busak : UInt<1>, regs : { iy : UInt<16>, hl_ : UInt<16>, de_ : UInt<16>, bc_ : UInt<16>, ix : UInt<16>, hl : UInt<16>, de : UInt<16>, bc : UInt<16>, pc : UInt<16>, sp : UInt<16>, r : UInt<8>, i : UInt<8>, f_ : UInt<8>, a_ : UInt<8>, f : UInt<8>, a : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 72:14]

    regreset cen_value : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire cen : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect cen, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect cen_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node cen_wrap_wrap = eq(cen_value, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _cen_wrap_value_T = add(cen_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _cen_wrap_value_T_1 = tail(_cen_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect cen_value, _cen_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect cen, cen_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    inst cpu of T80s @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 101:19]
    node _cpu_io_RESET_n_T = asUInt(reset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 102:28]
    node _cpu_io_RESET_n_T_1 = eq(_cpu_io_RESET_n_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 102:21]
    connect cpu.RESET_n, _cpu_io_RESET_n_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 102:18]
    connect cpu.CLK, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 103:14]
    connect cpu.CEN, cen @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 104:14]
    node _cpu_io_WAIT_n_T = eq(io.halt, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 105:20]
    connect cpu.WAIT_n, _cpu_io_WAIT_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 105:17]
    node _cpu_io_INT_n_T = eq(io.int, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 106:19]
    connect cpu.INT_n, _cpu_io_INT_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 106:16]
    node _cpu_io_NMI_n_T = eq(io.nmi, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 107:19]
    connect cpu.NMI_n, _cpu_io_NMI_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 107:16]
    connect cpu.BUSRQ_n, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 108:18]
    connect cpu.DI, io.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 109:13]
    node _io_mreq_T = eq(cpu.MREQ_n, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 110:14]
    connect io.mreq, _io_mreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 110:11]
    node _io_iorq_T = eq(cpu.IORQ_n, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 111:14]
    connect io.iorq, _io_iorq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 111:11]
    node _io_rd_T = eq(cpu.RD_n, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 112:12]
    connect io.rd, _io_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 112:9]
    node _io_wr_T = eq(cpu.WR_n, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 113:12]
    connect io.wr, _io_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 113:9]
    node _io_rfsh_T = eq(cpu.RFSH_n, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 114:14]
    connect io.rfsh, _io_rfsh_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 114:11]
    node _io_busak_T = eq(cpu.BUSAK_n, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 115:15]
    connect io.busak, _io_busak_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 115:12]
    node _io_m1_T = eq(cpu.M1_n, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 116:12]
    connect io.m1, _io_m1_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 116:9]
    connect io.addr, cpu.A @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 117:11]
    connect io.dout, cpu.DO @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 118:11]
    node _io_regs_T = bits(cpu.REG, 207, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_1 = bits(_io_regs_T, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_2 = bits(_io_regs_T, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_3 = bits(_io_regs_T, 23, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_4 = bits(_io_regs_T, 31, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_5 = bits(_io_regs_T, 39, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_6 = bits(_io_regs_T, 47, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_7 = bits(_io_regs_T, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_8 = bits(_io_regs_T, 79, 64) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_9 = bits(_io_regs_T, 95, 80) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_10 = bits(_io_regs_T, 111, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_11 = bits(_io_regs_T, 127, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_12 = bits(_io_regs_T, 143, 128) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_13 = bits(_io_regs_T, 159, 144) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_14 = bits(_io_regs_T, 175, 160) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_15 = bits(_io_regs_T, 191, 176) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    node _io_regs_T_16 = bits(_io_regs_T, 207, 192) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    wire _io_regs_WIRE : { iy : UInt<16>, hl_ : UInt<16>, de_ : UInt<16>, bc_ : UInt<16>, ix : UInt<16>, hl : UInt<16>, de : UInt<16>, bc : UInt<16>, pc : UInt<16>, sp : UInt<16>, r : UInt<8>, i : UInt<8>, f_ : UInt<8>, a_ : UInt<8>, f : UInt<8>, a : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.a, _io_regs_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.f, _io_regs_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.a_, _io_regs_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.f_, _io_regs_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.i, _io_regs_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.r, _io_regs_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.sp, _io_regs_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.pc, _io_regs_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.bc, _io_regs_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.de, _io_regs_T_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.hl, _io_regs_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.ix, _io_regs_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.bc_, _io_regs_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.de_, _io_regs_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.hl_, _io_regs_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect _io_regs_WIRE.iy, _io_regs_T_16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:33]
    connect io.regs, _io_regs_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/CPU.scala 119:11]


  extmodule single_port_ram_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 53:9]
    input clk : Clock
    input rd : UInt<1>
    input wr : UInt<1>
    input addr : UInt<13>
    input mask : UInt<1>
    input din : UInt<8>
    output dout : UInt<8>
    defname = single_port_ram
    parameter ADDR_WIDTH = 13
    parameter DATA_WIDTH = 8
    parameter DEPTH = 0
    parameter MASK_ENABLE = "FALSE"

  module SinglePortRam_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 45:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 45:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 45:7]
    input io : { rd : UInt<1>, wr : UInt<1>, addr : UInt<13>, mask : UInt<1>, din : UInt<8>, flip dout : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 49:14]

    inst ram of single_port_ram_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 72:19]
    connect ram.clk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 73:14]
    connect ram.rd, io.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 74:13]
    connect ram.wr, io.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 75:13]
    connect ram.addr, io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 76:15]
    connect ram.mask, io.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 77:15]
    connect ram.din, io.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 78:14]
    connect io.dout, ram.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/SinglePortRam.scala 79:11]


  module NMK112 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 59:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 59:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 59:7]
    output io : { flip cpu : { wr : UInt<1>, addr : UInt<23>, mask : UInt<2>, din : UInt<16>}, addr : { flip in : UInt<25>, out : UInt<25>}[2], flip mask : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 60:14]

    reg pageTableReg : UInt<5>[4][2], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 85:25]
    when io.cpu.wr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 88:19]
      node chip = bits(io.cpu.addr, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 89:27]
      node bank = bits(io.cpu.addr, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 90:27]
      connect pageTableReg[chip][bank], io.cpu.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 91:30]
    node _io_addr_0_out_T = bits(io.mask, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 96:80]
    node _io_addr_0_out_bank_T = gt(io.addr[0].in, UInt<11>(0h400)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:33]
    node _io_addr_0_out_bank_T_1 = or(_io_addr_0_out_T, _io_addr_0_out_bank_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:25]
    node _io_addr_0_out_bank_T_2 = bits(io.addr[0].in, 17, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:48]
    node _io_addr_0_out_bank_T_3 = bits(io.addr[0].in, 9, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:62]
    node io_addr_0_out_bank = mux(_io_addr_0_out_bank_T_1, _io_addr_0_out_bank_T_2, _io_addr_0_out_bank_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:19]
    node _io_addr_0_out_T_1 = bits(io.addr[0].in, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 128:28]
    node _io_addr_0_out_T_2 = cat(pageTableReg[0][io_addr_0_out_bank], _io_addr_0_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 128:21]
    connect io.addr[0].out, _io_addr_0_out_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 96:20]
    node _io_addr_1_out_T = bits(io.mask, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 96:80]
    node _io_addr_1_out_bank_T = gt(io.addr[1].in, UInt<11>(0h400)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:33]
    node _io_addr_1_out_bank_T_1 = or(_io_addr_1_out_T, _io_addr_1_out_bank_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:25]
    node _io_addr_1_out_bank_T_2 = bits(io.addr[1].in, 17, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:48]
    node _io_addr_1_out_bank_T_3 = bits(io.addr[1].in, 9, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:62]
    node io_addr_1_out_bank = mux(_io_addr_1_out_bank_T_1, _io_addr_1_out_bank_T_2, _io_addr_1_out_bank_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 127:19]
    node _io_addr_1_out_T_1 = bits(io.addr[1].in, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 128:28]
    node _io_addr_1_out_T_2 = cat(pageTableReg[1][io_addr_1_out_bank], _io_addr_1_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 128:21]
    connect io.addr[1].out, _io_addr_1_out_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 96:20]


  extmodule jt6295 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 77:9]
    input rst : UInt<1>
    input clk : UInt<1>
    input cen : UInt<1>
    input ss : UInt<1>
    input wrn : UInt<1>
    input din : UInt<8>
    output dout : UInt<8>
    output rom_addr : UInt<18>
    input rom_data : UInt<8>
    input rom_ok : UInt<1>
    output sound : SInt<14>
    output sample : UInt<1>
    defname = jt6295

  module OKIM6295 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 67:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 67:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 67:7]
    output io : { flip cpu : { rd : UInt<1>, wr : UInt<1>, addr : UInt<1>, mask : UInt<1>, din : UInt<8>, flip dout : UInt<8>}, rom : { rd : UInt<1>, addr : UInt<18>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}, audio : { valid : UInt<1>, bits : SInt<14>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 68:14]

    inst adpcm of jt6295 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 96:21]
    node _adpcm_io_rst_T = asUInt(reset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 97:25]
    connect adpcm.rst, _adpcm_io_rst_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 97:16]
    node _adpcm_io_clk_T = asUInt(clock) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 98:25]
    node _adpcm_io_clk_T_1 = bits(_adpcm_io_clk_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 98:25]
    connect adpcm.clk, _adpcm_io_clk_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 98:16]
    wire adpcm_io_cen_next : UInt<17> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 39:18]
    node _adpcm_io_cen_counter_T = tail(adpcm_io_cen_next, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:34]
    reg adpcm_io_cen_counter : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:24]
    connect adpcm_io_cen_counter, _adpcm_io_cen_counter_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:24]
    node _adpcm_io_cen_clockEnable_T = head(adpcm_io_cen_next, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:38]
    node _adpcm_io_cen_clockEnable_T_1 = bits(_adpcm_io_cen_clockEnable_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:42]
    reg adpcm_io_cen_clockEnable : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:28]
    connect adpcm_io_cen_clockEnable, _adpcm_io_cen_clockEnable_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:28]
    node _adpcm_io_cen_next_T = add(adpcm_io_cen_counter, UInt<12>(0h873)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 42:19]
    connect adpcm_io_cen_next, _adpcm_io_cen_next_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 42:8]
    connect adpcm.cen, adpcm_io_cen_clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 99:16]
    connect adpcm.ss, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 100:15]
    node _adpcm_io_wrn_T = eq(io.cpu.wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 102:19]
    connect adpcm.wrn, _adpcm_io_wrn_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 102:16]
    connect adpcm.din, io.cpu.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 103:16]
    connect io.cpu.dout, adpcm.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 104:15]
    connect io.rom.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 106:13]
    connect io.rom.addr, adpcm.rom_addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 107:15]
    connect adpcm.rom_data, io.rom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 108:21]
    connect adpcm.rom_ok, io.rom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 109:19]
    connect io.audio.valid, adpcm.sample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 111:18]
    connect io.audio.bits, adpcm.sound @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 112:17]


  extmodule jt6295_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 77:9]
    input rst : UInt<1>
    input clk : UInt<1>
    input cen : UInt<1>
    input ss : UInt<1>
    input wrn : UInt<1>
    input din : UInt<8>
    output dout : UInt<8>
    output rom_addr : UInt<18>
    input rom_data : UInt<8>
    input rom_ok : UInt<1>
    output sound : SInt<14>
    output sample : UInt<1>
    defname = jt6295

  module OKIM6295_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 67:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 67:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 67:7]
    output io : { flip cpu : { rd : UInt<1>, wr : UInt<1>, addr : UInt<1>, mask : UInt<1>, din : UInt<8>, flip dout : UInt<8>}, rom : { rd : UInt<1>, addr : UInt<18>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}, audio : { valid : UInt<1>, bits : SInt<14>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 68:14]

    inst adpcm of jt6295_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 96:21]
    node _adpcm_io_rst_T = asUInt(reset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 97:25]
    connect adpcm.rst, _adpcm_io_rst_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 97:16]
    node _adpcm_io_clk_T = asUInt(clock) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 98:25]
    node _adpcm_io_clk_T_1 = bits(_adpcm_io_clk_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 98:25]
    connect adpcm.clk, _adpcm_io_clk_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 98:16]
    wire adpcm_io_cen_next : UInt<17> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 39:18]
    node _adpcm_io_cen_counter_T = tail(adpcm_io_cen_next, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:34]
    reg adpcm_io_cen_counter : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:24]
    connect adpcm_io_cen_counter, _adpcm_io_cen_counter_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:24]
    node _adpcm_io_cen_clockEnable_T = head(adpcm_io_cen_next, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:38]
    node _adpcm_io_cen_clockEnable_T_1 = bits(_adpcm_io_cen_clockEnable_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:42]
    reg adpcm_io_cen_clockEnable : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:28]
    connect adpcm_io_cen_clockEnable, _adpcm_io_cen_clockEnable_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:28]
    node _adpcm_io_cen_next_T = add(adpcm_io_cen_counter, UInt<13>(0h10e5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 42:19]
    connect adpcm_io_cen_next, _adpcm_io_cen_next_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 42:8]
    connect adpcm.cen, adpcm_io_cen_clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 99:16]
    connect adpcm.ss, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 100:15]
    node _adpcm_io_wrn_T = eq(io.cpu.wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 102:19]
    connect adpcm.wrn, _adpcm_io_wrn_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 102:16]
    connect adpcm.din, io.cpu.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 103:16]
    connect io.cpu.dout, adpcm.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 104:15]
    connect io.rom.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 106:13]
    connect io.rom.addr, adpcm.rom_addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 107:15]
    connect adpcm.rom_data, io.rom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 108:21]
    connect adpcm.rom_ok, io.rom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 109:19]
    connect io.audio.valid, adpcm.sample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 111:18]
    connect io.audio.bits, adpcm.sound @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/OKIM6295.scala 112:17]


  module ADPCM : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 45:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 45:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 45:7]
    output io : { flip data : UInt<4>, flip in : { step : SInt<17>, sample : SInt<17>}, out : { step : SInt<17>, sample : SInt<17>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 55:14]

    wire STEP_LUT : SInt<11>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    connect STEP_LUT[0], SInt<9>(0he6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    connect STEP_LUT[1], SInt<9>(0he6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    connect STEP_LUT[2], SInt<9>(0he6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    connect STEP_LUT[3], SInt<9>(0he6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    connect STEP_LUT[4], SInt<10>(0h133) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    connect STEP_LUT[5], SInt<10>(0h199) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    connect STEP_LUT[6], SInt<11>(0h200) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    connect STEP_LUT[7], SInt<11>(0h266) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 47:25]
    wire DELTA_LUT : SInt<5>[16] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[0], SInt<2>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[1], SInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[2], SInt<4>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[3], SInt<4>(0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[4], SInt<5>(0h9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[5], SInt<5>(0hb) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[6], SInt<5>(0hd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[7], SInt<5>(0hf) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[8], SInt<1>(-0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[9], SInt<3>(-0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[10], SInt<4>(-0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[11], SInt<4>(-0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[12], SInt<5>(-0h9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[13], SInt<5>(-0hb) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[14], SInt<5>(-0hd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    connect DELTA_LUT[15], SInt<5>(-0hf) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 50:40]
    node _step_T = bits(io.data, 2, 0)
    node _step_T_1 = mul(io.in.step, STEP_LUT[_step_T]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 75:27]
    node step = shr(_step_T_1, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 75:48]
    node _io_out_step_T = lt(step, SInt<8>(0h7f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_out_step_T_1 = mux(_io_out_step_T, SInt<8>(0h7f), step) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_out_step_T_2 = lt(_io_out_step_T_1, SInt<16>(0h6000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    node _io_out_step_T_3 = mux(_io_out_step_T_2, _io_out_step_T_1, SInt<16>(0h6000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    connect io.out.step, _io_out_step_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 76:15]
    node _delta_T = mul(io.in.step, DELTA_LUT[io.data]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 79:28]
    node delta = shr(_delta_T, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 79:50]
    node _io_out_sample_T = add(io.in.sample, delta) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 80:44]
    node _io_out_sample_T_1 = lt(_io_out_sample_T, SInt<16>(-0h8000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_out_sample_T_2 = mux(_io_out_sample_T_1, SInt<16>(-0h8000), _io_out_sample_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_out_sample_T_3 = lt(_io_out_sample_T_2, SInt<16>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    node _io_out_sample_T_4 = mux(_io_out_sample_T_3, _io_out_sample_T_2, SInt<16>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    connect io.out.sample, _io_out_sample_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ADPCM.scala 80:17]


  module LERP : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 43:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 43:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 43:7]
    output io : { flip samples : SInt<17>[2], flip index : UInt<10>, out : SInt<17>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 44:14]

    node slope = sub(io.samples[1], io.samples[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 54:29]
    node _offset_T = cvt(io.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 55:25]
    node _offset_T_1 = mul(slope, _offset_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 55:25]
    node _offset_T_2 = tail(_offset_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 55:25]
    node offset = asSInt(_offset_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 55:25]
    node _io_out_T = bits(offset, 25, 9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 56:19]
    node _io_out_T_1 = asSInt(_io_out_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 56:66]
    node _io_out_T_2 = add(_io_out_T_1, io.samples[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 56:73]
    node _io_out_T_3 = tail(_io_out_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 56:73]
    node _io_out_T_4 = asSInt(_io_out_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 56:73]
    connect io.out, _io_out_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/LERP.scala 56:10]


  module AudioPipeline : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 54:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 54:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 54:7]
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { state : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>}, pitch : UInt<8>, level : UInt<8>, pan : UInt<4>}}, out : { valid : UInt<1>, bits : { state : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>}, audio : { left : SInt<17>, right : SInt<17>}}}, flip pcmData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, flip loopStart : UInt<1>, debug : { idle : UInt<1>, check : UInt<1>, fetch : UInt<1>, decode : UInt<1>, interpolate : UInt<1>, level : UInt<1>, pan : UInt<1>, done : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 55:14]

    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 97:25]
    node _inputReg_T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    reg inputReg : { state : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>}, pitch : UInt<8>, level : UInt<8>, pan : UInt<4>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 98:27]
    when _inputReg_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 98:27]
      connect inputReg, io.in.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 98:27]
    reg sampleReg : SInt<17>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 99:22]
    reg audioReg : { left : SInt<17>, right : SInt<17>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 100:21]
    node _pcmDataReg_T = and(io.pcmData.ready, io.pcmData.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    reg pcmDataReg : UInt<4>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 101:29]
    when _pcmDataReg_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 101:29]
      connect pcmDataReg, io.pcmData.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 101:29]
    inst adpcm of ADPCM @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 104:21]
    connect adpcm.clock, clock
    connect adpcm.reset, reset
    connect adpcm.io.data, pcmDataReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 108:17]
    connect adpcm.io.in.step, inputReg.state.adpcmStep @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 109:20]
    connect adpcm.io.in.sample, inputReg.state.samples[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 110:22]
    inst lerp of LERP @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 113:20]
    connect lerp.clock, clock
    connect lerp.reset, reset
    connect lerp.io.samples[0], inputReg.state.samples[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 117:19]
    connect lerp.io.samples[1], inputReg.state.samples[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 117:19]
    connect lerp.io.index, inputReg.state.lerpIndex @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 118:17]
    node _T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 125:17]
    when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 125:35]
      node _T_1 = eq(inputReg.state.loopEnable, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 126:26]
      node _T_2 = and(io.loopStart, _T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 126:23]
      when _T_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 126:54]
        connect inputReg.state.loopEnable, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 127:33]
        connect inputReg.state.loopStep, adpcm.io.out.step @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 128:31]
        connect inputReg.state.loopSample, adpcm.io.out.sample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 129:33]
      node _step_T = and(io.loopStart, inputReg.state.loopEnable) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 131:33]
      node step = mux(_step_T, inputReg.state.loopStep, adpcm.io.out.step) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 131:19]
      node _sample_T = and(io.loopStart, inputReg.state.loopEnable) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 132:35]
      node sample = mux(_sample_T, inputReg.state.loopSample, adpcm.io.out.sample) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 132:21]
      connect inputReg.state.adpcmStep, step @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 57:15]
      wire _WIRE : SInt<17>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 58:23]
      connect _WIRE[0], inputReg.state.samples[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 58:23]
      connect _WIRE[1], sample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 58:23]
      connect inputReg.state.samples, _WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 58:13]
    node _T_3 = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 137:17]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 137:40]
      node _index_T = add(inputReg.state.lerpIndex, inputReg.pitch) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 63:27]
      node _index_T_1 = tail(_index_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 63:27]
      node _index_T_2 = add(_index_T_1, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 63:35]
      node index = tail(_index_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 63:35]
      node _inputReg_state_underflow_T = head(index, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 64:28]
      connect inputReg.state.underflow, _inputReg_state_underflow_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 64:15]
      node _inputReg_state_lerpIndex_T = tail(index, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 65:28]
      connect inputReg.state.lerpIndex, _inputReg_state_lerpIndex_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 65:15]
      connect sampleReg, lerp.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 139:15]
    node _T_4 = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 143:17]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 143:34]
      node _sampleReg_T = add(inputReg.level, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 144:46]
      node _sampleReg_T_1 = cvt(_sampleReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 144:28]
      node _sampleReg_T_2 = mul(sampleReg, _sampleReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 144:28]
      node _sampleReg_T_3 = tail(_sampleReg_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 144:28]
      node _sampleReg_T_4 = asSInt(_sampleReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 144:28]
      node _sampleReg_T_5 = shr(_sampleReg_T_4, 9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 144:54]
      connect sampleReg, _sampleReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 144:15]
    node _T_5 = eq(stateReg, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 148:17]
    when _T_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 148:32]
      node t = bits(inputReg.pan, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 150:25]
      wire left : SInt<17> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 151:20]
      wire right : SInt<17> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 152:21]
      connect left, sampleReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 153:10]
      connect right, sampleReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 154:11]
      node _T_6 = gt(inputReg.pan, UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 155:23]
      when _T_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 155:30]
        node _left_T = not(t) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 156:20]
        node _left_T_1 = cvt(_left_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 156:17]
        node _left_T_2 = mul(sampleReg, _left_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 156:17]
        node _left_T_3 = tail(_left_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 156:17]
        node _left_T_4 = asSInt(_left_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 156:17]
        node _left_T_5 = shr(_left_T_4, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 156:31]
        connect left, _left_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 156:12]
      else :
        node _T_7 = lt(inputReg.pan, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 157:29]
        when _T_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 157:36]
          node _right_T = cvt(t) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 158:18]
          node _right_T_1 = mul(sampleReg, _right_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 158:18]
          node _right_T_2 = tail(_right_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 158:18]
          node _right_T_3 = asSInt(_right_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 158:18]
          node _right_T_4 = shr(_right_T_3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 158:22]
          connect right, _right_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 158:13]
      wire audioReg_sample : { left : SInt<17>, right : SInt<17>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 79:22]
      connect audioReg_sample.left, left @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 80:17]
      connect audioReg_sample.right, right @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 81:18]
      connect audioReg, audioReg_sample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 160:14]
    node _T_8 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
    when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
      when io.in.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 167:25]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 167:36]
    else :
      node _T_9 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
      when _T_9 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
        node _stateReg_T = mux(inputReg.state.underflow, UInt<3>(0h2), UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 171:38]
        connect stateReg, _stateReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 171:32]
      else :
        node _T_10 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
        when _T_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
          when io.pcmData.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 175:30]
            connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 175:41]
        else :
          node _T_11 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
          when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
            connect stateReg, UInt<3>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 179:33]
          else :
            node _T_12 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
            when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
              connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 182:38]
            else :
              node _T_13 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
              when _T_13 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
                connect stateReg, UInt<3>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 185:32]
              else :
                node _T_14 = eq(UInt<3>(0h6), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
                when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
                  connect stateReg, UInt<3>(0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 188:30]
                else :
                  node _T_15 = eq(UInt<3>(0h7), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
                  when _T_15 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 164:20]
                    connect stateReg, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 191:31]
    node _io_in_ready_T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 195:27]
    connect io.in.ready, _io_in_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 195:15]
    node _io_out_valid_T = eq(stateReg, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 196:28]
    connect io.out.valid, _io_out_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 196:16]
    connect io.out.bits.state, inputReg.state @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 197:21]
    connect io.out.bits.audio, audioReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 198:21]
    node _io_pcmData_ready_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 199:32]
    connect io.pcmData.ready, _io_pcmData_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 199:20]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 200:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 200:17]
    node _io_debug_check_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 201:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 201:18]
    node _io_debug_fetch_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 202:30]
    connect io.debug.fetch, _io_debug_fetch_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 202:18]
    node _io_debug_decode_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 203:31]
    connect io.debug.decode, _io_debug_decode_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 203:19]
    node _io_debug_interpolate_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 204:36]
    connect io.debug.interpolate, _io_debug_interpolate_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 204:24]
    node _io_debug_level_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 205:30]
    connect io.debug.level, _io_debug_level_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 205:18]
    node _io_debug_pan_T = eq(stateReg, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 206:28]
    connect io.debug.pan, _io_debug_pan_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 206:16]
    node _io_debug_done_T = eq(stateReg, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 207:29]
    connect io.debug.done, _io_debug_done_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipeline.scala 207:17]


  module ChannelController : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 50:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 50:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 50:7]
    output io : { flip regs : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>}[8], flip enable : UInt<1>, active : UInt<1>, done : UInt<1>, index : UInt<3>, audio : { valid : UInt<1>, bits : { left : SInt<16>, right : SInt<16>}}, rom : { rd : UInt<1>, addr : UInt<24>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}, debug : { init : UInt<1>, idle : UInt<1>, read : UInt<1>, latch : UInt<1>, check : UInt<1>, ready : UInt<1>, process : UInt<1>, write : UInt<1>, next : UInt<1>, done : UInt<1>, channelReg : { enable : UInt<1>, active : UInt<1>, done : UInt<1>, nibble : UInt<1>, addr : UInt<24>, loopStart : UInt<1>, audioPipelineState : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>}}}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 51:14]

    regreset stateReg : UInt<4>, clock, reset, UInt<4>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 88:25]
    reg accumulatorReg : { left : SInt<17>, right : SInt<17>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 89:27]
    node _T = eq(stateReg, UInt<4>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 92:99]
    node _T_1 = eq(stateReg, UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 92:126]
    node _T_2 = or(_T, _T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 92:114]
    regreset channelCounter : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire channelCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect channelCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect channelCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when _T_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(channelCounter, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(channelCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect channelCounter, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect channelCounterWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    regreset outputCounterWrap_value : UInt<9>, clock, reset, UInt<9>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire outputCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect outputCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect outputCounterWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node outputCounterWrap_wrap_wrap = eq(outputCounterWrap_value, UInt<9>(0h16a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _outputCounterWrap_wrap_value_T = add(outputCounterWrap_value, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _outputCounterWrap_wrap_value_T_1 = tail(_outputCounterWrap_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect outputCounterWrap_value, _outputCounterWrap_wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        when outputCounterWrap_wrap_wrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:20]
          connect outputCounterWrap_value, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 48:28]
        connect outputCounterWrap, outputCounterWrap_wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    smem channelStateMem : UInt<121>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 99:36]
    node _channelState_T = eq(stateReg, UInt<4>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:68]
    wire _channelState_WIRE : UInt<3> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:42]
    invalidate _channelState_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:42]
    when _channelState_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:42]
      connect _channelState_WIRE, channelCounter @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:42]
      read mport channelState_MPORT = channelStateMem[_channelState_WIRE], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:42]
    node _channelState_T_1 = bits(channelState_MPORT, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_2 = asSInt(_channelState_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_3 = bits(channelState_MPORT, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_4 = asSInt(_channelState_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_5 = bits(channelState_MPORT, 32, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_6 = bits(_channelState_T_5, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_7 = bits(channelState_MPORT, 42, 33) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_8 = bits(channelState_MPORT, 58, 43) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_9 = asSInt(_channelState_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_10 = bits(channelState_MPORT, 59, 59) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_11 = bits(_channelState_T_10, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_12 = bits(channelState_MPORT, 75, 60) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_13 = asSInt(_channelState_T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_14 = bits(channelState_MPORT, 91, 76) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_15 = asSInt(_channelState_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_16 = bits(channelState_MPORT, 92, 92) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_17 = bits(_channelState_T_16, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_18 = bits(channelState_MPORT, 116, 93) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_19 = bits(channelState_MPORT, 117, 117) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_20 = bits(_channelState_T_19, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_21 = bits(channelState_MPORT, 118, 118) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_22 = bits(_channelState_T_21, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_23 = bits(channelState_MPORT, 119, 119) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_24 = bits(_channelState_T_23, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_25 = bits(channelState_MPORT, 120, 120) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelState_T_26 = bits(_channelState_T_25, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    wire channelState : { enable : UInt<1>, active : UInt<1>, done : UInt<1>, nibble : UInt<1>, addr : UInt<24>, loopStart : UInt<1>, audioPipelineState : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.audioPipelineState.loopSample, _channelState_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.audioPipelineState.loopStep, _channelState_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.audioPipelineState.loopEnable, _channelState_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.audioPipelineState.lerpIndex, _channelState_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.audioPipelineState.adpcmStep, _channelState_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.audioPipelineState.underflow, _channelState_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.audioPipelineState.samples[0], _channelState_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.audioPipelineState.samples[1], _channelState_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.loopStart, _channelState_T_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.addr, _channelState_T_18 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.nibble, _channelState_T_20 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.done, _channelState_T_22 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.active, _channelState_T_24 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    connect channelState.enable, _channelState_T_26 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 100:92]
    node _channelStateReg_T = eq(stateReg, UInt<4>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 101:58]
    reg channelStateReg : { enable : UInt<1>, active : UInt<1>, done : UInt<1>, nibble : UInt<1>, addr : UInt<24>, loopStart : UInt<1>, audioPipelineState : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 101:34]
    when _channelStateReg_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 101:34]
      connect channelStateReg, channelState @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 101:34]
    inst audioPipeline of AudioPipeline @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 104:29]
    connect audioPipeline.clock, clock
    connect audioPipeline.reset, reset
    node _audioPipeline_io_in_valid_T = eq(stateReg, UInt<4>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 105:41]
    connect audioPipeline.io.in.valid, _audioPipeline_io_in_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 105:29]
    connect audioPipeline.io.in.bits.state.loopSample, channelStateReg.audioPipelineState.loopSample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 106:34]
    connect audioPipeline.io.in.bits.state.loopStep, channelStateReg.audioPipelineState.loopStep @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 106:34]
    connect audioPipeline.io.in.bits.state.loopEnable, channelStateReg.audioPipelineState.loopEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 106:34]
    connect audioPipeline.io.in.bits.state.lerpIndex, channelStateReg.audioPipelineState.lerpIndex @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 106:34]
    connect audioPipeline.io.in.bits.state.adpcmStep, channelStateReg.audioPipelineState.adpcmStep @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 106:34]
    connect audioPipeline.io.in.bits.state.underflow, channelStateReg.audioPipelineState.underflow @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 106:34]
    connect audioPipeline.io.in.bits.state.samples[0], channelStateReg.audioPipelineState.samples[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 106:34]
    connect audioPipeline.io.in.bits.state.samples[1], channelStateReg.audioPipelineState.samples[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 106:34]
    connect audioPipeline.io.in.bits.pitch, io.regs[channelCounter].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 107:34]
    connect audioPipeline.io.in.bits.level, io.regs[channelCounter].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 108:34]
    connect audioPipeline.io.in.bits.pan, io.regs[channelCounter].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 109:32]
    connect audioPipeline.io.pcmData.valid, io.rom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 110:34]
    node _audioPipeline_io_pcmData_bits_T = bits(io.rom.dout, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 111:75]
    node _audioPipeline_io_pcmData_bits_T_1 = bits(io.rom.dout, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 111:94]
    node _audioPipeline_io_pcmData_bits_T_2 = mux(channelStateReg.nibble, _audioPipeline_io_pcmData_bits_T, _audioPipeline_io_pcmData_bits_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 111:39]
    connect audioPipeline.io.pcmData.bits, _audioPipeline_io_pcmData_bits_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 111:33]
    connect audioPipeline.io.loopStart, channelStateReg.loopStart @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 112:30]
    node _start_T = eq(channelStateReg.enable, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 115:15]
    node _start_T_1 = eq(channelStateReg.active, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 115:42]
    node _start_T_2 = and(_start_T, _start_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 115:39]
    node start = and(_start_T_2, io.regs[channelCounter].flags.keyOn) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 115:66]
    node _stop_T = eq(io.regs[channelCounter].flags.keyOn, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 116:40]
    node stop = and(channelStateReg.enable, _stop_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 116:37]
    node active = or(channelStateReg.active, start) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 117:39]
    node _pendingReg_T = and(audioPipeline.io.pcmData.ready, io.rom.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 121:66]
    regreset pendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 218:28]
    when io.rom.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:17]
      connect pendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:29]
    else :
      when _pendingReg_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:54]
        connect pendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 219:66]
    node _memRead_T = eq(pendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 122:51]
    node memRead = and(audioPipeline.io.pcmData.ready, _memRead_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 122:48]
    node _T_3 = eq(stateReg, UInt<4>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 126:17]
    when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 126:33]
      wire accumulatorReg_sample : { left : SInt<17>, right : SInt<17>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 79:22]
      connect accumulatorReg_sample.left, SInt<17>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 80:17]
      connect accumulatorReg_sample.right, SInt<17>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 81:18]
      connect accumulatorReg, accumulatorReg_sample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 126:50]
    node _T_4 = eq(stateReg, UInt<4>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 129:17]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 129:34]
      when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 130:17]
        connect channelStateReg.enable, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 57:12]
        connect channelStateReg.active, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 58:12]
        connect channelStateReg.done, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 59:10]
        connect channelStateReg.nibble, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 60:12]
        connect channelStateReg.addr, io.regs[channelCounter].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 61:10]
        connect channelStateReg.loopStart, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 62:15]
        wire channelStateReg_audioPipelineState_state : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 72:21]
        wire _channelStateReg_audioPipelineState_WIRE : SInt<1>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 73:29]
        connect _channelStateReg_audioPipelineState_WIRE[0], SInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 73:29]
        connect _channelStateReg_audioPipelineState_WIRE[1], SInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 73:29]
        connect channelStateReg_audioPipelineState_state.samples, _channelStateReg_audioPipelineState_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 73:19]
        connect channelStateReg_audioPipelineState_state.adpcmStep, SInt<8>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 74:21]
        connect channelStateReg_audioPipelineState_state.lerpIndex, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 75:21]
        connect channelStateReg_audioPipelineState_state.underflow, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 76:21]
        connect channelStateReg_audioPipelineState_state.loopEnable, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 77:22]
        connect channelStateReg_audioPipelineState_state.loopStep, SInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 78:20]
        connect channelStateReg_audioPipelineState_state.loopSample, SInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 79:22]
        connect channelStateReg.audioPipelineState, channelStateReg_audioPipelineState_state @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 63:24]
      else :
        when stop : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 132:22]
          connect channelStateReg.enable, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 68:12]
          connect channelStateReg.active, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 69:12]
          connect channelStateReg.done, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 70:10]
        else :
          when channelStateReg.done : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 134:22]
            connect channelStateReg.done, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 97:10]
    node _T_5 = and(audioPipeline.io.pcmData.ready, audioPipeline.io.pcmData.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    when _T_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 140:39]
      node _channelStateReg_loopStart_T = eq(channelStateReg.addr, io.regs[channelCounter].loopStartAddr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 81:48]
      node _channelStateReg_loopStart_T_1 = and(io.regs[channelCounter].flags.loop, _channelStateReg_loopStart_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 81:40]
      node _channelStateReg_loopStart_T_2 = eq(channelStateReg.nibble, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 81:80]
      node _channelStateReg_loopStart_T_3 = and(_channelStateReg_loopStart_T_1, _channelStateReg_loopStart_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 81:77]
      connect channelStateReg.loopStart, _channelStateReg_loopStart_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 81:15]
      node _channelStateReg_nibble_T = eq(channelStateReg.nibble, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 82:15]
      connect channelStateReg.nibble, _channelStateReg_nibble_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 82:12]
      when channelStateReg.nibble : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 83:18]
        node _T_6 = eq(channelStateReg.addr, io.regs[channelCounter].loopEndAddr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 84:42]
        node _T_7 = and(io.regs[channelCounter].flags.loop, _T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 84:34]
        when _T_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 84:70]
          connect channelStateReg.addr, io.regs[channelCounter].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 85:14]
        else :
          node _T_8 = eq(channelStateReg.addr, io.regs[channelCounter].endAddr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 86:23]
          when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 86:47]
            connect channelStateReg.active, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 87:16]
            connect channelStateReg.done, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 88:14]
          else :
            node _channelStateReg_addr_T = add(channelStateReg.addr, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 90:22]
            node _channelStateReg_addr_T_1 = tail(_channelStateReg_addr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 90:22]
            connect channelStateReg.addr, _channelStateReg_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 90:14]
    when audioPipeline.io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 143:36]
      node _accumulatorReg_T = add(accumulatorReg.left, audioPipeline.io.out.bits.audio.left) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 51:47]
      node _accumulatorReg_T_1 = tail(_accumulatorReg_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 51:47]
      node _accumulatorReg_T_2 = asSInt(_accumulatorReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 51:47]
      node _accumulatorReg_T_3 = add(accumulatorReg.right, audioPipeline.io.out.bits.audio.right) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 51:71]
      node _accumulatorReg_T_4 = tail(_accumulatorReg_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 51:71]
      node _accumulatorReg_T_5 = asSInt(_accumulatorReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 51:71]
      wire accumulatorReg_sample_1 : { left : SInt<17>, right : SInt<17>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 79:22]
      connect accumulatorReg_sample_1.left, _accumulatorReg_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 80:17]
      connect accumulatorReg_sample_1.right, _accumulatorReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 81:18]
      connect accumulatorReg, accumulatorReg_sample_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 145:20]
      connect channelStateReg.audioPipelineState, audioPipeline.io.out.bits.state @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 148:40]
    node _T_9 = eq(stateReg, UInt<4>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 152:17]
    node _T_10 = eq(stateReg, UInt<4>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 152:44]
    node _T_11 = or(_T_9, _T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 152:32]
    when _T_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 152:61]
      node _data_T = eq(stateReg, UInt<4>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 153:29]
      wire data_state : { enable : UInt<1>, active : UInt<1>, done : UInt<1>, nibble : UInt<1>, addr : UInt<24>, loopStart : UInt<1>, audioPipelineState : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 104:21]
      connect data_state.enable, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 105:18]
      connect data_state.active, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 106:18]
      connect data_state.done, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 107:16]
      connect data_state.nibble, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 108:18]
      connect data_state.addr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 109:16]
      connect data_state.loopStart, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 110:21]
      wire data_state_audioPipelineState_state : { samples : SInt<16>[2], underflow : UInt<1>, adpcmStep : SInt<16>, lerpIndex : UInt<10>, loopEnable : UInt<1>, loopStep : SInt<16>, loopSample : SInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 72:21]
      wire _data_state_audioPipelineState_WIRE : SInt<1>[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 73:29]
      connect _data_state_audioPipelineState_WIRE[0], SInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 73:29]
      connect _data_state_audioPipelineState_WIRE[1], SInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 73:29]
      connect data_state_audioPipelineState_state.samples, _data_state_audioPipelineState_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 73:19]
      connect data_state_audioPipelineState_state.adpcmStep, SInt<8>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 74:21]
      connect data_state_audioPipelineState_state.lerpIndex, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 75:21]
      connect data_state_audioPipelineState_state.underflow, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 76:21]
      connect data_state_audioPipelineState_state.loopEnable, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 77:22]
      connect data_state_audioPipelineState_state.loopStep, SInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 78:20]
      connect data_state_audioPipelineState_state.loopSample, SInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/AudioPipelineState.scala 79:22]
      connect data_state.audioPipelineState, data_state_audioPipelineState_state @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelState.scala 111:30]
      node data = mux(_data_T, channelStateReg, data_state) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 153:19]
      node _T_12 = asUInt(data.audioPipelineState.loopSample) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:48]
      node _T_13 = asUInt(data.audioPipelineState.loopStep) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:48]
      node _T_14 = asUInt(data.audioPipelineState.adpcmStep) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:48]
      node _T_15 = asUInt(data.audioPipelineState.samples[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:48]
      node _T_16 = asUInt(data.audioPipelineState.samples[1]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:48]
      node _T_17 = cat(_T_16, _T_15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:48]
      node _T_18 = cat(_T_17, data.audioPipelineState.underflow, _T_14, data.audioPipelineState.lerpIndex, data.audioPipelineState.loopEnable, _T_13, _T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:48]
      node _T_19 = cat(data.enable, data.active, data.done, data.nibble, data.addr, data.loopStart, _T_18) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:48]
      write mport MPORT = channelStateMem[channelCounter], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:26]
      connect MPORT, _T_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 154:26]
    node _T_20 = eq(UInt<4>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
    when _T_20 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
      when channelCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 161:32]
        connect stateReg, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 161:43]
    else :
      node _T_21 = eq(UInt<4>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
      when _T_21 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
        when io.enable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 166:23]
          connect stateReg, UInt<4>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 166:34]
      else :
        node _T_22 = eq(UInt<4>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
        when _T_22 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
          connect stateReg, UInt<4>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 170:31]
        else :
          node _T_23 = eq(UInt<4>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
          when _T_23 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
            connect stateReg, UInt<4>(0h4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 173:32]
          else :
            node _T_24 = eq(UInt<4>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
            when _T_24 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
              node _stateReg_T = mux(active, UInt<4>(0h5), UInt<4>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 176:38]
              connect stateReg, _stateReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 176:32]
            else :
              node _T_25 = eq(UInt<4>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
              when _T_25 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                when audioPipeline.io.in.ready : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 180:39]
                  connect stateReg, UInt<4>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 180:50]
              else :
                node _T_26 = eq(UInt<4>(0h6), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                when _T_26 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                  when audioPipeline.io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 185:40]
                    connect stateReg, UInt<4>(0h7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 185:51]
                else :
                  node _T_27 = eq(UInt<4>(0h7), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                  when _T_27 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                    connect stateReg, UInt<4>(0h8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 189:32]
                  else :
                    node _T_28 = eq(UInt<4>(0h8), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                    when _T_28 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                      node _stateReg_T_1 = mux(channelCounterWrap, UInt<4>(0h9), UInt<4>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 192:37]
                      connect stateReg, _stateReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 192:31]
                    else :
                      node _T_29 = eq(UInt<4>(0h9), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                      when _T_29 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 158:20]
                        when outputCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 196:31]
                          connect stateReg, UInt<4>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 196:42]
    connect io.index, channelCounter @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 201:12]
    node _io_active_T = eq(stateReg, UInt<4>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 202:25]
    node _io_active_T_1 = and(_io_active_T, active) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 202:41]
    connect io.active, _io_active_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 202:13]
    node _io_done_T = eq(stateReg, UInt<4>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 203:23]
    node _io_done_T_1 = and(_io_done_T, channelStateReg.done) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 203:39]
    connect io.done, _io_done_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 203:11]
    connect io.audio.valid, outputCounterWrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 204:18]
    node _io_audio_bits_T = lt(accumulatorReg.left, SInt<16>(-0h8000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_audio_bits_T_1 = mux(_io_audio_bits_T, SInt<16>(-0h8000), accumulatorReg.left) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_audio_bits_T_2 = lt(_io_audio_bits_T_1, SInt<16>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    node _io_audio_bits_T_3 = mux(_io_audio_bits_T_2, _io_audio_bits_T_1, SInt<16>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    node _io_audio_bits_T_4 = lt(accumulatorReg.right, SInt<16>(-0h8000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_audio_bits_T_5 = mux(_io_audio_bits_T_4, SInt<16>(-0h8000), accumulatorReg.right) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_audio_bits_T_6 = lt(_io_audio_bits_T_5, SInt<16>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    node _io_audio_bits_T_7 = mux(_io_audio_bits_T_6, _io_audio_bits_T_5, SInt<16>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    wire io_audio_bits_sample : { left : SInt<17>, right : SInt<17>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 79:22]
    connect io_audio_bits_sample.left, _io_audio_bits_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 80:17]
    connect io_audio_bits_sample.right, _io_audio_bits_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/Audio.scala 81:18]
    connect io.audio.bits, io_audio_bits_sample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 205:17]
    connect io.rom.rd, memRead @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 206:13]
    connect io.rom.addr, channelStateReg.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 207:15]
    node _io_debug_init_T = eq(stateReg, UInt<4>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 208:29]
    connect io.debug.init, _io_debug_init_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 208:17]
    node _io_debug_idle_T = eq(stateReg, UInt<4>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 209:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 209:17]
    node _io_debug_read_T = eq(stateReg, UInt<4>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 210:29]
    connect io.debug.read, _io_debug_read_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 210:17]
    node _io_debug_latch_T = eq(stateReg, UInt<4>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 211:30]
    connect io.debug.latch, _io_debug_latch_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 211:18]
    node _io_debug_check_T = eq(stateReg, UInt<4>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 212:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 212:18]
    node _io_debug_ready_T = eq(stateReg, UInt<4>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 213:30]
    connect io.debug.ready, _io_debug_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 213:18]
    node _io_debug_process_T = eq(stateReg, UInt<4>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 214:32]
    connect io.debug.process, _io_debug_process_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 214:20]
    node _io_debug_write_T = eq(stateReg, UInt<4>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 215:30]
    connect io.debug.write, _io_debug_write_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 215:18]
    node _io_debug_next_T = eq(stateReg, UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 216:29]
    connect io.debug.next, _io_debug_next_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 216:17]
    node _io_debug_done_T = eq(stateReg, UInt<4>(0h9)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 217:29]
    connect io.debug.done, _io_debug_done_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 217:17]
    connect io.debug.channelReg, channelStateReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelController.scala 218:23]


  module YMZ280B : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 83:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 83:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 83:7]
    output io : { flip cpu : { rd : UInt<1>, wr : UInt<1>, addr : UInt<1>, mask : UInt<1>, din : UInt<8>, flip dout : UInt<8>}, rom : { rd : UInt<1>, addr : UInt<24>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}, audio : { valid : UInt<1>, bits : { left : SInt<16>, right : SInt<16>}}, irq : UInt<1>, debug : { channels : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>}[8], utilReg : { irqMask : UInt<8>, flags : { keyOnEnable : UInt<1>, memEnable : UInt<1>, irqEnable : UInt<1>}}, statusReg : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 84:14]

    regreset addrReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 105:24]
    regreset dataReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 106:24]
    regreset statusReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 107:26]
    wire _registerFile_WIRE : UInt<8>[256] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[0], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[1], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[2], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[3], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[4], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[5], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[6], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[7], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[8], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[9], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[10], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[11], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[12], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[13], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[14], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[15], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[16], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[17], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[18], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[19], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[20], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[21], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[22], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[23], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[24], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[25], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[26], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[27], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[28], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[29], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[30], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[31], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[32], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[33], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[34], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[35], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[36], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[37], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[38], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[39], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[40], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[41], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[42], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[43], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[44], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[45], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[46], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[47], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[48], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[49], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[50], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[51], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[52], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[53], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[54], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[55], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[56], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[57], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[58], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[59], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[60], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[61], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[62], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[63], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[64], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[65], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[66], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[67], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[68], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[69], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[70], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[71], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[72], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[73], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[74], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[75], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[76], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[77], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[78], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[79], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[80], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[81], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[82], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[83], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[84], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[85], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[86], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[87], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[88], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[89], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[90], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[91], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[92], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[93], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[94], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[95], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[96], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[97], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[98], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[99], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[100], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[101], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[102], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[103], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[104], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[105], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[106], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[107], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[108], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[109], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[110], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[111], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[112], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[113], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[114], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[115], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[116], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[117], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[118], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[119], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[120], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[121], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[122], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[123], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[124], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[125], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[126], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[127], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[128], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[129], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[130], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[131], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[132], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[133], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[134], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[135], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[136], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[137], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[138], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[139], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[140], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[141], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[142], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[143], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[144], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[145], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[146], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[147], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[148], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[149], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[150], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[151], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[152], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[153], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[154], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[155], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[156], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[157], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[158], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[159], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[160], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[161], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[162], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[163], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[164], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[165], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[166], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[167], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[168], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[169], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[170], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[171], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[172], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[173], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[174], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[175], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[176], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[177], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[178], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[179], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[180], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[181], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[182], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[183], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[184], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[185], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[186], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[187], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[188], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[189], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[190], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[191], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[192], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[193], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[194], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[195], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[196], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[197], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[198], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[199], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[200], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[201], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[202], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[203], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[204], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[205], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[206], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[207], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[208], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[209], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[210], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[211], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[212], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[213], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[214], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[215], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[216], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[217], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[218], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[219], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[220], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[221], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[222], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[223], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[224], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[225], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[226], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[227], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[228], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[229], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[230], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[231], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[232], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[233], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[234], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[235], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[236], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[237], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[238], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[239], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[240], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[241], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[242], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[243], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[244], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[245], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[246], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[247], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[248], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[249], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[250], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[251], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[252], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[253], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[254], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    connect _registerFile_WIRE[255], UInt<8>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:63]
    regreset registerFile : UInt<8>[256], clock, reset, _registerFile_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 108:29]
    node _channelRegs_T = bits(registerFile[1], 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 86:34]
    node _channelRegs_T_1 = bits(registerFile[3], 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 88:34]
    node _channelRegs_T_2 = cat(registerFile[0], _channelRegs_T, registerFile[2], _channelRegs_T_1, registerFile[32], registerFile[64], registerFile[96], registerFile[33], registerFile[65], registerFile[97], registerFile[34], registerFile[66], registerFile[98], registerFile[35], registerFile[67], registerFile[99]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 84:8]
    node _channelRegs_T_3 = bits(_channelRegs_T_2, 23, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_4 = bits(_channelRegs_T_2, 47, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_5 = bits(_channelRegs_T_2, 71, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_6 = bits(_channelRegs_T_2, 95, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_7 = bits(_channelRegs_T_2, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_8 = bits(_channelRegs_T_2, 107, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_9 = bits(_channelRegs_T_2, 108, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_10 = bits(_channelRegs_T_9, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_11 = bits(_channelRegs_T_2, 110, 109) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_12 = bits(_channelRegs_T_2, 111, 111) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_13 = bits(_channelRegs_T_12, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_14 = bits(_channelRegs_T_2, 119, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.endAddr, _channelRegs_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.loopEndAddr, _channelRegs_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.loopStartAddr, _channelRegs_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.startAddr, _channelRegs_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.pan, _channelRegs_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.level, _channelRegs_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.flags.loop, _channelRegs_T_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.flags.quantizationMode, _channelRegs_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.flags.keyOn, _channelRegs_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE.pitch, _channelRegs_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_15 = bits(registerFile[5], 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 86:34]
    node _channelRegs_T_16 = bits(registerFile[7], 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 88:34]
    node _channelRegs_T_17 = cat(registerFile[4], _channelRegs_T_15, registerFile[6], _channelRegs_T_16, registerFile[36], registerFile[68], registerFile[100], registerFile[37], registerFile[69], registerFile[101], registerFile[38], registerFile[70], registerFile[102], registerFile[39], registerFile[71], registerFile[103]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 84:8]
    node _channelRegs_T_18 = bits(_channelRegs_T_17, 23, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_19 = bits(_channelRegs_T_17, 47, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_20 = bits(_channelRegs_T_17, 71, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_21 = bits(_channelRegs_T_17, 95, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_22 = bits(_channelRegs_T_17, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_23 = bits(_channelRegs_T_17, 107, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_24 = bits(_channelRegs_T_17, 108, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_25 = bits(_channelRegs_T_24, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_26 = bits(_channelRegs_T_17, 110, 109) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_27 = bits(_channelRegs_T_17, 111, 111) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_28 = bits(_channelRegs_T_27, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_29 = bits(_channelRegs_T_17, 119, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE_1 : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.endAddr, _channelRegs_T_18 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.loopEndAddr, _channelRegs_T_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.loopStartAddr, _channelRegs_T_20 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.startAddr, _channelRegs_T_21 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.pan, _channelRegs_T_22 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.level, _channelRegs_T_23 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.flags.loop, _channelRegs_T_25 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.flags.quantizationMode, _channelRegs_T_26 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.flags.keyOn, _channelRegs_T_28 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_1.pitch, _channelRegs_T_29 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_30 = bits(registerFile[9], 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 86:34]
    node _channelRegs_T_31 = bits(registerFile[11], 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 88:34]
    node _channelRegs_T_32 = cat(registerFile[8], _channelRegs_T_30, registerFile[10], _channelRegs_T_31, registerFile[40], registerFile[72], registerFile[104], registerFile[41], registerFile[73], registerFile[105], registerFile[42], registerFile[74], registerFile[106], registerFile[43], registerFile[75], registerFile[107]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 84:8]
    node _channelRegs_T_33 = bits(_channelRegs_T_32, 23, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_34 = bits(_channelRegs_T_32, 47, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_35 = bits(_channelRegs_T_32, 71, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_36 = bits(_channelRegs_T_32, 95, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_37 = bits(_channelRegs_T_32, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_38 = bits(_channelRegs_T_32, 107, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_39 = bits(_channelRegs_T_32, 108, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_40 = bits(_channelRegs_T_39, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_41 = bits(_channelRegs_T_32, 110, 109) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_42 = bits(_channelRegs_T_32, 111, 111) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_43 = bits(_channelRegs_T_42, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_44 = bits(_channelRegs_T_32, 119, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE_2 : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.endAddr, _channelRegs_T_33 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.loopEndAddr, _channelRegs_T_34 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.loopStartAddr, _channelRegs_T_35 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.startAddr, _channelRegs_T_36 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.pan, _channelRegs_T_37 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.level, _channelRegs_T_38 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.flags.loop, _channelRegs_T_40 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.flags.quantizationMode, _channelRegs_T_41 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.flags.keyOn, _channelRegs_T_43 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_2.pitch, _channelRegs_T_44 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_45 = bits(registerFile[13], 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 86:34]
    node _channelRegs_T_46 = bits(registerFile[15], 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 88:34]
    node _channelRegs_T_47 = cat(registerFile[12], _channelRegs_T_45, registerFile[14], _channelRegs_T_46, registerFile[44], registerFile[76], registerFile[108], registerFile[45], registerFile[77], registerFile[109], registerFile[46], registerFile[78], registerFile[110], registerFile[47], registerFile[79], registerFile[111]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 84:8]
    node _channelRegs_T_48 = bits(_channelRegs_T_47, 23, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_49 = bits(_channelRegs_T_47, 47, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_50 = bits(_channelRegs_T_47, 71, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_51 = bits(_channelRegs_T_47, 95, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_52 = bits(_channelRegs_T_47, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_53 = bits(_channelRegs_T_47, 107, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_54 = bits(_channelRegs_T_47, 108, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_55 = bits(_channelRegs_T_54, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_56 = bits(_channelRegs_T_47, 110, 109) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_57 = bits(_channelRegs_T_47, 111, 111) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_58 = bits(_channelRegs_T_57, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_59 = bits(_channelRegs_T_47, 119, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE_3 : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.endAddr, _channelRegs_T_48 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.loopEndAddr, _channelRegs_T_49 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.loopStartAddr, _channelRegs_T_50 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.startAddr, _channelRegs_T_51 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.pan, _channelRegs_T_52 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.level, _channelRegs_T_53 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.flags.loop, _channelRegs_T_55 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.flags.quantizationMode, _channelRegs_T_56 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.flags.keyOn, _channelRegs_T_58 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_3.pitch, _channelRegs_T_59 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_60 = bits(registerFile[17], 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 86:34]
    node _channelRegs_T_61 = bits(registerFile[19], 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 88:34]
    node _channelRegs_T_62 = cat(registerFile[16], _channelRegs_T_60, registerFile[18], _channelRegs_T_61, registerFile[48], registerFile[80], registerFile[112], registerFile[49], registerFile[81], registerFile[113], registerFile[50], registerFile[82], registerFile[114], registerFile[51], registerFile[83], registerFile[115]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 84:8]
    node _channelRegs_T_63 = bits(_channelRegs_T_62, 23, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_64 = bits(_channelRegs_T_62, 47, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_65 = bits(_channelRegs_T_62, 71, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_66 = bits(_channelRegs_T_62, 95, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_67 = bits(_channelRegs_T_62, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_68 = bits(_channelRegs_T_62, 107, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_69 = bits(_channelRegs_T_62, 108, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_70 = bits(_channelRegs_T_69, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_71 = bits(_channelRegs_T_62, 110, 109) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_72 = bits(_channelRegs_T_62, 111, 111) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_73 = bits(_channelRegs_T_72, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_74 = bits(_channelRegs_T_62, 119, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE_4 : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.endAddr, _channelRegs_T_63 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.loopEndAddr, _channelRegs_T_64 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.loopStartAddr, _channelRegs_T_65 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.startAddr, _channelRegs_T_66 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.pan, _channelRegs_T_67 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.level, _channelRegs_T_68 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.flags.loop, _channelRegs_T_70 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.flags.quantizationMode, _channelRegs_T_71 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.flags.keyOn, _channelRegs_T_73 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_4.pitch, _channelRegs_T_74 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_75 = bits(registerFile[21], 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 86:34]
    node _channelRegs_T_76 = bits(registerFile[23], 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 88:34]
    node _channelRegs_T_77 = cat(registerFile[20], _channelRegs_T_75, registerFile[22], _channelRegs_T_76, registerFile[52], registerFile[84], registerFile[116], registerFile[53], registerFile[85], registerFile[117], registerFile[54], registerFile[86], registerFile[118], registerFile[55], registerFile[87], registerFile[119]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 84:8]
    node _channelRegs_T_78 = bits(_channelRegs_T_77, 23, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_79 = bits(_channelRegs_T_77, 47, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_80 = bits(_channelRegs_T_77, 71, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_81 = bits(_channelRegs_T_77, 95, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_82 = bits(_channelRegs_T_77, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_83 = bits(_channelRegs_T_77, 107, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_84 = bits(_channelRegs_T_77, 108, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_85 = bits(_channelRegs_T_84, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_86 = bits(_channelRegs_T_77, 110, 109) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_87 = bits(_channelRegs_T_77, 111, 111) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_88 = bits(_channelRegs_T_87, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_89 = bits(_channelRegs_T_77, 119, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE_5 : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.endAddr, _channelRegs_T_78 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.loopEndAddr, _channelRegs_T_79 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.loopStartAddr, _channelRegs_T_80 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.startAddr, _channelRegs_T_81 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.pan, _channelRegs_T_82 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.level, _channelRegs_T_83 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.flags.loop, _channelRegs_T_85 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.flags.quantizationMode, _channelRegs_T_86 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.flags.keyOn, _channelRegs_T_88 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_5.pitch, _channelRegs_T_89 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_90 = bits(registerFile[25], 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 86:34]
    node _channelRegs_T_91 = bits(registerFile[27], 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 88:34]
    node _channelRegs_T_92 = cat(registerFile[24], _channelRegs_T_90, registerFile[26], _channelRegs_T_91, registerFile[56], registerFile[88], registerFile[120], registerFile[57], registerFile[89], registerFile[121], registerFile[58], registerFile[90], registerFile[122], registerFile[59], registerFile[91], registerFile[123]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 84:8]
    node _channelRegs_T_93 = bits(_channelRegs_T_92, 23, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_94 = bits(_channelRegs_T_92, 47, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_95 = bits(_channelRegs_T_92, 71, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_96 = bits(_channelRegs_T_92, 95, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_97 = bits(_channelRegs_T_92, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_98 = bits(_channelRegs_T_92, 107, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_99 = bits(_channelRegs_T_92, 108, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_100 = bits(_channelRegs_T_99, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_101 = bits(_channelRegs_T_92, 110, 109) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_102 = bits(_channelRegs_T_92, 111, 111) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_103 = bits(_channelRegs_T_102, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_104 = bits(_channelRegs_T_92, 119, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE_6 : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.endAddr, _channelRegs_T_93 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.loopEndAddr, _channelRegs_T_94 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.loopStartAddr, _channelRegs_T_95 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.startAddr, _channelRegs_T_96 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.pan, _channelRegs_T_97 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.level, _channelRegs_T_98 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.flags.loop, _channelRegs_T_100 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.flags.quantizationMode, _channelRegs_T_101 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.flags.keyOn, _channelRegs_T_103 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_6.pitch, _channelRegs_T_104 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_105 = bits(registerFile[29], 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 86:34]
    node _channelRegs_T_106 = bits(registerFile[31], 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 88:34]
    node _channelRegs_T_107 = cat(registerFile[28], _channelRegs_T_105, registerFile[30], _channelRegs_T_106, registerFile[60], registerFile[92], registerFile[124], registerFile[61], registerFile[93], registerFile[125], registerFile[62], registerFile[94], registerFile[126], registerFile[63], registerFile[95], registerFile[127]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 84:8]
    node _channelRegs_T_108 = bits(_channelRegs_T_107, 23, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_109 = bits(_channelRegs_T_107, 47, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_110 = bits(_channelRegs_T_107, 71, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_111 = bits(_channelRegs_T_107, 95, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_112 = bits(_channelRegs_T_107, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_113 = bits(_channelRegs_T_107, 107, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_114 = bits(_channelRegs_T_107, 108, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_115 = bits(_channelRegs_T_114, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_116 = bits(_channelRegs_T_107, 110, 109) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_117 = bits(_channelRegs_T_107, 111, 111) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_118 = bits(_channelRegs_T_117, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    node _channelRegs_T_119 = bits(_channelRegs_T_107, 119, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE_7 : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.endAddr, _channelRegs_T_108 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.loopEndAddr, _channelRegs_T_109 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.loopStartAddr, _channelRegs_T_110 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.startAddr, _channelRegs_T_111 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.pan, _channelRegs_T_112 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.level, _channelRegs_T_113 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.flags.loop, _channelRegs_T_115 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.flags.quantizationMode, _channelRegs_T_116 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.flags.keyOn, _channelRegs_T_118 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    connect _channelRegs_WIRE_7.pitch, _channelRegs_T_119 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/ChannelReg.scala 101:15]
    wire _channelRegs_WIRE_8 : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>}[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].endAddr, _channelRegs_WIRE.endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].loopEndAddr, _channelRegs_WIRE.loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].loopStartAddr, _channelRegs_WIRE.loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].startAddr, _channelRegs_WIRE.startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].pan, _channelRegs_WIRE.pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].level, _channelRegs_WIRE.level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].flags.loop, _channelRegs_WIRE.flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].flags.quantizationMode, _channelRegs_WIRE.flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].flags.keyOn, _channelRegs_WIRE.flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[0].pitch, _channelRegs_WIRE.pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].endAddr, _channelRegs_WIRE_1.endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].loopEndAddr, _channelRegs_WIRE_1.loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].loopStartAddr, _channelRegs_WIRE_1.loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].startAddr, _channelRegs_WIRE_1.startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].pan, _channelRegs_WIRE_1.pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].level, _channelRegs_WIRE_1.level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].flags.loop, _channelRegs_WIRE_1.flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].flags.quantizationMode, _channelRegs_WIRE_1.flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].flags.keyOn, _channelRegs_WIRE_1.flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[1].pitch, _channelRegs_WIRE_1.pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].endAddr, _channelRegs_WIRE_2.endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].loopEndAddr, _channelRegs_WIRE_2.loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].loopStartAddr, _channelRegs_WIRE_2.loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].startAddr, _channelRegs_WIRE_2.startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].pan, _channelRegs_WIRE_2.pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].level, _channelRegs_WIRE_2.level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].flags.loop, _channelRegs_WIRE_2.flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].flags.quantizationMode, _channelRegs_WIRE_2.flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].flags.keyOn, _channelRegs_WIRE_2.flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[2].pitch, _channelRegs_WIRE_2.pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].endAddr, _channelRegs_WIRE_3.endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].loopEndAddr, _channelRegs_WIRE_3.loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].loopStartAddr, _channelRegs_WIRE_3.loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].startAddr, _channelRegs_WIRE_3.startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].pan, _channelRegs_WIRE_3.pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].level, _channelRegs_WIRE_3.level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].flags.loop, _channelRegs_WIRE_3.flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].flags.quantizationMode, _channelRegs_WIRE_3.flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].flags.keyOn, _channelRegs_WIRE_3.flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[3].pitch, _channelRegs_WIRE_3.pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].endAddr, _channelRegs_WIRE_4.endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].loopEndAddr, _channelRegs_WIRE_4.loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].loopStartAddr, _channelRegs_WIRE_4.loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].startAddr, _channelRegs_WIRE_4.startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].pan, _channelRegs_WIRE_4.pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].level, _channelRegs_WIRE_4.level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].flags.loop, _channelRegs_WIRE_4.flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].flags.quantizationMode, _channelRegs_WIRE_4.flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].flags.keyOn, _channelRegs_WIRE_4.flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[4].pitch, _channelRegs_WIRE_4.pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].endAddr, _channelRegs_WIRE_5.endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].loopEndAddr, _channelRegs_WIRE_5.loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].loopStartAddr, _channelRegs_WIRE_5.loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].startAddr, _channelRegs_WIRE_5.startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].pan, _channelRegs_WIRE_5.pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].level, _channelRegs_WIRE_5.level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].flags.loop, _channelRegs_WIRE_5.flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].flags.quantizationMode, _channelRegs_WIRE_5.flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].flags.keyOn, _channelRegs_WIRE_5.flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[5].pitch, _channelRegs_WIRE_5.pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].endAddr, _channelRegs_WIRE_6.endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].loopEndAddr, _channelRegs_WIRE_6.loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].loopStartAddr, _channelRegs_WIRE_6.loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].startAddr, _channelRegs_WIRE_6.startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].pan, _channelRegs_WIRE_6.pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].level, _channelRegs_WIRE_6.level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].flags.loop, _channelRegs_WIRE_6.flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].flags.quantizationMode, _channelRegs_WIRE_6.flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].flags.keyOn, _channelRegs_WIRE_6.flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[6].pitch, _channelRegs_WIRE_6.pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].endAddr, _channelRegs_WIRE_7.endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].loopEndAddr, _channelRegs_WIRE_7.loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].loopStartAddr, _channelRegs_WIRE_7.loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].startAddr, _channelRegs_WIRE_7.startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].pan, _channelRegs_WIRE_7.pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].level, _channelRegs_WIRE_7.level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].flags.loop, _channelRegs_WIRE_7.flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].flags.quantizationMode, _channelRegs_WIRE_7.flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].flags.keyOn, _channelRegs_WIRE_7.flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    connect _channelRegs_WIRE_8[7].pitch, _channelRegs_WIRE_7.pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:67]
    wire channelRegs : { pitch : UInt<8>, flags : { keyOn : UInt<1>, quantizationMode : UInt<2>, loop : UInt<1>}, level : UInt<8>, pan : UInt<4>, startAddr : UInt<24>, loopStartAddr : UInt<24>, loopEndAddr : UInt<24>, endAddr : UInt<24>}[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:29]
    connect channelRegs, _channelRegs_WIRE_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 111:29]
    node _utilReg_T = bits(registerFile[255], 7, 7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 62:25]
    node _utilReg_T_1 = bits(registerFile[255], 6, 6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 63:25]
    node _utilReg_T_2 = bits(registerFile[255], 4, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 64:25]
    node _utilReg_T_3 = cat(registerFile[254], _utilReg_T, _utilReg_T_1, _utilReg_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 60:8]
    node _utilReg_T_4 = bits(_utilReg_T_3, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    node _utilReg_T_5 = bits(_utilReg_T_4, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    node _utilReg_T_6 = bits(_utilReg_T_3, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    node _utilReg_T_7 = bits(_utilReg_T_6, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    node _utilReg_T_8 = bits(_utilReg_T_3, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    node _utilReg_T_9 = bits(_utilReg_T_8, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    node _utilReg_T_10 = bits(_utilReg_T_3, 10, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    wire _utilReg_WIRE : { irqMask : UInt<8>, flags : { keyOnEnable : UInt<1>, memEnable : UInt<1>, irqEnable : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    connect _utilReg_WIRE.flags.irqEnable, _utilReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    connect _utilReg_WIRE.flags.memEnable, _utilReg_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    connect _utilReg_WIRE.flags.keyOnEnable, _utilReg_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    connect _utilReg_WIRE.irqMask, _utilReg_T_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/ymz/UtilReg.scala 65:15]
    wire utilReg : { irqMask : UInt<8>, flags : { keyOnEnable : UInt<1>, memEnable : UInt<1>, irqEnable : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 114:25]
    connect utilReg, _utilReg_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 114:25]
    inst channelCtrl of ChannelController @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 117:27]
    connect channelCtrl.clock, clock
    connect channelCtrl.reset, reset
    connect channelCtrl.io.regs[0].endAddr, channelRegs[0].endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].loopEndAddr, channelRegs[0].loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].loopStartAddr, channelRegs[0].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].startAddr, channelRegs[0].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].pan, channelRegs[0].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].level, channelRegs[0].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].flags.loop, channelRegs[0].flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].flags.quantizationMode, channelRegs[0].flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].flags.keyOn, channelRegs[0].flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[0].pitch, channelRegs[0].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].endAddr, channelRegs[1].endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].loopEndAddr, channelRegs[1].loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].loopStartAddr, channelRegs[1].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].startAddr, channelRegs[1].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].pan, channelRegs[1].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].level, channelRegs[1].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].flags.loop, channelRegs[1].flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].flags.quantizationMode, channelRegs[1].flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].flags.keyOn, channelRegs[1].flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[1].pitch, channelRegs[1].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].endAddr, channelRegs[2].endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].loopEndAddr, channelRegs[2].loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].loopStartAddr, channelRegs[2].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].startAddr, channelRegs[2].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].pan, channelRegs[2].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].level, channelRegs[2].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].flags.loop, channelRegs[2].flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].flags.quantizationMode, channelRegs[2].flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].flags.keyOn, channelRegs[2].flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[2].pitch, channelRegs[2].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].endAddr, channelRegs[3].endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].loopEndAddr, channelRegs[3].loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].loopStartAddr, channelRegs[3].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].startAddr, channelRegs[3].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].pan, channelRegs[3].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].level, channelRegs[3].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].flags.loop, channelRegs[3].flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].flags.quantizationMode, channelRegs[3].flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].flags.keyOn, channelRegs[3].flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[3].pitch, channelRegs[3].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].endAddr, channelRegs[4].endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].loopEndAddr, channelRegs[4].loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].loopStartAddr, channelRegs[4].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].startAddr, channelRegs[4].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].pan, channelRegs[4].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].level, channelRegs[4].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].flags.loop, channelRegs[4].flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].flags.quantizationMode, channelRegs[4].flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].flags.keyOn, channelRegs[4].flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[4].pitch, channelRegs[4].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].endAddr, channelRegs[5].endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].loopEndAddr, channelRegs[5].loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].loopStartAddr, channelRegs[5].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].startAddr, channelRegs[5].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].pan, channelRegs[5].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].level, channelRegs[5].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].flags.loop, channelRegs[5].flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].flags.quantizationMode, channelRegs[5].flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].flags.keyOn, channelRegs[5].flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[5].pitch, channelRegs[5].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].endAddr, channelRegs[6].endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].loopEndAddr, channelRegs[6].loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].loopStartAddr, channelRegs[6].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].startAddr, channelRegs[6].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].pan, channelRegs[6].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].level, channelRegs[6].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].flags.loop, channelRegs[6].flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].flags.quantizationMode, channelRegs[6].flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].flags.keyOn, channelRegs[6].flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[6].pitch, channelRegs[6].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].endAddr, channelRegs[7].endAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].loopEndAddr, channelRegs[7].loopEndAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].loopStartAddr, channelRegs[7].loopStartAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].startAddr, channelRegs[7].startAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].pan, channelRegs[7].pan @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].level, channelRegs[7].level @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].flags.loop, channelRegs[7].flags.loop @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].flags.quantizationMode, channelRegs[7].flags.quantizationMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].flags.keyOn, channelRegs[7].flags.keyOn @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.regs[7].pitch, channelRegs[7].pitch @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 118:23]
    connect channelCtrl.io.enable, utilReg.flags.keyOnEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 119:25]
    connect io.audio, channelCtrl.io.audio @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 120:24]
    connect channelCtrl.io.rom.valid, io.rom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 121:22]
    connect channelCtrl.io.rom.wait_n, io.rom.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 121:22]
    connect channelCtrl.io.rom.dout, io.rom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 121:22]
    connect io.rom.addr, channelCtrl.io.rom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 121:22]
    connect io.rom.rd, channelCtrl.io.rom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 121:22]
    node _writeAddr_T = bits(io.cpu.addr, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 124:44]
    node _writeAddr_T_1 = eq(_writeAddr_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 124:32]
    node writeAddr = and(io.cpu.wr, _writeAddr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 124:29]
    node _writeData_T = bits(io.cpu.addr, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 125:43]
    node writeData = and(io.cpu.wr, _writeData_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 125:29]
    node _readStatus_T = bits(io.cpu.addr, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 126:44]
    node readStatus = and(io.cpu.rd, _readStatus_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 126:30]
    when writeAddr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 129:19]
      connect addrReg, io.cpu.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 129:29]
    when writeData : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 132:19]
      node _T = or(addrReg, UInt<8>(0h0))
      node _T_1 = bits(_T, 7, 0)
      connect registerFile[_T_1], io.cpu.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 132:43]
    when channelCtrl.io.done : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 135:29]
      node _statusReg_T = dshl(UInt<1>(0h1), channelCtrl.io.index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 135:60]
      node _statusReg_T_1 = or(statusReg, _statusReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 135:60]
      node _statusReg_T_2 = not(statusReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 135:60]
      node _statusReg_T_3 = or(_statusReg_T_2, _statusReg_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 135:60]
      node _statusReg_T_4 = not(_statusReg_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 135:60]
      node _statusReg_T_5 = mux(UInt<1>(0h1), _statusReg_T_1, _statusReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 135:60]
      connect statusReg, _statusReg_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 135:41]
    when readStatus : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 138:20]
      connect dataReg, statusReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 139:13]
      connect statusReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 140:15]
    connect io.cpu.dout, dataReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 144:15]
    node _io_irq_T = and(statusReg, utilReg.irqMask) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 145:51]
    node _io_irq_T_1 = orr(_io_irq_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 145:70]
    node _io_irq_T_2 = and(utilReg.flags.irqEnable, _io_irq_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 145:37]
    connect io.irq, _io_irq_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 145:10]
    connect io.debug.channels, channelRegs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 146:21]
    connect io.debug.utilReg, utilReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 147:20]
    connect io.debug.statusReg, statusReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YMZ280B.scala 148:22]


  extmodule jt03 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 29:9]
    input rst : UInt<1>
    input clk : UInt<1>
    input cen : UInt<1>
    input din : UInt<8>
    input addr : UInt<1>
    input cs_n : UInt<1>
    input wr_n : UInt<1>
    output dout : UInt<8>
    output irq_n : UInt<1>
    output psg_snd : UInt<10>
    output fm_snd : SInt<16>
    output snd_sample : UInt<1>
    defname = jt03

  module YM2203 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 16:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 16:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 16:7]
    output io : { flip cpu : { rd : UInt<1>, wr : UInt<1>, addr : UInt<1>, mask : UInt<1>, din : UInt<8>, flip dout : UInt<8>}, irq : UInt<1>, audio : { valid : UInt<1>, bits : { psg : SInt<16>, fm : SInt<16>}}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 17:14]

    inst m of jt03 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 48:17]
    node _m_io_rst_T = asUInt(reset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 49:21]
    connect m.rst, _m_io_rst_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 49:12]
    node _m_io_clk_T = asUInt(clock) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 50:21]
    node _m_io_clk_T_1 = bits(_m_io_clk_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 50:21]
    connect m.clk, _m_io_clk_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 50:12]
    wire m_io_cen_next : UInt<17> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 39:18]
    node _m_io_cen_counter_T = tail(m_io_cen_next, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:34]
    reg m_io_cen_counter : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:24]
    connect m_io_cen_counter, _m_io_cen_counter_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 40:24]
    node _m_io_cen_clockEnable_T = head(m_io_cen_next, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:38]
    node _m_io_cen_clockEnable_T_1 = bits(_m_io_cen_clockEnable_T, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:42]
    reg m_io_cen_clockEnable : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:28]
    connect m_io_cen_clockEnable, _m_io_cen_clockEnable_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 41:28]
    node _m_io_cen_next_T = add(m_io_cen_counter, UInt<14>(0h2000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 42:19]
    connect m_io_cen_next, _m_io_cen_next_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/clk/ClockDivider.scala 42:8]
    connect m.cen, m_io_cen_clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 51:12]
    connect m.cs_n, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 52:13]
    node _m_io_wr_n_T = eq(io.cpu.wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 53:16]
    connect m.wr_n, _m_io_wr_n_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 53:13]
    node _m_io_addr_T = bits(io.cpu.addr, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 54:27]
    connect m.addr, _m_io_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 54:13]
    connect m.din, io.cpu.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 55:12]
    connect io.cpu.dout, m.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 56:15]
    node _io_irq_T = eq(m.irq_n, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 57:13]
    connect io.irq, _io_irq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 57:10]
    connect io.audio.valid, m.snd_sample @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 58:18]
    node _io_audio_bits_psg_T = cat(UInt<1>(0h0), m.psg_snd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 59:29]
    node _io_audio_bits_psg_T_1 = cat(_io_audio_bits_psg_T, UInt<5>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 59:45]
    node _io_audio_bits_psg_T_2 = asSInt(_io_audio_bits_psg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 59:58]
    connect io.audio.bits.psg, _io_audio_bits_psg_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 59:21]
    connect io.audio.bits.fm, m.fm_snd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/YM2203.scala 60:20]


  module AsyncReadMemArbiter : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 46:7]
    output io : { busy : UInt<1>, chosen : UInt<4>, flip in : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}[4], out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 47:14]

    regreset busyReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 73:24]
    regreset indexReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 74:25]
    node _index_enc_T = mux(io.in[3].rd, UInt<4>(0h8), UInt<4>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_1 = mux(io.in[2].rd, UInt<4>(0h4), _index_enc_T) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_2 = mux(io.in[1].rd, UInt<4>(0h2), _index_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node index_enc = mux(io.in[0].rd, UInt<4>(0h1), _index_enc_T_2) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_T = bits(index_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_1 = bits(index_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_2 = bits(index_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_3 = bits(index_enc, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    wire _index_WIRE : UInt<1>[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 77:22]
    connect _index_WIRE[0], _index_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 77:22]
    connect _index_WIRE[1], _index_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 77:22]
    connect _index_WIRE[2], _index_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 77:22]
    connect _index_WIRE[3], _index_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 77:22]
    node index = cat(_index_WIRE[3], _index_WIRE[2], _index_WIRE[1], _index_WIRE[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 77:68]
    node chosen = mux(busyReg, indexReg, index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 80:19]
    node _effectiveRequest_T = eq(busyReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 83:26]
    node _effectiveRequest_T_1 = and(_effectiveRequest_T, io.out.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 83:35]
    node effectiveRequest = and(_effectiveRequest_T_1, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 83:48]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 86:22]
      connect busyReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 87:13]
    else :
      when effectiveRequest : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 88:32]
        connect busyReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 89:13]
        connect indexReg, index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 90:14]
    connect io.busy, busyReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 94:11]
    connect io.chosen, chosen @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 95:13]
    node _io_out_T = bits(chosen, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 184:95]
    node _io_out_T_1 = bits(chosen, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 184:95]
    node _io_out_T_2 = bits(chosen, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 184:95]
    node _io_out_T_3 = bits(chosen, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 184:95]
    node _io_out_anySelected_T = or(_io_out_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 156:45]
    node _io_out_anySelected_T_1 = or(_io_out_anySelected_T, _io_out_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 156:45]
    node io_out_anySelected = or(_io_out_anySelected_T_1, _io_out_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 156:45]
    wire io_out_mem : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 157:19]
    node _io_out_mem_rd_T = mux(_io_out_T, io.in[0].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:20]
    node _io_out_mem_rd_T_1 = mux(_io_out_T_1, io.in[1].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:20]
    node _io_out_mem_rd_T_2 = mux(_io_out_T_2, io.in[2].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:20]
    node _io_out_mem_rd_T_3 = mux(_io_out_T_3, io.in[3].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:20]
    node _io_out_mem_rd_T_4 = or(_io_out_mem_rd_T, _io_out_mem_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:20]
    node _io_out_mem_rd_T_5 = or(_io_out_mem_rd_T_4, _io_out_mem_rd_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:20]
    node _io_out_mem_rd_T_6 = or(_io_out_mem_rd_T_5, _io_out_mem_rd_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:20]
    node _io_out_mem_rd_T_7 = bits(_io_out_mem_rd_T_6, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:20]
    connect io_out_mem.rd, _io_out_mem_rd_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 158:12]
    node _io_out_mem_addr_T = mux(_io_out_T, io.in[0].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 159:22]
    node _io_out_mem_addr_T_1 = mux(_io_out_T_1, io.in[1].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 159:22]
    node _io_out_mem_addr_T_2 = mux(_io_out_T_2, io.in[2].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 159:22]
    node _io_out_mem_addr_T_3 = mux(_io_out_T_3, io.in[3].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 159:22]
    node _io_out_mem_addr_T_4 = or(_io_out_mem_addr_T, _io_out_mem_addr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 159:22]
    node _io_out_mem_addr_T_5 = or(_io_out_mem_addr_T_4, _io_out_mem_addr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 159:22]
    node _io_out_mem_addr_T_6 = or(_io_out_mem_addr_T_5, _io_out_mem_addr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 159:22]
    connect io_out_mem.addr, _io_out_mem_addr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 159:14]
    node _io_out_io_in_0_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:23]
    node _io_out_io_in_0_wait_n_T_1 = or(_io_out_io_in_0_wait_n_T, _io_out_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:36]
    node _io_out_io_in_0_wait_n_T_2 = and(_io_out_io_in_0_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:49]
    connect io.in[0].wait_n, _io_out_io_in_0_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:19]
    node _io_out_io_in_0_valid_T = and(_io_out_T, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 162:30]
    connect io.in[0].valid, _io_out_io_in_0_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 162:18]
    connect io.in[0].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 163:17]
    node _io_out_io_in_1_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:23]
    node _io_out_io_in_1_wait_n_T_1 = or(_io_out_io_in_1_wait_n_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:36]
    node _io_out_io_in_1_wait_n_T_2 = and(_io_out_io_in_1_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:49]
    connect io.in[1].wait_n, _io_out_io_in_1_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:19]
    node _io_out_io_in_1_valid_T = and(_io_out_T_1, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 162:30]
    connect io.in[1].valid, _io_out_io_in_1_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 162:18]
    connect io.in[1].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 163:17]
    node _io_out_io_in_2_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:23]
    node _io_out_io_in_2_wait_n_T_1 = or(_io_out_io_in_2_wait_n_T, _io_out_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:36]
    node _io_out_io_in_2_wait_n_T_2 = and(_io_out_io_in_2_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:49]
    connect io.in[2].wait_n, _io_out_io_in_2_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:19]
    node _io_out_io_in_2_valid_T = and(_io_out_T_2, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 162:30]
    connect io.in[2].valid, _io_out_io_in_2_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 162:18]
    connect io.in[2].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 163:17]
    node _io_out_io_in_3_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:23]
    node _io_out_io_in_3_wait_n_T_1 = or(_io_out_io_in_3_wait_n_T, _io_out_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:36]
    node _io_out_io_in_3_wait_n_T_2 = and(_io_out_io_in_3_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:49]
    connect io.in[3].wait_n, _io_out_io_in_3_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 161:19]
    node _io_out_io_in_3_valid_T = and(_io_out_T_3, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 162:30]
    connect io.in[3].valid, _io_out_io_in_3_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 162:18]
    connect io.in[3].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 163:17]
    connect io.out, io_out_mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 96:10]


  module AudioMixer : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 56:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 56:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 56:7]
    output io : { flip in : { `4` : SInt<14>, `3` : SInt<14>, `2` : SInt<16>, `1` : SInt<16>, `0` : SInt<16>}, out : SInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 57:14]

    node _sum_T = shl(io.in.`0`, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 89:61]
    node _sum_T_1 = mul(_sum_T, SInt<6>(0h10)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 66:89]
    node _sum_T_2 = shl(io.in.`1`, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 89:61]
    node _sum_T_3 = mul(_sum_T_2, SInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 66:89]
    node _sum_T_4 = shl(io.in.`2`, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 89:61]
    node _sum_T_5 = mul(_sum_T_4, SInt<6>(0h10)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 66:89]
    node _sum_T_6 = shl(io.in.`3`, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 89:61]
    node _sum_T_7 = mul(_sum_T_6, SInt<6>(0h1a)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 66:89]
    node _sum_T_8 = shl(io.in.`4`, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 89:61]
    node _sum_T_9 = mul(_sum_T_8, SInt<6>(0h10)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 66:89]
    node _sum_T_10 = add(_sum_T_1, _sum_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 67:29]
    node _sum_T_11 = add(_sum_T_10, _sum_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 67:29]
    node _sum_T_12 = add(_sum_T_11, _sum_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 67:29]
    node sum = add(_sum_T_12, _sum_T_9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 67:29]
    node io_out_clipped = shr(sum, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 71:24]
    node _io_out_T = lt(io_out_clipped, SInt<16>(-0h8000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_out_T_1 = mux(_io_out_T, SInt<16>(-0h8000), io_out_clipped) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:51]
    node _io_out_T_2 = lt(_io_out_T_1, SInt<16>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    node _io_out_T_3 = mux(_io_out_T_2, _io_out_T_1, SInt<16>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 264:60]
    reg io_out_REG : SInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 73:12]
    connect io_out_REG, _io_out_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 73:12]
    connect io.out, io_out_REG @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 70:10]


  module Sound : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 49:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 49:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 49:7]
    output io : { ctrl : { flip oki : { rd : UInt<1>, wr : UInt<1>, addr : UInt<23>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}[2], flip nmk : { wr : UInt<1>, addr : UInt<23>, mask : UInt<2>, din : UInt<16>}, flip ymz : { rd : UInt<1>, wr : UInt<1>, addr : UInt<23>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>}, flip req : UInt<1>, flip data : UInt<16>, irq : UInt<1>}, flip gameIndex : UInt<4>, flip gameConfig : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}}, rom : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}[2], audio : SInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 50:14]

    wire irq : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 64:17]
    regreset reqReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 67:25]
    when io.ctrl.req : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 67:25]
      connect reqReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 67:25]
    reg dataReg : UInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 68:26]
    when io.ctrl.req : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 68:26]
      connect dataReg, io.ctrl.data @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 68:26]
    regreset z80BankReg : UInt<4>, clock, reset, UInt<4>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 69:27]
    regreset okiBankHiReg : UInt<4>, clock, reset, UInt<4>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 70:29]
    regreset okiBankLoReg : UInt<4>, clock, reset, UInt<4>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 71:29]
    inst cpu of CPU_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 74:19]
    connect cpu.clock, clock
    connect cpu.reset, reset
    connect cpu.io.halt, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 77:15]
    invalidate cpu.io.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 78:14]
    connect cpu.io.int, irq @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 79:14]
    connect cpu.io.nmi, reqReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 80:14]
    inst soundRam of SinglePortRam_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 83:24]
    connect soundRam.clock, clock
    connect soundRam.reset, reset
    connect soundRam.io.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect soundRam.io.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate soundRam.io.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate soundRam.io.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate soundRam.io.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    inst nmk of NMK112 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 90:19]
    connect nmk.clock, clock
    connect nmk.reset, reset
    connect nmk.io.cpu, io.ctrl.nmk @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 91:14]
    connect nmk.io.mask, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 92:15]
    inst oki_0 of OKIM6295 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 96:21]
    connect oki_0.clock, clock
    connect oki_0.reset, reset
    connect oki_0.io.cpu, io.ctrl.oki[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 97:16]
    inst oki_1 of OKIM6295_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 96:21]
    connect oki_1.clock, clock
    connect oki_1.reset, reset
    connect oki_1.io.cpu, io.ctrl.oki[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 97:16]
    inst ymz280b of YMZ280B @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 102:23]
    connect ymz280b.clock, clock
    connect ymz280b.reset, reset
    connect ymz280b.io.cpu, io.ctrl.ymz @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 103:18]
    connect ymz280b.io.rom.valid, io.rom[0].valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 104:18]
    connect ymz280b.io.rom.wait_n, io.rom[0].wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 104:18]
    connect ymz280b.io.rom.dout, io.rom[0].dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 104:18]
    connect io.rom[0].addr, ymz280b.io.rom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 104:18]
    connect io.rom[0].rd, ymz280b.io.rom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 104:18]
    connect io.ctrl.irq, ymz280b.io.irq @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 105:15]
    inst ym2203 of YM2203 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 108:22]
    connect ym2203.clock, clock
    connect ym2203.reset, reset
    connect irq, ym2203.io.irq @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 109:7]
    connect ym2203.io.cpu.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 317:8]
    connect ym2203.io.cpu.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 318:8]
    invalidate ym2203.io.cpu.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 319:10]
    invalidate ym2203.io.cpu.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 320:10]
    invalidate ym2203.io.cpu.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 321:9]
    wire progRom : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 113:21]
    wire bankRom : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 114:21]
    connect progRom.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 83:8]
    invalidate progRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 84:10]
    connect bankRom.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 83:8]
    invalidate bankRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/MemIO.scala 84:10]
    inst arbiter of AsyncReadMemArbiter @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 119:23]
    connect arbiter.clock, clock
    connect arbiter.reset, reset
    node _mem_bank_T = bits(oki_0.io.rom.addr, 17, 17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 146:24]
    node mem_bank = mux(_mem_bank_T, okiBankHiReg, okiBankLoReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 146:19]
    node _mem_T = eq(io.gameIndex, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 147:22]
    connect nmk.io.addr[0].in, oki_0.io.rom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 80:22]
    node _mem_T_1 = bits(oki_0.io.rom.addr, 16, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 149:19]
    node _mem_T_2 = cat(mem_bank, _mem_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 149:12]
    node _mem_T_3 = mux(_mem_T, nmk.io.addr[0].out, _mem_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 147:8]
    wire mem : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 104:19]
    connect mem.rd, oki_0.io.rom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 105:12]
    connect oki_0.io.rom.wait_n, mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 106:12]
    connect oki_0.io.rom.valid, mem.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 107:11]
    node _mem_addr_bank_T = bits(oki_0.io.rom.addr, 17, 17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 146:24]
    node mem_addr_bank = mux(_mem_addr_bank_T, okiBankHiReg, okiBankLoReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 146:19]
    node _mem_addr_T = eq(io.gameIndex, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 147:22]
    connect nmk.io.addr[0].in, oki_0.io.rom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 80:22]
    node _mem_addr_T_1 = bits(oki_0.io.rom.addr, 16, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 149:19]
    node _mem_addr_T_2 = cat(mem_addr_bank, _mem_addr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 149:12]
    node _mem_addr_T_3 = mux(_mem_addr_T, nmk.io.addr[0].out, _mem_addr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 147:8]
    connect mem.addr, _mem_addr_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 108:14]
    connect oki_0.io.rom.dout, mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 109:10]
    node _T = eq(io.gameConfig.sound[0].device, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 121:79]
    wire mem_1 : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 134:19]
    node _mem_rd_T = and(_T, mem.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 135:21]
    connect mem_1.rd, _mem_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 135:12]
    connect mem.wait_n, mem_1.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 136:12]
    connect mem.valid, mem_1.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 137:11]
    connect mem_1.addr, mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 138:14]
    connect mem.dout, mem_1.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 139:10]
    node _T_1 = eq(io.gameConfig.sound[0].device, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 122:57]
    wire mem_2 : { rd : UInt<1>, addr : UInt<24>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 134:19]
    node _mem_rd_T_1 = and(_T_1, ymz280b.io.rom.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 135:21]
    connect mem_2.rd, _mem_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 135:12]
    connect ymz280b.io.rom.wait_n, mem_2.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 136:12]
    connect ymz280b.io.rom.valid, mem_2.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 137:11]
    connect mem_2.addr, ymz280b.io.rom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 138:14]
    connect ymz280b.io.rom.dout, mem_2.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 139:10]
    node _T_2 = eq(io.gameConfig.sound[0].device, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 123:50]
    wire mem_3 : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 134:19]
    node _mem_rd_T_2 = and(_T_2, progRom.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 135:21]
    connect mem_3.rd, _mem_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 135:12]
    connect progRom.wait_n, mem_3.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 136:12]
    connect progRom.valid, mem_3.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 137:11]
    connect mem_3.addr, progRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 138:14]
    connect progRom.dout, mem_3.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 139:10]
    node _T_3 = eq(io.gameConfig.sound[0].device, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 124:50]
    wire mem_4 : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 134:19]
    node _mem_rd_T_3 = and(_T_3, bankRom.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 135:21]
    connect mem_4.rd, _mem_rd_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 135:12]
    connect bankRom.wait_n, mem_4.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 136:12]
    connect bankRom.valid, mem_4.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 137:11]
    connect mem_4.addr, bankRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 138:14]
    connect bankRom.dout, mem_4.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 139:10]
    connect arbiter.io.in[0], mem_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 68:54]
    connect arbiter.io.in[1], mem_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 68:54]
    connect arbiter.io.in[2], mem_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 68:54]
    connect arbiter.io.in[3], mem_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/AsyncReadMemArbiter.scala 68:54]
    connect arbiter.io.out.valid, io.rom[0].valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 125:5]
    connect arbiter.io.out.wait_n, io.rom[0].wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 125:5]
    connect arbiter.io.out.dout, io.rom[0].dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 125:5]
    connect io.rom[0].addr, arbiter.io.out.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 125:5]
    connect io.rom[0].rd, arbiter.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 125:5]
    node _mem_bank_T_1 = bits(oki_1.io.rom.addr, 17, 17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 146:24]
    node mem_bank_1 = mux(_mem_bank_T_1, okiBankHiReg, okiBankLoReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 146:19]
    node _mem_T_4 = eq(io.gameIndex, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 147:22]
    connect nmk.io.addr[1].in, oki_1.io.rom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 80:22]
    node _mem_T_5 = bits(oki_1.io.rom.addr, 16, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 149:19]
    node _mem_T_6 = cat(mem_bank_1, _mem_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 149:12]
    node _mem_T_7 = mux(_mem_T_4, nmk.io.addr[1].out, _mem_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 147:8]
    wire mem_5 : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 104:19]
    connect mem_5.rd, oki_1.io.rom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 105:12]
    connect oki_1.io.rom.wait_n, mem_5.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 106:12]
    connect oki_1.io.rom.valid, mem_5.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 107:11]
    node _mem_addr_bank_T_1 = bits(oki_1.io.rom.addr, 17, 17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 146:24]
    node mem_addr_bank_1 = mux(_mem_addr_bank_T_1, okiBankHiReg, okiBankLoReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 146:19]
    node _mem_addr_T_4 = eq(io.gameIndex, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 147:22]
    connect nmk.io.addr[1].in, oki_1.io.rom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/NMK112.scala 80:22]
    node _mem_addr_T_5 = bits(oki_1.io.rom.addr, 16, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 149:19]
    node _mem_addr_T_6 = cat(mem_addr_bank_1, _mem_addr_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 149:12]
    node _mem_addr_T_7 = mux(_mem_addr_T_4, nmk.io.addr[1].out, _mem_addr_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 147:8]
    connect mem_5.addr, _mem_addr_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 108:14]
    connect oki_1.io.rom.dout, mem_5.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 109:10]
    connect io.rom[1], mem_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 128:40]
    node _T_4 = eq(io.gameIndex, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 165:21]
    when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 165:42]
      node addr = and(cpu.io.addr, UInt<16>(0hffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 76:25]
      node _offset_T = sub(addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 77:23]
      node offset = tail(_offset_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 77:23]
      node _cs_T = geq(addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_1 = leq(addr, UInt<14>(0h3fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs = and(_cs_T, _cs_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _progRom_rd_T = eq(cpu.io.rfsh, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 117:23]
      node _progRom_rd_T_1 = and(cs, _progRom_rd_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 117:20]
      connect progRom.rd, _progRom_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 117:14]
      connect progRom.addr, addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 118:16]
      node _T_5 = and(cs, cpu.io.mreq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 119:15]
      node _T_6 = and(_T_5, cpu.io.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 119:27]
      when _T_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 119:38]
        connect cpu.io.din, progRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 119:48]
      node addr_1 = and(cpu.io.addr, UInt<16>(0hffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 76:25]
      node _offset_T_1 = sub(addr_1, UInt<15>(0h4000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 77:23]
      node offset_1 = tail(_offset_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 77:23]
      node _cs_T_2 = geq(addr_1, UInt<15>(0h4000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_3 = leq(addr_1, UInt<15>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_1 = and(_cs_T_2, _cs_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _bankRom_rd_T = eq(cpu.io.rfsh, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 117:23]
      node _bankRom_rd_T_1 = and(cs_1, _bankRom_rd_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 117:20]
      connect bankRom.rd, _bankRom_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 117:14]
      node _bankRom_addr_T = bits(addr_1, 13, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 167:76]
      node _bankRom_addr_T_1 = cat(z80BankReg, _bankRom_addr_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 167:69]
      connect bankRom.addr, _bankRom_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 118:16]
      node _T_7 = and(cs_1, cpu.io.mreq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 119:15]
      node _T_8 = and(_T_7, cpu.io.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 119:27]
      when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 119:38]
        connect cpu.io.din, bankRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 119:48]
      node addr_2 = and(cpu.io.addr, UInt<16>(0hffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 76:25]
      node _offset_T_2 = sub(addr_2, UInt<16>(0he000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 77:23]
      node offset_2 = tail(_offset_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 77:23]
      node _cs_T_4 = geq(addr_2, UInt<16>(0he000)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_5 = leq(addr_2, UInt<16>(0hffff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_2 = and(_cs_T_4, _cs_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _soundRam_io_rd_T = eq(cpu.io.rfsh, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 96:23]
      node _soundRam_io_rd_T_1 = and(cs_2, _soundRam_io_rd_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 96:20]
      connect soundRam.io.rd, _soundRam_io_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 96:14]
      node _soundRam_io_wr_T = and(cs_2, cpu.io.mreq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 97:20]
      node _soundRam_io_wr_T_1 = and(_soundRam_io_wr_T, cpu.io.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 97:32]
      connect soundRam.io.wr, _soundRam_io_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 97:14]
      connect soundRam.io.addr, addr_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 98:16]
      connect soundRam.io.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 99:15]
      node _T_9 = and(cs_2, cpu.io.mreq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 100:15]
      node _T_10 = and(_T_9, cpu.io.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 100:27]
      when _T_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 100:38]
        connect cpu.io.din, soundRam.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/MemMap.scala 100:48]
      node addr_3 = and(cpu.io.addr, UInt<8>(0hff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 76:25]
      node _offset_T_3 = sub(addr_3, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node offset_3 = tail(_offset_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node _cs_T_6 = geq(addr_3, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_7 = leq(addr_3, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_3 = and(_cs_T_6, _cs_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_11 = and(cs_3, cpu.io.iorq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 172:15]
      node _T_12 = and(_T_11, cpu.io.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 172:27]
      when _T_12 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 172:38]
        node _z80BankReg_T = bits(cpu.io.dout, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 170:55]
        connect z80BankReg, _z80BankReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 170:48]
      node addr_4 = and(cpu.io.addr, UInt<8>(0hff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 76:25]
      node _offset_T_4 = sub(addr_4, UInt<6>(0h30)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node offset_4 = tail(_offset_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node _cs_T_8 = geq(addr_4, UInt<6>(0h30)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_9 = leq(addr_4, UInt<6>(0h30)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_4 = and(_cs_T_8, _cs_T_9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_13 = and(cs_4, cpu.io.iorq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 163:15]
      node _T_14 = and(_T_13, cpu.io.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 163:27]
      when _T_14 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 163:38]
        connect reqReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 136:12]
        node _cpu_io_din_T = bits(dataReg, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 137:42]
        connect cpu.io.din, _cpu_io_din_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 163:48]
      node addr_5 = and(cpu.io.addr, UInt<8>(0hff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 76:25]
      node _offset_T_5 = sub(addr_5, UInt<7>(0h40)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node offset_5 = tail(_offset_T_5, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node _cs_T_10 = geq(addr_5, UInt<7>(0h40)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_11 = leq(addr_5, UInt<7>(0h40)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_5 = and(_cs_T_10, _cs_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_15 = and(cs_5, cpu.io.iorq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 163:15]
      node _T_16 = and(_T_15, cpu.io.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 163:27]
      when _T_16 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 163:38]
        connect reqReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 136:12]
        node _cpu_io_din_T_1 = bits(dataReg, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 137:22]
        connect cpu.io.din, _cpu_io_din_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 163:48]
      node addr_6 = and(cpu.io.addr, UInt<8>(0hff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 76:25]
      node _offset_T_6 = sub(addr_6, UInt<7>(0h50)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node offset_6 = tail(_offset_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node _cs_T_12 = geq(addr_6, UInt<7>(0h50)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_13 = leq(addr_6, UInt<7>(0h51)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_6 = and(_cs_T_12, _cs_T_13) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _ym2203_io_cpu_rd_T = eq(cpu.io.rfsh, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 96:23]
      node _ym2203_io_cpu_rd_T_1 = and(cs_6, _ym2203_io_cpu_rd_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 96:20]
      connect ym2203.io.cpu.rd, _ym2203_io_cpu_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 96:14]
      node _ym2203_io_cpu_wr_T = and(cs_6, cpu.io.iorq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 97:20]
      node _ym2203_io_cpu_wr_T_1 = and(_ym2203_io_cpu_wr_T, cpu.io.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 97:32]
      connect ym2203.io.cpu.wr, _ym2203_io_cpu_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 97:14]
      connect ym2203.io.cpu.addr, addr_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 98:16]
      connect ym2203.io.cpu.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 99:15]
      node _T_17 = and(cs_6, cpu.io.iorq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 100:15]
      node _T_18 = and(_T_17, cpu.io.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 100:27]
      when _T_18 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 100:38]
        connect cpu.io.din, ym2203.io.cpu.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 100:48]
      node addr_7 = and(cpu.io.addr, UInt<8>(0hff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 76:25]
      node _offset_T_7 = sub(addr_7, UInt<7>(0h60)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node offset_7 = tail(_offset_T_7, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node _cs_T_14 = geq(addr_7, UInt<7>(0h60)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_15 = leq(addr_7, UInt<7>(0h60)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_7 = and(_cs_T_14, _cs_T_15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _oki_1_io_cpu_rd_T = eq(cpu.io.rfsh, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 96:23]
      node _oki_1_io_cpu_rd_T_1 = and(cs_7, _oki_1_io_cpu_rd_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 96:20]
      connect oki_1.io.cpu.rd, _oki_1_io_cpu_rd_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 96:14]
      node _oki_1_io_cpu_wr_T = and(cs_7, cpu.io.iorq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 97:20]
      node _oki_1_io_cpu_wr_T_1 = and(_oki_1_io_cpu_wr_T, cpu.io.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 97:32]
      connect oki_1.io.cpu.wr, _oki_1_io_cpu_wr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 97:14]
      connect oki_1.io.cpu.addr, addr_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 98:16]
      connect oki_1.io.cpu.din, cpu.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 99:15]
      node _T_19 = and(cs_7, cpu.io.iorq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 100:15]
      node _T_20 = and(_T_19, cpu.io.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 100:27]
      when _T_20 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 100:38]
        connect cpu.io.din, oki_1.io.cpu.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 100:48]
      node addr_8 = and(cpu.io.addr, UInt<8>(0hff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 76:25]
      node _offset_T_8 = sub(addr_8, UInt<7>(0h70)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node offset_8 = tail(_offset_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 77:23]
      node _cs_T_16 = geq(addr_8, UInt<7>(0h70)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
      node _cs_T_17 = leq(addr_8, UInt<7>(0h70)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
      node cs_8 = and(_cs_T_16, _cs_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
      node _T_21 = and(cs_8, cpu.io.iorq) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 172:15]
      node _T_22 = and(_T_21, cpu.io.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 172:27]
      when _T_22 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/cpu/z80/IOMap.scala 172:38]
        node _okiBankHiReg_T = bits(cpu.io.dout, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 160:25]
        node _okiBankHiReg_T_1 = and(_okiBankHiReg_T, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 160:32]
        connect okiBankHiReg, _okiBankHiReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 160:18]
        node _okiBankLoReg_T = bits(cpu.io.dout, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 161:25]
        node _okiBankLoReg_T_1 = and(_okiBankLoReg_T, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 161:32]
        connect okiBankLoReg, _okiBankLoReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 161:18]
    reg io_audio_r : SInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 180:14]
    when ymz280b.io.audio.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 180:14]
      connect io_audio_r, ymz280b.io.audio.bits.left @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 180:14]
    reg io_audio_r_1 : SInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 181:14]
    when ym2203.io.audio.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 181:14]
      connect io_audio_r_1, ym2203.io.audio.bits.psg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 181:14]
    reg io_audio_r_2 : SInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 182:14]
    when ym2203.io.audio.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 182:14]
      connect io_audio_r_2, ym2203.io.audio.bits.fm @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 182:14]
    reg io_audio_r_3 : SInt<14>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 183:14]
    when oki_0.io.audio.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 183:14]
      connect io_audio_r_3, oki_0.io.audio.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 183:14]
    reg io_audio_r_4 : SInt<14>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 184:14]
    when oki_1.io.audio.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 184:14]
      connect io_audio_r_4, oki_1.io.audio.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 184:14]
    inst io_audio_mixer of AudioMixer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/snd/AudioMixer.scala 100:23]
    connect io_audio_mixer.clock, clock
    connect io_audio_mixer.reset, reset
    connect io_audio_mixer.io.in.`0`, io_audio_r @[src/main/scala/chisel3/util/MixedVec.scala 116:9]
    connect io_audio_mixer.io.in.`1`, io_audio_r_1 @[src/main/scala/chisel3/util/MixedVec.scala 116:9]
    connect io_audio_mixer.io.in.`2`, io_audio_r_2 @[src/main/scala/chisel3/util/MixedVec.scala 116:9]
    connect io_audio_mixer.io.in.`3`, io_audio_r_3 @[src/main/scala/chisel3/util/MixedVec.scala 116:9]
    connect io_audio_mixer.io.in.`4`, io_audio_r_4 @[src/main/scala/chisel3/util/MixedVec.scala 116:9]
    connect io.audio, io_audio_mixer.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/snd/Sound.scala 179:12]


  module ReadDataFreezer_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    output io : { flip targetClock : Clock, flip in : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 96:14]

    regreset clear_s : UInt<1>, io.targetClock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 242:26]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:18]
      node _clear_s_dataReg_T = eq(clear_s, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:31]
      connect clear_s, _clear_s_dataReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:28]
    reg clear_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:40]
    connect clear_REG, clear_s @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:40]
    node clear = xor(clear_s, clear_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:31]
    regreset wait_n_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 188:28]
    when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:13]
      connect wait_n_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:25]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:53]
        connect wait_n_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:65]
    node _wait_n_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:24]
    node _wait_n_T_1 = and(wait_n_enableReg, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:21]
    node wait_n = or(io.out.wait_n, _wait_n_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:7]
    regreset valid_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 188:28]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:13]
      connect valid_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:25]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:53]
        connect valid_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:65]
    node _valid_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:24]
    node _valid_T_1 = and(valid_enableReg, _valid_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:21]
    node valid = or(io.out.valid, _valid_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:7]
    reg data_dataReg : UInt<8>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
      connect data_dataReg, io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
    regreset data_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 204:28]
    when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:17]
      connect data_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:29]
    else :
      when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:54]
        connect data_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:66]
    node _data_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:22]
    node _data_T_1 = and(data_enableReg, _data_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:19]
    node data = mux(_data_T_1, data_dataReg, io.out.dout) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:8]
    regreset pendingRead : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 116:28]
    node effectiveRead = and(io.in.rd, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 117:32]
    reg clearRead_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:35]
    connect clearRead_REG, valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:35]
    node clearRead = and(clear, clearRead_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:25]
    when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:23]
      connect pendingRead, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:37]
    else :
      when clearRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:69]
        connect pendingRead, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:83]
    connect io.out, io.in @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 122:9]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 125:16]
    connect io.in.valid, valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 126:15]
    connect io.in.dout, data @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 127:14]
    node _io_out_rd_T = eq(pendingRead, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:29]
    node _io_out_rd_T_1 = or(_io_out_rd_T, clearRead) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:42]
    node _io_out_rd_T_2 = and(io.in.rd, _io_out_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:25]
    connect io.out.rd, _io_out_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:13]


  module ReadDataFreezer_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 95:7]
    output io : { flip targetClock : Clock, flip in : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<25>, flip dout : UInt<8>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 96:14]

    regreset clear_s : UInt<1>, io.targetClock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 242:26]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:18]
      node _clear_s_dataReg_T = eq(clear_s, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:31]
      connect clear_s, _clear_s_dataReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 243:28]
    reg clear_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:40]
    connect clear_REG, clear_s @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:40]
    node clear = xor(clear_s, clear_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 151:31]
    regreset wait_n_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 188:28]
    when io.out.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:13]
      connect wait_n_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:25]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:53]
        connect wait_n_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:65]
    node _wait_n_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:24]
    node _wait_n_T_1 = and(wait_n_enableReg, _wait_n_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:21]
    node wait_n = or(io.out.wait_n, _wait_n_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:7]
    regreset valid_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 188:28]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:13]
      connect valid_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:25]
    else :
      when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:53]
        connect valid_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 189:65]
    node _valid_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:24]
    node _valid_T_1 = and(valid_enableReg, _valid_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:21]
    node valid = or(io.out.valid, _valid_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 190:7]
    reg data_dataReg : UInt<8>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
    when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
      connect data_dataReg, io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 203:28]
    regreset data_enableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 204:28]
    when clear : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:17]
      connect data_enableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:29]
    else :
      when io.out.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:54]
        connect data_enableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 205:66]
    node _data_T = eq(clear, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:22]
    node _data_T_1 = and(data_enableReg, _data_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:19]
    node data = mux(_data_T_1, data_dataReg, io.out.dout) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 206:8]
    regreset pendingRead : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 116:28]
    node effectiveRead = and(io.in.rd, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 117:32]
    reg clearRead_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:35]
    connect clearRead_REG, valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:35]
    node clearRead = and(clear, clearRead_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 118:25]
    when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:23]
      connect pendingRead, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:37]
    else :
      when clearRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:69]
        connect pendingRead, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 119:83]
    connect io.out, io.in @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 122:9]
    connect io.in.wait_n, wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 125:16]
    connect io.in.valid, valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 126:15]
    connect io.in.dout, data @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 127:14]
    node _io_out_rd_T = eq(pendingRead, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:29]
    node _io_out_rd_T_1 = or(_io_out_rd_T, clearRead) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:42]
    node _io_out_rd_T_2 = and(io.in.rd, _io_out_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:25]
    connect io.out.rd, _io_out_rd_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 128:13]


  module Queue64_UInt : @[src/main/scala/chisel3/util/Queue.scala 60:7]
    input clock : Clock @[src/main/scala/chisel3/util/Queue.scala 60:7]
    input reset : Reset @[src/main/scala/chisel3/util/Queue.scala 60:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<7>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Queue.scala 72:14]

    smem ram : UInt[64], new @[src/main/scala/chisel3/util/Queue.scala 73:44]
    regreset enq_ptr_value : UInt<6>, clock, reset, UInt<6>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<6>, clock, reset, UInt<6>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Queue.scala 76:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 77:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 78:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Queue.scala 78:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Queue.scala 79:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Queue.scala 80:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Queue.scala 80:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Queue.scala 81:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Queue.scala 81:27]
    when do_enq : @[src/main/scala/chisel3/util/Queue.scala 86:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Queue.scala 87:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Queue.scala 87:24]
      node wrap = eq(enq_ptr_value, UInt<6>(0h3f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Queue.scala 90:16]
      node wrap_1 = eq(deq_ptr_value, UInt<6>(0h3f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Queue.scala 93:15]
    when _T : @[src/main/scala/chisel3/util/Queue.scala 93:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Queue.scala 94:16]
    when io.flush : @[src/main/scala/chisel3/util/Queue.scala 96:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Queue.scala 99:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 102:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Queue.scala 102:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 103:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Queue.scala 103:16]
    node _deq_ptr_next_T = sub(UInt<7>(0h40), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Queue.scala 106:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Queue.scala 106:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Queue.scala 106:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Queue.scala 106:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Queue.scala 106:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Queue.scala 106:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 107:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Queue.scala 107:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Queue.scala 107:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Queue.scala 108:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Queue.scala 108:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Queue.scala 108:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Queue.scala 108:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<6>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 108:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 5, 0) @[src/main/scala/chisel3/util/Queue.scala 108:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Queue.scala 108:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Queue.scala 108:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 126:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Queue.scala 126:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Queue.scala 129:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<7>(0h40), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 129:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Queue.scala 129:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Queue.scala 129:14]


  module PISO : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 44:7]
    output io : { flip rd : UInt<1>, flip wr : UInt<1>, isEmpty : UInt<1>, isAlmostEmpty : UInt<1>, flip din : UInt<8>[16], dout : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 45:14]

    reg pisoReg : UInt<8>[16], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 61:20]
    regreset pisoCounterReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 62:31]
    node pisoEmpty = eq(pisoCounterReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 65:34]
    node pisoAlmostEmpty = eq(pisoCounterReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 66:40]
    when io.wr : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 69:15]
      connect pisoReg, io.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 70:13]
      connect pisoCounterReg, UInt<5>(0h10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 71:20]
    else :
      node _T = eq(pisoEmpty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 72:23]
      node _T_1 = and(io.rd, _T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 72:20]
      when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 72:35]
        connect pisoReg[0], pisoReg[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[1], pisoReg[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[2], pisoReg[3] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[3], pisoReg[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[4], pisoReg[5] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[5], pisoReg[6] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[6], pisoReg[7] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[7], pisoReg[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[8], pisoReg[9] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[9], pisoReg[10] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[10], pisoReg[11] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[11], pisoReg[12] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[12], pisoReg[13] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[13], pisoReg[14] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[14], pisoReg[15] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        connect pisoReg[15], pisoReg[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 73:13]
        node _pisoCounterReg_T = sub(pisoCounterReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 74:38]
        node _pisoCounterReg_T_1 = tail(_pisoCounterReg_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 74:38]
        connect pisoCounterReg, _pisoCounterReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 74:20]
    connect io.isEmpty, pisoEmpty @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 78:14]
    connect io.isAlmostEmpty, pisoAlmostEmpty @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 79:20]
    connect io.dout, pisoReg[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/PISO.scala 80:11]


  module SpriteBlitter : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 53:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 53:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 53:7]
    output io : { flip enable : UInt<1>, busy : UInt<1>, flip config : { flip ready : UInt<1>, valid : UInt<1>, bits : { sprite : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>, hFlip : UInt<1>, vFlip : UInt<1>, pos : { x : SInt<18>, y : SInt<18>}, cols : UInt<8>, rows : UInt<8>, zoom : { x : UInt<16>, y : UInt<16>}}, hFlip : UInt<1>, vFlip : UInt<1>}}, flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, flip pixelData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>[16]}, frameBuffer : { wr : UInt<1>, addr : UInt<17>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 54:14]

    regreset busyReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 70:24]
    node _configReg_T = and(io.config.ready, io.config.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    reg configReg : { sprite : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>, hFlip : UInt<1>, vFlip : UInt<1>, pos : { x : SInt<18>, y : SInt<18>}, cols : UInt<8>, rows : UInt<8>, zoom : { x : UInt<16>, y : UInt<16>}}, hFlip : UInt<1>, vFlip : UInt<1>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 71:28]
    when _configReg_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 71:28]
      connect configReg, io.config.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 71:28]
    inst piso of PISO @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 74:20]
    connect piso.clock, clock
    connect piso.reset, reset
    node _piso_io_rd_T = and(busyReg, io.frameBuffer.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 75:25]
    connect piso.io.rd, _piso_io_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 75:14]
    node _piso_io_wr_T = and(io.pixelData.ready, io.pixelData.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect piso.io.wr, _piso_io_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 76:14]
    connect piso.io.din[0], io.pixelData.bits[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[1], io.pixelData.bits[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[2], io.pixelData.bits[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[3], io.pixelData.bits[3] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[4], io.pixelData.bits[4] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[5], io.pixelData.bits[5] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[6], io.pixelData.bits[6] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[7], io.pixelData.bits[7] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[8], io.pixelData.bits[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[9], io.pixelData.bits[9] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[10], io.pixelData.bits[10] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[11], io.pixelData.bits[11] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[12], io.pixelData.bits[12] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[13], io.pixelData.bits[13] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[14], io.pixelData.bits[14] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    connect piso.io.din[15], io.pixelData.bits[15] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 77:15]
    wire vec : { x : UInt<8>, y : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect vec.x, configReg.sprite.cols @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect vec.y, configReg.sprite.rows @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _T = shl(vec.x, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 82:34]
    node _T_1 = shl(vec.y, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 82:56]
    wire vec_1 : { x : UInt<12>, y : UInt<12>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect vec_1.x, _T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect vec_1.y, _T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _T_2 = eq(piso.io.isEmpty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 84:81]
    node _T_3 = and(busyReg, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 84:78]
    node _T_4 = and(_T_3, io.frameBuffer.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 84:92]
    regreset x : UInt<12>, clock, reset, UInt<12>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 65:22]
    wire xWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 92:24]
    connect xWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 92:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:17]
      connect x, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 77:11]
    else :
      when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:48]
        node _wrap_wrap_T = sub(vec_1.x, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:29]
        node _wrap_wrap_T_1 = tail(_wrap_wrap_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:29]
        node _wrap_wrap_T_2 = eq(x, _wrap_wrap_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:22]
        node _wrap_wrap_T_3 = eq(vec_1.x, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:41]
        node wrap_wrap = or(_wrap_wrap_T_2, _wrap_wrap_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:35]
        node _wrap_value_T = add(x, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:20]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:20]
        connect x, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:11]
        when wrap_wrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 71:16]
          connect x, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 71:24]
        connect xWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:55]
    wire vec_2 : { x : UInt<8>, y : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect vec_2.x, configReg.sprite.cols @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect vec_2.y, configReg.sprite.rows @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _T_5 = shl(vec_2.x, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 82:34]
    node _T_6 = shl(vec_2.y, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 82:56]
    wire vec_3 : { x : UInt<12>, y : UInt<12>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect vec_3.x, _T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect vec_3.y, _T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    regreset y : UInt<12>, clock, reset, UInt<12>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 65:22]
    wire yWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 92:24]
    connect yWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 92:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:17]
      connect y, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 77:11]
    else :
      when xWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:48]
        node _wrap_wrap_T_4 = sub(vec_3.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:29]
        node _wrap_wrap_T_5 = tail(_wrap_wrap_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:29]
        node _wrap_wrap_T_6 = eq(y, _wrap_wrap_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:22]
        node _wrap_wrap_T_7 = eq(vec_3.y, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:41]
        node wrap_wrap_1 = or(_wrap_wrap_T_6, _wrap_wrap_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:35]
        node _wrap_value_T_2 = add(y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:20]
        node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:20]
        connect y, _wrap_value_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:11]
        when wrap_wrap_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 71:16]
          connect y, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 71:24]
        connect yWrap, wrap_wrap_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:55]
    wire posReg_vec : { x : UInt<12>, y : UInt<12>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect posReg_vec.x, x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect posReg_vec.y, y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    wire posReg_size_vec : { x : UInt<8>, y : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect posReg_size_vec.x, configReg.sprite.cols @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect posReg_size_vec.y, configReg.sprite.rows @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _posReg_size_T = shl(posReg_size_vec.x, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 82:34]
    node _posReg_size_T_1 = shl(posReg_size_vec.y, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 82:56]
    wire posReg_size_vec_1 : { x : UInt<12>, y : UInt<12>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect posReg_size_vec_1.x, _posReg_size_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect posReg_size_vec_1.y, _posReg_size_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _posReg_size_T_2 = shl(posReg_size_vec_1.x, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 82:34]
    node _posReg_size_T_3 = shl(posReg_size_vec_1.y, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 82:56]
    wire posReg_size : { x : UInt<20>, y : UInt<20>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect posReg_size.x, _posReg_size_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect posReg_size.y, _posReg_size_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node posReg_x = mul(posReg_vec.x, configReg.sprite.zoom.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 140:19]
    node posReg_y = mul(posReg_vec.y, configReg.sprite.zoom.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 141:19]
    node _posReg_x__T = sub(posReg_size.x, posReg_x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 144:39]
    node _posReg_x__T_1 = tail(_posReg_x__T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 144:39]
    node _posReg_x__T_2 = sub(_posReg_x__T_1, UInt<9>(0h100)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 144:43]
    node _posReg_x__T_3 = tail(_posReg_x__T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 144:43]
    node posReg_x_ = mux(configReg.sprite.hFlip, _posReg_x__T_3, posReg_x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 144:17]
    node _posReg_y__T = sub(posReg_size.y, posReg_y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 145:39]
    node _posReg_y__T_1 = tail(_posReg_y__T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 145:39]
    node _posReg_y__T_2 = sub(_posReg_y__T_1, UInt<9>(0h100)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 145:43]
    node _posReg_y__T_3 = tail(_posReg_y__T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 145:43]
    node posReg_y_ = mux(configReg.sprite.vFlip, _posReg_y__T_3, posReg_y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 145:17]
    wire posReg_adjusted_vec : { x : SInt<28>, y : SInt<28>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 158:19]
    node _posReg_adjusted_vec_x_T = asSInt(posReg_x_) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:16]
    connect posReg_adjusted_vec.x, _posReg_adjusted_vec_x_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:11]
    node _posReg_adjusted_vec_y_T = asSInt(posReg_y_) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:16]
    connect posReg_adjusted_vec.y, _posReg_adjusted_vec_y_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:11]
    node _posReg_adjusted_T = add(configReg.sprite.pos.x, posReg_adjusted_vec.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 125:42]
    node _posReg_adjusted_T_1 = tail(_posReg_adjusted_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 125:42]
    node _posReg_adjusted_T_2 = asSInt(_posReg_adjusted_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 125:42]
    node _posReg_adjusted_T_3 = add(configReg.sprite.pos.y, posReg_adjusted_vec.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 125:59]
    node _posReg_adjusted_T_4 = tail(_posReg_adjusted_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 125:59]
    node _posReg_adjusted_T_5 = asSInt(_posReg_adjusted_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 125:59]
    wire posReg_adjusted : { x : SInt<28>, y : SInt<28>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 158:19]
    connect posReg_adjusted.x, _posReg_adjusted_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:11]
    connect posReg_adjusted.y, _posReg_adjusted_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:11]
    node _posReg_result_T = shr(posReg_adjusted.x, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 137:34]
    node _posReg_result_T_1 = shr(posReg_adjusted.y, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 137:56]
    wire posReg_result : { x : SInt<20>, y : SInt<20>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 158:19]
    connect posReg_result.x, _posReg_result_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:11]
    connect posReg_result.y, _posReg_result_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:11]
    wire posReg_vec_1 : { x : UInt<20>, y : UInt<20>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    node _posReg_vec_x_T = asUInt(posReg_result.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:16]
    connect posReg_vec_1.x, _posReg_vec_x_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    node _posReg_vec_y_T = asUInt(posReg_result.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:16]
    connect posReg_vec_1.y, _posReg_vec_y_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    reg posReg : { x : UInt<20>, y : UInt<20>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 88:25]
    when io.frameBuffer.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 88:25]
      connect posReg, posReg_vec_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 88:25]
    wire pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 75:20]
    connect pen.priority, configReg.sprite.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 76:19]
    connect pen.palette, configReg.sprite.colorCode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 77:18]
    connect pen.color, piso.io.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 78:16]
    reg penReg : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 92:25]
    when io.frameBuffer.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 92:25]
      connect penReg, pen @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 92:25]
    node _validReg_T = eq(piso.io.isEmpty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 93:28]
    reg validReg : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 93:27]
    when io.frameBuffer.wait_n : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 93:27]
      connect validReg, _validReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 93:27]
    node _visible_T = sub(io.video.regs.size.x, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 184:37]
    node _visible_T_1 = tail(_visible_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 184:37]
    node _visible_T_2 = geq(posReg.x, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
    node _visible_T_3 = leq(posReg.x, _visible_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
    node _visible_T_4 = and(_visible_T_2, _visible_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
    node _visible_T_5 = sub(io.video.regs.size.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 184:79]
    node _visible_T_6 = tail(_visible_T_5, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 184:79]
    node _visible_T_7 = geq(posReg.y, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:58]
    node _visible_T_8 = leq(posReg.y, _visible_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:72]
    node _visible_T_9 = and(_visible_T_7, _visible_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 64:67]
    node _visible_T_10 = and(_visible_T_4, _visible_T_9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 184:44]
    node _visible_T_11 = and(_visible_T_10, validReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 96:64]
    node _visible_T_12 = eq(penReg.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 63:35]
    node _visible_T_13 = eq(_visible_T_12, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 96:79]
    node visible = and(_visible_T_11, _visible_T_13) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 96:76]
    node blitDone = and(xWrap, yWrap) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 99:24]
    node _configReady_T = eq(busyReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 103:21]
    node configReady = or(_configReady_T, blitDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 103:30]
    node _pixelDataReady_T = or(piso.io.isEmpty, piso.io.isAlmostEmpty) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 107:60]
    node pixelDataReady = and(io.frameBuffer.wait_n, _pixelDataReady_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 107:46]
    node _T_7 = and(io.config.ready, io.config.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    when _T_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 110:24]
      connect busyReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 110:34]
    else :
      when blitDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 110:65]
        connect busyReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 110:75]
    connect io.config.ready, configReady @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 113:19]
    connect io.pixelData.ready, pixelDataReady @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 114:22]
    node _io_frameBuffer_wr_T = and(io.enable, visible) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 115:34]
    connect io.frameBuffer.wr, _io_frameBuffer_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 115:21]
    node _io_frameBuffer_addr_x__T = sub(io.video.regs.size.x, posReg.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 168:21]
    node _io_frameBuffer_addr_x__T_1 = tail(_io_frameBuffer_addr_x__T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 168:21]
    node _io_frameBuffer_addr_x__T_2 = sub(_io_frameBuffer_addr_x__T_1, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 168:29]
    node io_frameBuffer_addr_x_ = tail(_io_frameBuffer_addr_x__T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 168:29]
    node _io_frameBuffer_addr_y__T = sub(io.video.regs.size.y, posReg.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 169:21]
    node _io_frameBuffer_addr_y__T_1 = tail(_io_frameBuffer_addr_y__T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 169:21]
    node _io_frameBuffer_addr_y__T_2 = sub(_io_frameBuffer_addr_y__T_1, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 169:29]
    node io_frameBuffer_addr_y_ = tail(_io_frameBuffer_addr_y__T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 169:29]
    node _io_frameBuffer_addr_T = shl(io_frameBuffer_addr_y_, 9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 171:11]
    node _io_frameBuffer_addr_T_1 = add(_io_frameBuffer_addr_T, io_frameBuffer_addr_x_) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 171:58]
    node _io_frameBuffer_addr_T_2 = tail(_io_frameBuffer_addr_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 171:58]
    node _io_frameBuffer_addr_T_3 = shl(posReg.y, 9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 172:10]
    node _io_frameBuffer_addr_T_4 = add(_io_frameBuffer_addr_T_3, posReg.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 172:57]
    node _io_frameBuffer_addr_T_5 = tail(_io_frameBuffer_addr_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 172:57]
    node _io_frameBuffer_addr_T_6 = mux(configReg.hFlip, _io_frameBuffer_addr_T_2, _io_frameBuffer_addr_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 170:8]
    connect io.frameBuffer.addr, _io_frameBuffer_addr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 116:23]
    connect io.frameBuffer.mask, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 117:23]
    node _io_frameBuffer_din_T = cat(penReg.priority, penReg.palette, penReg.color) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 118:32]
    connect io.frameBuffer.din, _io_frameBuffer_din_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 118:22]
    connect io.busy, busyReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteBlitter.scala 119:11]


  module SpriteDecoder : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 49:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 49:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 49:7]
    output io : { flip format : UInt<2>, flip tileRom : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, pixelData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>[16]}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 50:14]

    node is8BPP = eq(io.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 60:26]
    regreset pendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 63:27]
    regreset validReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 64:25]
    regreset toggleReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 65:26]
    reg dataReg : UInt<128>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 66:20]
    node _start_T = eq(pendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 69:37]
    node start = and(io.pixelData.ready, _start_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 69:34]
    node _done_T = eq(is8BPP, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 70:14]
    node done = or(_done_T, toggleReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 70:22]
    node _bits_T = tail(dataReg, 64) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:80]
    node _bits_T_1 = bits(_bits_T, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_2 = bits(_bits_T, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_3 = bits(_bits_T, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_4 = bits(_bits_T, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_5 = bits(_bits_T, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_6 = bits(_bits_T, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_7 = bits(_bits_T, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_8 = bits(_bits_T, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_9 = bits(_bits_T, 35, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_10 = bits(_bits_T, 39, 36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_11 = bits(_bits_T, 43, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_12 = bits(_bits_T, 47, 44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_13 = bits(_bits_T, 51, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_14 = bits(_bits_T, 55, 52) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_15 = bits(_bits_T, 59, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_16 = bits(_bits_T, 63, 60) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_17 = pad(_bits_T_1, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_18 = pad(_bits_T_2, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_19 = pad(_bits_T_3, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_20 = pad(_bits_T_4, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_21 = pad(_bits_T_5, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_22 = pad(_bits_T_6, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_23 = pad(_bits_T_7, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_24 = pad(_bits_T_8, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_25 = pad(_bits_T_9, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_26 = pad(_bits_T_10, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_27 = pad(_bits_T_11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_28 = pad(_bits_T_12, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_29 = pad(_bits_T_13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_30 = pad(_bits_T_14, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_31 = pad(_bits_T_15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    node _bits_T_32 = pad(_bits_T_16, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 113:17]
    wire _bits_WIRE : UInt<8>[16] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[0], _bits_T_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[1], _bits_T_18 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[2], _bits_T_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[3], _bits_T_20 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[4], _bits_T_21 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[5], _bits_T_22 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[6], _bits_T_23 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[7], _bits_T_24 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[8], _bits_T_25 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[9], _bits_T_26 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[10], _bits_T_27 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[11], _bits_T_28 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[12], _bits_T_29 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[13], _bits_T_30 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[14], _bits_T_31 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    connect _bits_WIRE[15], _bits_T_32 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:42]
    node _bits_T_33 = tail(dataReg, 64) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:93]
    node _bits_T_34 = bits(_bits_T_33, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_35 = bits(_bits_T_33, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_36 = bits(_bits_T_33, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_37 = bits(_bits_T_33, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_38 = bits(_bits_T_33, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_39 = bits(_bits_T_33, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_40 = bits(_bits_T_33, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_41 = bits(_bits_T_33, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_42 = bits(_bits_T_33, 35, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_43 = bits(_bits_T_33, 39, 36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_44 = bits(_bits_T_33, 43, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_45 = bits(_bits_T_33, 47, 44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_46 = bits(_bits_T_33, 51, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_47 = bits(_bits_T_33, 55, 52) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_48 = bits(_bits_T_33, 59, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_49 = bits(_bits_T_33, 63, 60) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_50 = pad(_bits_T_37, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_51 = pad(_bits_T_36, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_52 = pad(_bits_T_35, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_53 = pad(_bits_T_34, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_54 = pad(_bits_T_41, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_55 = pad(_bits_T_40, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_56 = pad(_bits_T_39, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_57 = pad(_bits_T_38, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_58 = pad(_bits_T_45, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_59 = pad(_bits_T_44, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_60 = pad(_bits_T_43, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_61 = pad(_bits_T_42, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_62 = pad(_bits_T_49, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_63 = pad(_bits_T_48, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_64 = pad(_bits_T_47, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    node _bits_T_65 = pad(_bits_T_46, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 121:17]
    wire _bits_WIRE_1 : UInt<8>[16] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[0], _bits_T_50 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[1], _bits_T_51 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[2], _bits_T_52 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[3], _bits_T_53 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[4], _bits_T_54 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[5], _bits_T_55 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[6], _bits_T_56 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[7], _bits_T_57 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[8], _bits_T_58 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[9], _bits_T_59 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[10], _bits_T_60 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[11], _bits_T_61 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[12], _bits_T_62 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[13], _bits_T_63 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[14], _bits_T_64 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    connect _bits_WIRE_1[15], _bits_T_65 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 74:52]
    node _bits_T_66 = bits(dataReg, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_67 = bits(dataReg, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_68 = bits(dataReg, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_69 = bits(dataReg, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_70 = bits(dataReg, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_71 = bits(dataReg, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_72 = bits(dataReg, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_73 = bits(dataReg, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_74 = bits(dataReg, 35, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_75 = bits(dataReg, 39, 36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_76 = bits(dataReg, 43, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_77 = bits(dataReg, 47, 44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_78 = bits(dataReg, 51, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_79 = bits(dataReg, 55, 52) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_80 = bits(dataReg, 59, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_81 = bits(dataReg, 63, 60) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_82 = bits(dataReg, 67, 64) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_83 = bits(dataReg, 71, 68) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_84 = bits(dataReg, 75, 72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_85 = bits(dataReg, 79, 76) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_86 = bits(dataReg, 83, 80) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_87 = bits(dataReg, 87, 84) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_88 = bits(dataReg, 91, 88) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_89 = bits(dataReg, 95, 92) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_90 = bits(dataReg, 99, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_91 = bits(dataReg, 103, 100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_92 = bits(dataReg, 107, 104) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_93 = bits(dataReg, 111, 108) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_94 = bits(dataReg, 115, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_95 = bits(dataReg, 119, 116) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_96 = bits(dataReg, 123, 120) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_97 = bits(dataReg, 127, 124) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _bits_T_98 = cat(_bits_T_82, _bits_T_84) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_99 = cat(_bits_T_83, _bits_T_85) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_100 = cat(_bits_T_86, _bits_T_88) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_101 = cat(_bits_T_87, _bits_T_89) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_102 = cat(_bits_T_90, _bits_T_92) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_103 = cat(_bits_T_91, _bits_T_93) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_104 = cat(_bits_T_94, _bits_T_96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_105 = cat(_bits_T_95, _bits_T_97) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_106 = cat(_bits_T_66, _bits_T_68) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_107 = cat(_bits_T_67, _bits_T_69) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_108 = cat(_bits_T_70, _bits_T_72) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_109 = cat(_bits_T_71, _bits_T_73) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_110 = cat(_bits_T_74, _bits_T_76) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_111 = cat(_bits_T_75, _bits_T_77) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_112 = cat(_bits_T_78, _bits_T_80) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    node _bits_T_113 = cat(_bits_T_79, _bits_T_81) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 129:26]
    wire _bits_WIRE_2 : UInt<8>[16] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[0], _bits_T_98 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[1], _bits_T_99 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[2], _bits_T_100 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[3], _bits_T_101 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[4], _bits_T_102 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[5], _bits_T_103 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[6], _bits_T_104 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[7], _bits_T_105 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[8], _bits_T_106 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[9], _bits_T_107 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[10], _bits_T_108 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[11], _bits_T_109 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[12], _bits_T_110 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[13], _bits_T_111 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[14], _bits_T_112 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    connect _bits_WIRE_2[15], _bits_T_113 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 75:48]
    node _bits_T_114 = eq(UInt<2>(0h2), io.format) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:111]
    node _bits_T_115 = mux(_bits_T_114, _bits_WIRE_1, _bits_WIRE) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:111]
    node _bits_T_116 = eq(UInt<2>(0h3), io.format) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:111]
    node bits = mux(_bits_T_116, _bits_WIRE_2, _bits_T_115) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 73:111]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 79:15]
      connect pendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 80:16]
      connect validReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 81:14]
      connect toggleReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 82:15]
    node _T = and(io.tileRom.ready, io.tileRom.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 86:25]
      when done : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 87:16]
        connect pendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 88:18]
        connect validReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 89:16]
      node _dataReg_T = tail(dataReg, 64) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 91:28]
      node _dataReg_T_1 = cat(_dataReg_T, io.tileRom.bits) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 91:57]
      connect dataReg, _dataReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 91:13]
      node _toggleReg_T = eq(toggleReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 92:18]
      connect toggleReg, _toggleReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 92:15]
    connect io.tileRom.ready, pendingReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 96:20]
    connect io.pixelData.valid, validReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 97:22]
    connect io.pixelData.bits, bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteDecoder.scala 98:21]


  module SpriteProcessor : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 46:7]
    output io : { ctrl : { flip enable : UInt<1>, flip format : UInt<2>, flip start : UInt<1>, busy : UInt<1>, flip zoom : UInt<1>, flip regs : { offset : { x : UInt<9>, y : UInt<9>}, bank : UInt<2>, fixed : UInt<1>, hFlip : UInt<1>, vFlip : UInt<1>}, vram : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<128>}, tileRom : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}}, flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, frameBuffer : { wr : UInt<1>, addr : UInt<17>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>}, debug : { idle : UInt<1>, load : UInt<1>, latch : UInt<1>, check : UInt<1>, ready : UInt<1>, pending : UInt<1>, next : UInt<1>, done : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 47:14]

    node is8BPP = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 73:31]
    node sprite_words_0 = bits(io.ctrl.vram.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node sprite_words_1 = bits(io.ctrl.vram.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node sprite_words_2 = bits(io.ctrl.vram.dout, 47, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node sprite_words_3 = bits(io.ctrl.vram.dout, 63, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node sprite_words_4 = bits(io.ctrl.vram.dout, 79, 64) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node sprite_words_5 = bits(io.ctrl.vram.dout, 95, 80) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node sprite_words_6 = bits(io.ctrl.vram.dout, 111, 96) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node sprite_words_7 = bits(io.ctrl.vram.dout, 127, 112) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire sprite_sprite : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>, hFlip : UInt<1>, vFlip : UInt<1>, pos : { x : SInt<18>, y : SInt<18>}, cols : UInt<8>, rows : UInt<8>, zoom : { x : UInt<16>, y : UInt<16>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 156:22]
    node _sprite_sprite_priority_T = bits(sprite_words_2, 5, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 157:32]
    connect sprite_sprite.priority, _sprite_sprite_priority_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 157:21]
    node _sprite_sprite_colorCode_T = bits(sprite_words_2, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 158:33]
    connect sprite_sprite.colorCode, _sprite_sprite_colorCode_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 158:22]
    node _sprite_sprite_code_T = bits(sprite_words_2, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 159:28]
    node _sprite_sprite_code_T_1 = bits(sprite_words_3, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 159:46]
    node _sprite_sprite_code_T_2 = cat(_sprite_sprite_code_T, _sprite_sprite_code_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 159:35]
    connect sprite_sprite.code, _sprite_sprite_code_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 159:17]
    node _sprite_sprite_hFlip_T = bits(sprite_words_2, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 160:29]
    connect sprite_sprite.hFlip, _sprite_sprite_hFlip_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 160:18]
    node _sprite_sprite_vFlip_T = bits(sprite_words_2, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 161:29]
    connect sprite_sprite.vFlip, _sprite_sprite_vFlip_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 161:18]
    node _sprite_sprite_pos_T = cat(sprite_words_0, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 180:13]
    node _sprite_sprite_pos_T_1 = cat(sprite_words_1, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 180:28]
    wire sprite_sprite_pos_vec : { x : SInt<18>, y : SInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 158:19]
    node _sprite_sprite_pos_vec_x_T = asSInt(_sprite_sprite_pos_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:16]
    connect sprite_sprite_pos_vec.x, _sprite_sprite_pos_vec_x_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:11]
    node _sprite_sprite_pos_vec_y_T = asSInt(_sprite_sprite_pos_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:16]
    connect sprite_sprite_pos_vec.y, _sprite_sprite_pos_vec_y_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:11]
    node _sprite_sprite_pos_T_2 = bits(sprite_words_0, 9, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 181:12]
    node _sprite_sprite_pos_T_3 = cat(_sprite_sprite_pos_T_2, UInt<8>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 181:19]
    node _sprite_sprite_pos_T_4 = bits(sprite_words_1, 9, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 181:33]
    node _sprite_sprite_pos_T_5 = cat(_sprite_sprite_pos_T_4, UInt<8>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 181:40]
    wire sprite_sprite_pos_vec_1 : { x : SInt<18>, y : SInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 158:19]
    node _sprite_sprite_pos_vec_x_T_1 = asSInt(_sprite_sprite_pos_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:16]
    connect sprite_sprite_pos_vec_1.x, _sprite_sprite_pos_vec_x_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:11]
    node _sprite_sprite_pos_vec_y_T_1 = asSInt(_sprite_sprite_pos_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:16]
    connect sprite_sprite_pos_vec_1.y, _sprite_sprite_pos_vec_y_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:11]
    node _sprite_sprite_pos_T_6 = mux(io.ctrl.regs.fixed, sprite_sprite_pos_vec, sprite_sprite_pos_vec_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 178:73]
    connect sprite_sprite.pos, _sprite_sprite_pos_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 162:16]
    node _sprite_sprite_cols_T = bits(sprite_words_6, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 163:28]
    connect sprite_sprite.cols, _sprite_sprite_cols_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 163:17]
    node _sprite_sprite_rows_T = bits(sprite_words_6, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 164:28]
    connect sprite_sprite.rows, _sprite_sprite_rows_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 164:17]
    wire sprite_sprite_zoom_vec : { x : UInt<16>, y : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect sprite_sprite_zoom_vec.x, sprite_words_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect sprite_sprite_zoom_vec.y, sprite_words_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect sprite_sprite.zoom, sprite_sprite_zoom_vec @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 165:17]
    wire sprite_sprite_1 : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>, hFlip : UInt<1>, vFlip : UInt<1>, pos : { x : SInt<18>, y : SInt<18>}, cols : UInt<8>, rows : UInt<8>, zoom : { x : UInt<16>, y : UInt<16>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 119:22]
    node _sprite_sprite_priority_T_1 = bits(sprite_words_0, 5, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 120:32]
    connect sprite_sprite_1.priority, _sprite_sprite_priority_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 120:21]
    node _sprite_sprite_colorCode_T_1 = bits(sprite_words_0, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 121:33]
    connect sprite_sprite_1.colorCode, _sprite_sprite_colorCode_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 121:22]
    node _sprite_sprite_code_T_3 = bits(sprite_words_0, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 122:28]
    node _sprite_sprite_code_T_4 = bits(sprite_words_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 122:46]
    node _sprite_sprite_code_T_5 = cat(_sprite_sprite_code_T_3, _sprite_sprite_code_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 122:35]
    connect sprite_sprite_1.code, _sprite_sprite_code_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 122:17]
    node _sprite_sprite_hFlip_T_1 = bits(sprite_words_0, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 123:29]
    connect sprite_sprite_1.hFlip, _sprite_sprite_hFlip_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 123:18]
    node _sprite_sprite_vFlip_T_1 = bits(sprite_words_0, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 124:29]
    connect sprite_sprite_1.vFlip, _sprite_sprite_vFlip_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 124:18]
    node _sprite_sprite_pos_T_7 = cat(sprite_words_2, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 180:13]
    node _sprite_sprite_pos_T_8 = cat(sprite_words_3, UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 180:28]
    wire sprite_sprite_pos_vec_2 : { x : SInt<18>, y : SInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 158:19]
    node _sprite_sprite_pos_vec_x_T_2 = asSInt(_sprite_sprite_pos_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:16]
    connect sprite_sprite_pos_vec_2.x, _sprite_sprite_pos_vec_x_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:11]
    node _sprite_sprite_pos_vec_y_T_2 = asSInt(_sprite_sprite_pos_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:16]
    connect sprite_sprite_pos_vec_2.y, _sprite_sprite_pos_vec_y_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:11]
    node _sprite_sprite_pos_T_9 = bits(sprite_words_2, 9, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 181:12]
    node _sprite_sprite_pos_T_10 = cat(_sprite_sprite_pos_T_9, UInt<8>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 181:19]
    node _sprite_sprite_pos_T_11 = bits(sprite_words_3, 9, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 181:33]
    node _sprite_sprite_pos_T_12 = cat(_sprite_sprite_pos_T_11, UInt<8>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 181:40]
    wire sprite_sprite_pos_vec_3 : { x : SInt<18>, y : SInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 158:19]
    node _sprite_sprite_pos_vec_x_T_3 = asSInt(_sprite_sprite_pos_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:16]
    connect sprite_sprite_pos_vec_3.x, _sprite_sprite_pos_vec_x_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 159:11]
    node _sprite_sprite_pos_vec_y_T_3 = asSInt(_sprite_sprite_pos_T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:16]
    connect sprite_sprite_pos_vec_3.y, _sprite_sprite_pos_vec_y_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 160:11]
    node _sprite_sprite_pos_T_13 = mux(io.ctrl.regs.fixed, sprite_sprite_pos_vec_2, sprite_sprite_pos_vec_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 178:73]
    connect sprite_sprite_1.pos, _sprite_sprite_pos_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 125:16]
    node _sprite_sprite_cols_T_1 = bits(sprite_words_4, 15, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 126:28]
    connect sprite_sprite_1.cols, _sprite_sprite_cols_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 126:17]
    node _sprite_sprite_rows_T_1 = bits(sprite_words_4, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 127:28]
    connect sprite_sprite_1.rows, _sprite_sprite_rows_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 127:17]
    wire sprite_sprite_zoom_vec_1 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect sprite_sprite_zoom_vec_1.x, UInt<9>(0h100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect sprite_sprite_zoom_vec_1.y, UInt<9>(0h100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    connect sprite_sprite_1.zoom, sprite_sprite_zoom_vec_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 128:17]
    node sprite = mux(io.ctrl.zoom, sprite_sprite, sprite_sprite_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 94:8]
    wire effectiveRead : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 79:27]
    regreset stateReg : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 82:25]
    node _spriteReg_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 83:46]
    reg spriteReg : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>, hFlip : UInt<1>, vFlip : UInt<1>, pos : { x : SInt<18>, y : SInt<18>}, cols : UInt<8>, rows : UInt<8>, zoom : { x : UInt<16>, y : UInt<16>}}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 83:28]
    when _spriteReg_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 83:28]
      connect spriteReg, sprite @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 83:28]
    node _numTilesReg_T = mul(spriteReg.cols, spriteReg.rows) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 84:46]
    node _numTilesReg_T_1 = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 84:73]
    reg numTilesReg : UInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 84:30]
    when _numTilesReg_T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 84:30]
      connect numTilesReg, _numTilesReg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 84:30]
    regreset readPendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 85:31]
    node _T = eq(stateReg, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 88:80]
    regreset spriteCounter : UInt<10>, clock, reset, UInt<10>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire spriteCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect spriteCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect spriteCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(spriteCounter, UInt<10>(0h3ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(spriteCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect spriteCounter, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect spriteCounterWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    regreset tileCounter : UInt<16>, clock, reset, UInt<16>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 65:22]
    wire tileCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 92:24]
    connect tileCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 92:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:17]
      connect tileCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 77:11]
    else :
      when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:48]
        node _wrap_wrap_T = sub(numTilesReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:29]
        node _wrap_wrap_T_1 = tail(_wrap_wrap_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:29]
        node _wrap_wrap_T_2 = eq(tileCounter, _wrap_wrap_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:22]
        node _wrap_wrap_T_3 = eq(numTilesReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:41]
        node wrap_wrap_1 = or(_wrap_wrap_T_2, _wrap_wrap_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 69:35]
        node _wrap_value_T_2 = add(tileCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:20]
        node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:20]
        connect tileCounter, _wrap_value_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 70:11]
        when wrap_wrap_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 71:16]
          connect tileCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 71:24]
        connect tileCounterWrap, wrap_wrap_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 93:55]
    inst fifo of Queue64_UInt @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 92:20]
    connect fifo.clock, clock
    connect fifo.reset, reset
    node _fifo_io_flush_T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 93:26]
    connect fifo.io.flush, _fifo_io_flush_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 93:14]
    inst blitter of SpriteBlitter @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 96:23]
    connect blitter.clock, clock
    connect blitter.reset, reset
    connect blitter.io.enable, io.ctrl.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 97:21]
    connect blitter.io.video.changeMode, io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.regs.retrace.y, io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.regs.retrace.x, io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.regs.frontPorch.y, io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.regs.frontPorch.x, io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.regs.size.y, io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.regs.size.x, io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.vBlank, io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.hBlank, io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.vSync, io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.hSync, io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.pos.y, io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.pos.x, io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.displayEnable, io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    connect blitter.io.video.clockEnable, io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 98:20]
    inst decoder of SpriteDecoder @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 101:23]
    connect decoder.clock, clock
    connect decoder.reset, reset
    connect decoder.io.format, io.ctrl.format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 102:21]
    connect decoder.io.tileRom, fifo.io.deq @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 103:22]
    connect blitter.io.pixelData, decoder.io.pixelData @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 104:24]
    node _tileRomRead_T = eq(stateReg, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 107:30]
    node _tileRomRead_T_1 = eq(readPendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 108:5]
    node _tileRomRead_T_2 = and(_tileRomRead_T, _tileRomRead_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 107:48]
    node _tileRomRead_T_3 = leq(fifo.io.count, UInt<6>(0h20)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 109:19]
    node tileRomRead = and(_tileRomRead_T_2, _tileRomRead_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 108:21]
    node _effectiveRead_T = and(tileRomRead, io.ctrl.tileRom.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 112:32]
    connect effectiveRead, _effectiveRead_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 112:17]
    node spriteRamAddr = cat(io.ctrl.regs.bank, spriteCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 116:41]
    node _tileRomAddr_T = add(spriteReg.code, tileCounter) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 119:37]
    node _tileRomAddr_T_1 = tail(_tileRomAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 119:37]
    node _tileRomAddr_T_2 = mux(is8BPP, UInt<4>(0h8), UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 119:58]
    node tileRomAddr = dshl(_tileRomAddr_T_1, _tileRomAddr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 119:52]
    node tileRomBurstLength = mux(is8BPP, UInt<6>(0h20), UInt<5>(0h10)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 122:31]
    when io.ctrl.tileRom.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 125:35]
      connect readPendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 126:20]
    else :
      when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 127:29]
        connect readPendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 128:20]
    node _T_1 = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 132:17]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 132:34]
      wire config : { sprite : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>, hFlip : UInt<1>, vFlip : UInt<1>, pos : { x : SInt<18>, y : SInt<18>}, cols : UInt<8>, rows : UInt<8>, zoom : { x : UInt<16>, y : UInt<16>}}, hFlip : UInt<1>, vFlip : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 133:22]
      connect config.sprite, spriteReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 134:19]
      connect config.hFlip, io.ctrl.regs.hFlip @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 135:18]
      connect config.vFlip, io.ctrl.regs.vFlip @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 136:18]
      connect blitter.io.config.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/ReadyValidIO.scala 55:20]
      connect blitter.io.config.bits.vFlip, config.vFlip @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.hFlip, config.hFlip @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.zoom.y, config.sprite.zoom.y @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.zoom.x, config.sprite.zoom.x @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.rows, config.sprite.rows @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.cols, config.sprite.cols @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.pos.y, config.sprite.pos.y @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.pos.x, config.sprite.pos.x @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.vFlip, config.sprite.vFlip @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.hFlip, config.sprite.hFlip @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.code, config.sprite.code @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.colorCode, config.sprite.colorCode @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
      connect blitter.io.config.bits.sprite.priority, config.sprite.priority @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
    else :
      connect blitter.io.config.valid, UInt<1>(0h0) @[src/main/scala/chisel3/util/ReadyValidIO.scala 64:20]
      invalidate blitter.io.config.bits.vFlip @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.hFlip @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.zoom.y @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.zoom.x @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.rows @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.cols @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.pos.y @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.pos.x @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.vFlip @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.hFlip @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.code @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.colorCode @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
      invalidate blitter.io.config.bits.sprite.priority @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
    when io.ctrl.tileRom.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 143:31]
      connect fifo.io.enq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/ReadyValidIO.scala 55:20]
      connect fifo.io.enq.bits, io.ctrl.tileRom.dout @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
    else :
      connect fifo.io.enq.valid, UInt<1>(0h0) @[src/main/scala/chisel3/util/ReadyValidIO.scala 64:20]
      invalidate fifo.io.enq.bits @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
    node _T_2 = eq(UInt<3>(0h0), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
    when _T_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
      when io.ctrl.start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 153:27]
        connect stateReg, UInt<3>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 153:38]
    else :
      node _T_3 = eq(UInt<3>(0h1), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
      when _T_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
        connect stateReg, UInt<3>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 157:31]
      else :
        node _T_4 = eq(UInt<3>(0h2), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
        when _T_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
          connect stateReg, UInt<3>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 160:32]
        else :
          node _T_5 = eq(UInt<3>(0h3), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
          when _T_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
            node _stateReg_T = neq(spriteReg.cols, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 65:30]
            node _stateReg_T_1 = neq(spriteReg.rows, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 65:46]
            node _stateReg_T_2 = and(_stateReg_T, _stateReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Sprite.scala 65:38]
            node _stateReg_T_3 = mux(_stateReg_T_2, UInt<3>(0h4), UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 163:38]
            connect stateReg, _stateReg_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 163:32]
          else :
            node _T_6 = eq(UInt<3>(0h4), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
            when _T_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
              when blitter.io.config.ready : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 167:37]
                connect stateReg, UInt<3>(0h5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 167:48]
            else :
              node _T_7 = eq(UInt<3>(0h5), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
              when _T_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
                when tileCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 172:29]
                  connect stateReg, UInt<3>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 172:40]
              else :
                node _T_8 = eq(UInt<3>(0h6), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
                when _T_8 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
                  node _stateReg_T_4 = mux(spriteCounterWrap, UInt<3>(0h7), UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 177:22]
                  connect stateReg, _stateReg_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 177:16]
                else :
                  node _T_9 = eq(UInt<3>(0h7), stateReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
                  when _T_9 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 150:20]
                    node _T_10 = eq(blitter.io.busy, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 182:12]
                    when _T_10 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 182:30]
                      connect stateReg, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 182:41]
    node _io_ctrl_busy_T = neq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 187:28]
    connect io.ctrl.busy, _io_ctrl_busy_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 187:16]
    node _io_ctrl_vram_rd_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 188:31]
    connect io.ctrl.vram.rd, _io_ctrl_vram_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 188:19]
    connect io.ctrl.vram.addr, spriteRamAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 189:21]
    connect io.ctrl.tileRom.rd, tileRomRead @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 190:22]
    connect io.ctrl.tileRom.addr, tileRomAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 191:24]
    connect io.ctrl.tileRom.burstLength, tileRomBurstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 192:31]
    connect blitter.io.frameBuffer.wait_n, io.frameBuffer.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 193:18]
    connect io.frameBuffer.din, blitter.io.frameBuffer.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 193:18]
    connect io.frameBuffer.mask, blitter.io.frameBuffer.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 193:18]
    connect io.frameBuffer.addr, blitter.io.frameBuffer.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 193:18]
    connect io.frameBuffer.wr, blitter.io.frameBuffer.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 193:18]
    node _io_debug_idle_T = eq(stateReg, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 194:29]
    connect io.debug.idle, _io_debug_idle_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 194:17]
    node _io_debug_load_T = eq(stateReg, UInt<3>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 195:29]
    connect io.debug.load, _io_debug_load_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 195:17]
    node _io_debug_latch_T = eq(stateReg, UInt<3>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 196:30]
    connect io.debug.latch, _io_debug_latch_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 196:18]
    node _io_debug_check_T = eq(stateReg, UInt<3>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 197:30]
    connect io.debug.check, _io_debug_check_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 197:18]
    node _io_debug_ready_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 198:30]
    connect io.debug.ready, _io_debug_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 198:18]
    node _io_debug_pending_T = eq(stateReg, UInt<3>(0h4)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 199:32]
    connect io.debug.pending, _io_debug_pending_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 199:20]
    node _io_debug_next_T = eq(stateReg, UInt<3>(0h6)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 200:29]
    connect io.debug.next, _io_debug_next_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 200:17]
    node _io_debug_done_T = eq(stateReg, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 201:29]
    connect io.debug.done, _io_debug_done_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/SpriteProcessor.scala 201:17]


  module LayerProcessor : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    output io : { ctrl : { flip enable : UInt<1>, flip format : UInt<2>, flip regs : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, vram8x8 : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<32>}, vram16x16 : { rd : UInt<1>, addr : UInt<10>, flip dout : UInt<32>}, lineRam : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<32>}, tileRom : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}}, flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, flip spriteOffset : { x : UInt<9>, y : UInt<9>}, pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 48:14]

    node lineEffectReg_words_0 = bits(io.ctrl.lineRam.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node lineEffectReg_words_1 = bits(io.ctrl.lineRam.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire lineEffectReg_lineEffect : { rowSelect : UInt<9>, rowScroll : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 64:26]
    connect lineEffectReg_lineEffect.rowScroll, lineEffectReg_words_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 65:26]
    connect lineEffectReg_lineEffect.rowSelect, lineEffectReg_words_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 66:26]
    reg lineEffectReg : { rowSelect : UInt<9>, rowScroll : UInt<9>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
    when io.video.clockEnable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
      connect lineEffectReg, lineEffectReg_lineEffect @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
    node _layerEnable_T = neq(io.ctrl.format, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:54]
    node _layerEnable_T_1 = and(io.ctrl.enable, _layerEnable_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:36]
    node layerEnable = and(_layerEnable_T_1, io.ctrl.regs.enable) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:94]
    node _tileRomRead_T = eq(io.video.vBlank, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 68:36]
    node tileRomRead = and(layerEnable, _tileRomRead_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 68:33]
    node layerOffset_x = mux(io.ctrl.regs.tileSize, UInt<5>(0h12), UInt<4>(0ha)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 155:16]
    node _layerOffset_T = add(layerOffset_x, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:30]
    node _layerOffset_T_1 = tail(_layerOffset_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:30]
    node _layerOffset_T_2 = mux(io.ctrl.regs.flipX, _layerOffset_T_1, layerOffset_x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:10]
    node _layerOffset_T_3 = add(UInt<9>(0h1ee), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:30]
    node _layerOffset_T_4 = tail(_layerOffset_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:30]
    node _layerOffset_T_5 = mux(io.ctrl.regs.flipY, _layerOffset_T_4, UInt<9>(0h1ee)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:10]
    wire layerOffset : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect layerOffset.x, _layerOffset_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect layerOffset.y, _layerOffset_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T = add(io.video.pos.x, io.ctrl.regs.scroll.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_normal_T_1 = tail(_pos_normal_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_normal_T_2 = add(io.video.pos.y, io.ctrl.regs.scroll.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_normal_T_3 = tail(_pos_normal_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_normal_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal_vec.x, _pos_normal_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal_vec.y, _pos_normal_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T_4 = sub(pos_normal_vec.x, io.spriteOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_5 = tail(_pos_normal_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_6 = sub(pos_normal_vec.y, io.spriteOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_normal_T_7 = tail(_pos_normal_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_normal_vec_1 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal_vec_1.x, _pos_normal_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal_vec_1.y, _pos_normal_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T_8 = sub(pos_normal_vec_1.x, layerOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_9 = tail(_pos_normal_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_10 = sub(pos_normal_vec_1.y, layerOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_normal_T_11 = tail(_pos_normal_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_normal : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal.x, _pos_normal_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal.y, _pos_normal_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T = sub(io.video.regs.size.x, io.video.pos.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_1 = tail(_pos_flipped_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_2 = sub(io.video.regs.size.y, io.video.pos.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_flipped_T_3 = tail(_pos_flipped_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_flipped_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec.x, _pos_flipped_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec.y, _pos_flipped_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_4 = add(pos_flipped_vec.x, io.ctrl.regs.scroll.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_5 = tail(_pos_flipped_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_6 = add(pos_flipped_vec.y, io.ctrl.regs.scroll.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_flipped_T_7 = tail(_pos_flipped_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_flipped_vec_1 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec_1.x, _pos_flipped_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec_1.y, _pos_flipped_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_8 = sub(pos_flipped_vec_1.x, io.spriteOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_9 = tail(_pos_flipped_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_10 = sub(pos_flipped_vec_1.y, io.spriteOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_flipped_T_11 = tail(_pos_flipped_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_flipped_vec_2 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec_2.x, _pos_flipped_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec_2.y, _pos_flipped_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_12 = add(pos_flipped_vec_2.x, layerOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_13 = tail(_pos_flipped_T_12, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_14 = add(pos_flipped_vec_2.y, layerOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_flipped_T_15 = tail(_pos_flipped_T_14, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_flipped : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped.x, _pos_flipped_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped.y, _pos_flipped_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_T = mux(io.ctrl.regs.flipX, pos_flipped.x, pos_normal.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 78:10]
    node _pos_T_1 = mux(io.ctrl.regs.flipY, pos_flipped.y, pos_normal.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 79:10]
    wire pos : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos.x, _pos_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos.y, _pos_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos__x_T = mux(io.ctrl.regs.rowScrollEnable, lineEffectReg.rowScroll, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:16]
    node _pos__x_T_1 = add(_pos__x_T, pos.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:77]
    node pos__x = tail(_pos__x_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:77]
    node pos__y = mux(io.ctrl.regs.rowSelectEnable, lineEffectReg.rowSelect, pos.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 86:16]
    wire pos_ : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_.x, pos__x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_.y, pos__y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _tileOffset_x_T = bits(pos_.x, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:42]
    node _tileOffset_x_T_1 = bits(pos_.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:55]
    node tileOffset_x = mux(io.ctrl.regs.tileSize, _tileOffset_x_T, _tileOffset_x_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:16]
    node _tileOffset_y_T = bits(pos_.y, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:42]
    node _tileOffset_y_T_1 = bits(pos_.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:55]
    node tileOffset_y = mux(io.ctrl.regs.tileSize, _tileOffset_y_T, _tileOffset_y_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:16]
    wire tileOffset : { x : UInt<4>, y : UInt<4>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect tileOffset.x, tileOffset_x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect tileOffset.y, tileOffset_y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _latchTile_T = eq(tileOffset.x, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 95:18]
    node _latchTile_T_1 = eq(tileOffset.x, UInt<4>(0ha)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:45]
    node _latchTile_T_2 = eq(tileOffset.x, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:68]
    node _latchTile_T_3 = mux(io.ctrl.regs.tileSize, _latchTile_T_1, _latchTile_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:8]
    node _latchTile_T_4 = mux(io.ctrl.regs.flipX, _latchTile_T, _latchTile_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 94:46]
    node latchTile = and(io.video.clockEnable, _latchTile_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 94:40]
    node _latchColor_T = eq(tileOffset.x, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 99:18]
    node _latchColor_T_1 = eq(tileOffset.x, UInt<4>(0hf)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:45]
    node _latchColor_T_2 = eq(tileOffset.x, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:68]
    node _latchColor_T_3 = mux(io.ctrl.regs.tileSize, _latchColor_T_1, _latchColor_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:8]
    node _latchColor_T_4 = mux(io.ctrl.regs.flipX, _latchColor_T, _latchColor_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 98:47]
    node latchColor = and(io.video.clockEnable, _latchColor_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 98:41]
    node _latchPix_T = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 103:17]
    node _latchPix_T_1 = eq(_latchPix_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 103:24]
    node _latchPix_T_2 = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 104:17]
    node _latchPix_T_3 = eq(_latchPix_T_2, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 104:24]
    node _latchPix_T_4 = mux(io.ctrl.regs.flipX, _latchPix_T_1, _latchPix_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 102:45]
    node latchPix = and(io.video.clockEnable, _latchPix_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 102:39]
    node _lineRamAddr_T = add(pos.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:51]
    node _lineRamAddr_T_1 = tail(_lineRamAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:51]
    node _lineRamAddr_T_2 = sub(pos.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:64]
    node _lineRamAddr_T_3 = tail(_lineRamAddr_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:64]
    node lineRamAddr = mux(io.ctrl.regs.flipY, _lineRamAddr_T_1, _lineRamAddr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:24]
    node _vramAddr_large_T = bits(pos_.y, 8, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:22]
    node _vramAddr_large_T_1 = bits(pos_.x, 8, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:38]
    node _vramAddr_large_T_2 = mux(io.ctrl.regs.flipX, UInt<5>(0h1f), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:50]
    node _vramAddr_large_T_3 = add(_vramAddr_large_T_1, _vramAddr_large_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:45]
    node _vramAddr_large_T_4 = tail(_vramAddr_large_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:45]
    node vramAddr_large = cat(_vramAddr_large_T, _vramAddr_large_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:29]
    node _vramAddr_small_T = bits(pos_.y, 8, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:22]
    node _vramAddr_small_T_1 = bits(pos_.x, 8, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:38]
    node _vramAddr_small_T_2 = mux(io.ctrl.regs.flipX, UInt<6>(0h3f), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:50]
    node _vramAddr_small_T_3 = add(_vramAddr_small_T_1, _vramAddr_small_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:45]
    node _vramAddr_small_T_4 = tail(_vramAddr_small_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:45]
    node vramAddr_small = cat(_vramAddr_small_T, _vramAddr_small_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:29]
    node vramAddr = mux(io.ctrl.regs.tileSize, vramAddr_large, vramAddr_small) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 173:8]
    node tile_words_0 = bits(io.ctrl.vram16x16.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node tile_words_1 = bits(io.ctrl.vram16x16.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire tile_tile : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 68:20]
    node _tile_tile_priority_T = bits(tile_words_0, 15, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 69:30]
    connect tile_tile.priority, _tile_tile_priority_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 69:19]
    node _tile_tile_colorCode_T = bits(tile_words_0, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 70:31]
    connect tile_tile.colorCode, _tile_tile_colorCode_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 70:20]
    node _tile_tile_code_T = bits(tile_words_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 71:26]
    connect tile_tile.code, _tile_tile_code_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 71:15]
    node tile_words_0_1 = bits(io.ctrl.vram8x8.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node tile_words_1_1 = bits(io.ctrl.vram8x8.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire tile_tile_1 : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 91:20]
    node _tile_tile_priority_T_1 = bits(tile_words_0_1, 15, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 92:30]
    connect tile_tile_1.priority, _tile_tile_priority_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 92:19]
    node _tile_tile_colorCode_T_1 = bits(tile_words_0_1, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 93:31]
    connect tile_tile_1.colorCode, _tile_tile_colorCode_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 93:20]
    node _tile_tile_code_T_1 = bits(tile_words_0_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:26]
    node _tile_tile_code_T_2 = bits(tile_words_1_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:44]
    node _tile_tile_code_T_3 = cat(_tile_tile_code_T_1, _tile_tile_code_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:33]
    connect tile_tile_1.code, _tile_tile_code_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:15]
    node tile = mux(io.ctrl.regs.tileSize, tile_tile, tile_tile_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 115:17]
    reg tileReg : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
    when latchTile : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
      connect tileReg, tile @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
    reg priorityReg : UInt<2>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
    when latchColor : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
      connect priorityReg, tileReg.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
    reg colorReg : UInt<6>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
    when latchColor : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
      connect colorReg, tileReg.colorCode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
    node pixReg_word = bits(tileOffset.y, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 219:24]
    node _pixReg_pixels_4BPP_bits_T = tail(io.ctrl.tileRom.dout, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:35]
    node _pixReg_pixels_4BPP_bits_T_1 = head(io.ctrl.tileRom.dout, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:78]
    node pixReg_pixels_4BPP_bits = mux(pixReg_word, _pixReg_pixels_4BPP_bits_T, _pixReg_pixels_4BPP_bits_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:19]
    node _pixReg_pixels_4BPP_T = bits(pixReg_pixels_4BPP_bits, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_1 = bits(pixReg_pixels_4BPP_bits, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_2 = bits(pixReg_pixels_4BPP_bits, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_3 = bits(pixReg_pixels_4BPP_bits, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_4 = bits(pixReg_pixels_4BPP_bits, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_5 = bits(pixReg_pixels_4BPP_bits, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_6 = bits(pixReg_pixels_4BPP_bits, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_7 = bits(pixReg_pixels_4BPP_bits, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_8 = pad(_pixReg_pixels_4BPP_T_7, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_9 = pad(_pixReg_pixels_4BPP_T_6, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_10 = pad(_pixReg_pixels_4BPP_T_5, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_11 = pad(_pixReg_pixels_4BPP_T_4, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_12 = pad(_pixReg_pixels_4BPP_T_3, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_13 = pad(_pixReg_pixels_4BPP_T_2, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_14 = pad(_pixReg_pixels_4BPP_T_1, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_15 = pad(_pixReg_pixels_4BPP_T, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    wire pixReg_pixels_4BPP : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[0], _pixReg_pixels_4BPP_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[1], _pixReg_pixels_4BPP_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[2], _pixReg_pixels_4BPP_T_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[3], _pixReg_pixels_4BPP_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[4], _pixReg_pixels_4BPP_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[5], _pixReg_pixels_4BPP_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[6], _pixReg_pixels_4BPP_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[7], _pixReg_pixels_4BPP_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    node _pixReg_pixels_8BPP_T = bits(io.ctrl.tileRom.dout, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_1 = bits(io.ctrl.tileRom.dout, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_2 = bits(io.ctrl.tileRom.dout, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_3 = bits(io.ctrl.tileRom.dout, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_4 = bits(io.ctrl.tileRom.dout, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_5 = bits(io.ctrl.tileRom.dout, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_6 = bits(io.ctrl.tileRom.dout, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_7 = bits(io.ctrl.tileRom.dout, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_8 = bits(io.ctrl.tileRom.dout, 35, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_9 = bits(io.ctrl.tileRom.dout, 39, 36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_10 = bits(io.ctrl.tileRom.dout, 43, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_11 = bits(io.ctrl.tileRom.dout, 47, 44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_12 = bits(io.ctrl.tileRom.dout, 51, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_13 = bits(io.ctrl.tileRom.dout, 55, 52) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_14 = bits(io.ctrl.tileRom.dout, 59, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_15 = bits(io.ctrl.tileRom.dout, 63, 60) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_16 = cat(_pixReg_pixels_8BPP_T_13, _pixReg_pixels_8BPP_T_15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_17 = cat(_pixReg_pixels_8BPP_T_12, _pixReg_pixels_8BPP_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_18 = cat(_pixReg_pixels_8BPP_T_9, _pixReg_pixels_8BPP_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_19 = cat(_pixReg_pixels_8BPP_T_8, _pixReg_pixels_8BPP_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_20 = cat(_pixReg_pixels_8BPP_T_5, _pixReg_pixels_8BPP_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_21 = cat(_pixReg_pixels_8BPP_T_4, _pixReg_pixels_8BPP_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_22 = cat(_pixReg_pixels_8BPP_T_1, _pixReg_pixels_8BPP_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_23 = cat(_pixReg_pixels_8BPP_T, _pixReg_pixels_8BPP_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    wire pixReg_pixels_8BPP : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[0], _pixReg_pixels_8BPP_T_16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[1], _pixReg_pixels_8BPP_T_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[2], _pixReg_pixels_8BPP_T_18 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[3], _pixReg_pixels_8BPP_T_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[4], _pixReg_pixels_8BPP_T_20 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[5], _pixReg_pixels_8BPP_T_21 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[6], _pixReg_pixels_8BPP_T_22 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[7], _pixReg_pixels_8BPP_T_23 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    node _pixReg_T = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 222:16]
    node _pixReg_T_1 = mux(_pixReg_T, pixReg_pixels_8BPP, pixReg_pixels_4BPP) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 222:8]
    reg pixReg : UInt<8>[8], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
    when latchPix : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
      connect pixReg, _pixReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
    node _pen_T = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 127:68]
    wire pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 75:20]
    connect pen.priority, priorityReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 76:19]
    connect pen.palette, colorReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 77:18]
    connect pen.color, pixReg[_pen_T] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 78:16]
    connect io.ctrl.lineRam.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 130:22]
    connect io.ctrl.lineRam.addr, lineRamAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 131:24]
    connect io.ctrl.vram8x8.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 132:22]
    connect io.ctrl.vram8x8.addr, vramAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 133:24]
    connect io.ctrl.vram16x16.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 134:24]
    connect io.ctrl.vram16x16.addr, vramAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 135:26]
    connect io.ctrl.tileRom.rd, tileRomRead @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 136:22]
    node _io_ctrl_tileRom_addr_format8x8x4_T = eq(io.ctrl.regs.tileSize, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:23]
    node _io_ctrl_tileRom_addr_format8x8x4_T_1 = eq(io.ctrl.format, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:58]
    node io_ctrl_tileRom_addr_format8x8x4 = and(_io_ctrl_tileRom_addr_format8x8x4_T, _io_ctrl_tileRom_addr_format8x8x4_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:43]
    node _io_ctrl_tileRom_addr_format8x8x8_T = eq(io.ctrl.regs.tileSize, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:23]
    node _io_ctrl_tileRom_addr_format8x8x8_T_1 = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:58]
    node io_ctrl_tileRom_addr_format8x8x8 = and(_io_ctrl_tileRom_addr_format8x8x8_T, _io_ctrl_tileRom_addr_format8x8x8_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:43]
    node _io_ctrl_tileRom_addr_format16x16x4_T = eq(io.ctrl.format, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 200:59]
    node io_ctrl_tileRom_addr_format16x16x4 = and(io.ctrl.regs.tileSize, _io_ctrl_tileRom_addr_format16x16x4_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 200:44]
    node _io_ctrl_tileRom_addr_format16x16x8_T = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 201:59]
    node io_ctrl_tileRom_addr_format16x16x8 = and(io.ctrl.regs.tileSize, _io_ctrl_tileRom_addr_format16x16x8_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 201:44]
    node _io_ctrl_tileRom_addr_T = bits(tileOffset.y, 2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:38]
    node _io_ctrl_tileRom_addr_T_1 = cat(tileReg.code, _io_ctrl_tileRom_addr_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:27]
    node _io_ctrl_tileRom_addr_T_2 = cat(_io_ctrl_tileRom_addr_T_1, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:45]
    node _io_ctrl_tileRom_addr_T_3 = bits(tileOffset.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:38]
    node _io_ctrl_tileRom_addr_T_4 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:27]
    node _io_ctrl_tileRom_addr_T_5 = cat(_io_ctrl_tileRom_addr_T_4, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:45]
    node _io_ctrl_tileRom_addr_T_6 = bits(tileOffset.y, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:40]
    node _io_ctrl_tileRom_addr_T_7 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:29]
    node _io_ctrl_tileRom_addr_T_8 = bits(tileOffset.x, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:56]
    node _io_ctrl_tileRom_addr_T_9 = not(_io_ctrl_tileRom_addr_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:47]
    node _io_ctrl_tileRom_addr_T_10 = cat(_io_ctrl_tileRom_addr_T_7, _io_ctrl_tileRom_addr_T_9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:44]
    node _io_ctrl_tileRom_addr_T_11 = bits(tileOffset.y, 2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:71]
    node _io_ctrl_tileRom_addr_T_12 = cat(_io_ctrl_tileRom_addr_T_10, _io_ctrl_tileRom_addr_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:60]
    node _io_ctrl_tileRom_addr_T_13 = cat(_io_ctrl_tileRom_addr_T_12, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:78]
    node _io_ctrl_tileRom_addr_T_14 = bits(tileOffset.y, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:40]
    node _io_ctrl_tileRom_addr_T_15 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:29]
    node _io_ctrl_tileRom_addr_T_16 = bits(tileOffset.x, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:56]
    node _io_ctrl_tileRom_addr_T_17 = not(_io_ctrl_tileRom_addr_T_16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:47]
    node _io_ctrl_tileRom_addr_T_18 = cat(_io_ctrl_tileRom_addr_T_15, _io_ctrl_tileRom_addr_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:44]
    node _io_ctrl_tileRom_addr_T_19 = bits(tileOffset.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:71]
    node _io_ctrl_tileRom_addr_T_20 = cat(_io_ctrl_tileRom_addr_T_18, _io_ctrl_tileRom_addr_T_19) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:60]
    node _io_ctrl_tileRom_addr_T_21 = cat(_io_ctrl_tileRom_addr_T_20, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:78]
    node _io_ctrl_tileRom_addr_T_22 = mux(io_ctrl_tileRom_addr_format16x16x8, _io_ctrl_tileRom_addr_T_21, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_23 = mux(io_ctrl_tileRom_addr_format16x16x4, _io_ctrl_tileRom_addr_T_13, _io_ctrl_tileRom_addr_T_22) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_24 = mux(io_ctrl_tileRom_addr_format8x8x8, _io_ctrl_tileRom_addr_T_5, _io_ctrl_tileRom_addr_T_23) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_25 = mux(io_ctrl_tileRom_addr_format8x8x4, _io_ctrl_tileRom_addr_T_2, _io_ctrl_tileRom_addr_T_24) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    connect io.ctrl.tileRom.addr, _io_ctrl_tileRom_addr_T_25 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 137:24]
    wire io_pen_wire : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 75:20]
    connect io_pen_wire.priority, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 76:19]
    connect io_pen_wire.palette, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 77:18]
    connect io_pen_wire.color, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 78:16]
    node _io_pen_T = mux(layerEnable, pen, io_pen_wire) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 138:16]
    connect io.pen, _io_pen_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 138:10]


  module LayerProcessor_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    output io : { ctrl : { flip enable : UInt<1>, flip format : UInt<2>, flip regs : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, vram8x8 : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<32>}, vram16x16 : { rd : UInt<1>, addr : UInt<10>, flip dout : UInt<32>}, lineRam : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<32>}, tileRom : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}}, flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, flip spriteOffset : { x : UInt<9>, y : UInt<9>}, pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 48:14]

    node lineEffectReg_words_0 = bits(io.ctrl.lineRam.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node lineEffectReg_words_1 = bits(io.ctrl.lineRam.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire lineEffectReg_lineEffect : { rowSelect : UInt<9>, rowScroll : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 64:26]
    connect lineEffectReg_lineEffect.rowScroll, lineEffectReg_words_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 65:26]
    connect lineEffectReg_lineEffect.rowSelect, lineEffectReg_words_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 66:26]
    reg lineEffectReg : { rowSelect : UInt<9>, rowScroll : UInt<9>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
    when io.video.clockEnable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
      connect lineEffectReg, lineEffectReg_lineEffect @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
    node _layerEnable_T = neq(io.ctrl.format, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:54]
    node _layerEnable_T_1 = and(io.ctrl.enable, _layerEnable_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:36]
    node layerEnable = and(_layerEnable_T_1, io.ctrl.regs.enable) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:94]
    node _tileRomRead_T = eq(io.video.vBlank, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 68:36]
    node tileRomRead = and(layerEnable, _tileRomRead_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 68:33]
    node layerOffset_x = mux(io.ctrl.regs.tileSize, UInt<5>(0h11), UInt<4>(0h9)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 155:16]
    node _layerOffset_T = add(layerOffset_x, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:30]
    node _layerOffset_T_1 = tail(_layerOffset_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:30]
    node _layerOffset_T_2 = mux(io.ctrl.regs.flipX, _layerOffset_T_1, layerOffset_x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:10]
    node _layerOffset_T_3 = add(UInt<9>(0h1ee), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:30]
    node _layerOffset_T_4 = tail(_layerOffset_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:30]
    node _layerOffset_T_5 = mux(io.ctrl.regs.flipY, _layerOffset_T_4, UInt<9>(0h1ee)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:10]
    wire layerOffset : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect layerOffset.x, _layerOffset_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect layerOffset.y, _layerOffset_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T = add(io.video.pos.x, io.ctrl.regs.scroll.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_normal_T_1 = tail(_pos_normal_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_normal_T_2 = add(io.video.pos.y, io.ctrl.regs.scroll.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_normal_T_3 = tail(_pos_normal_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_normal_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal_vec.x, _pos_normal_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal_vec.y, _pos_normal_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T_4 = sub(pos_normal_vec.x, io.spriteOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_5 = tail(_pos_normal_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_6 = sub(pos_normal_vec.y, io.spriteOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_normal_T_7 = tail(_pos_normal_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_normal_vec_1 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal_vec_1.x, _pos_normal_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal_vec_1.y, _pos_normal_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T_8 = sub(pos_normal_vec_1.x, layerOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_9 = tail(_pos_normal_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_10 = sub(pos_normal_vec_1.y, layerOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_normal_T_11 = tail(_pos_normal_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_normal : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal.x, _pos_normal_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal.y, _pos_normal_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T = sub(io.video.regs.size.x, io.video.pos.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_1 = tail(_pos_flipped_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_2 = sub(io.video.regs.size.y, io.video.pos.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_flipped_T_3 = tail(_pos_flipped_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_flipped_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec.x, _pos_flipped_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec.y, _pos_flipped_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_4 = add(pos_flipped_vec.x, io.ctrl.regs.scroll.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_5 = tail(_pos_flipped_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_6 = add(pos_flipped_vec.y, io.ctrl.regs.scroll.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_flipped_T_7 = tail(_pos_flipped_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_flipped_vec_1 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec_1.x, _pos_flipped_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec_1.y, _pos_flipped_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_8 = sub(pos_flipped_vec_1.x, io.spriteOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_9 = tail(_pos_flipped_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_10 = sub(pos_flipped_vec_1.y, io.spriteOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_flipped_T_11 = tail(_pos_flipped_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_flipped_vec_2 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec_2.x, _pos_flipped_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec_2.y, _pos_flipped_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_12 = add(pos_flipped_vec_2.x, layerOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_13 = tail(_pos_flipped_T_12, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_14 = add(pos_flipped_vec_2.y, layerOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_flipped_T_15 = tail(_pos_flipped_T_14, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_flipped : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped.x, _pos_flipped_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped.y, _pos_flipped_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_T = mux(io.ctrl.regs.flipX, pos_flipped.x, pos_normal.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 78:10]
    node _pos_T_1 = mux(io.ctrl.regs.flipY, pos_flipped.y, pos_normal.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 79:10]
    wire pos : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos.x, _pos_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos.y, _pos_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos__x_T = mux(io.ctrl.regs.rowScrollEnable, lineEffectReg.rowScroll, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:16]
    node _pos__x_T_1 = add(_pos__x_T, pos.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:77]
    node pos__x = tail(_pos__x_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:77]
    node pos__y = mux(io.ctrl.regs.rowSelectEnable, lineEffectReg.rowSelect, pos.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 86:16]
    wire pos_ : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_.x, pos__x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_.y, pos__y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _tileOffset_x_T = bits(pos_.x, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:42]
    node _tileOffset_x_T_1 = bits(pos_.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:55]
    node tileOffset_x = mux(io.ctrl.regs.tileSize, _tileOffset_x_T, _tileOffset_x_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:16]
    node _tileOffset_y_T = bits(pos_.y, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:42]
    node _tileOffset_y_T_1 = bits(pos_.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:55]
    node tileOffset_y = mux(io.ctrl.regs.tileSize, _tileOffset_y_T, _tileOffset_y_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:16]
    wire tileOffset : { x : UInt<4>, y : UInt<4>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect tileOffset.x, tileOffset_x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect tileOffset.y, tileOffset_y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _latchTile_T = eq(tileOffset.x, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 95:18]
    node _latchTile_T_1 = eq(tileOffset.x, UInt<4>(0ha)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:45]
    node _latchTile_T_2 = eq(tileOffset.x, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:68]
    node _latchTile_T_3 = mux(io.ctrl.regs.tileSize, _latchTile_T_1, _latchTile_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:8]
    node _latchTile_T_4 = mux(io.ctrl.regs.flipX, _latchTile_T, _latchTile_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 94:46]
    node latchTile = and(io.video.clockEnable, _latchTile_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 94:40]
    node _latchColor_T = eq(tileOffset.x, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 99:18]
    node _latchColor_T_1 = eq(tileOffset.x, UInt<4>(0hf)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:45]
    node _latchColor_T_2 = eq(tileOffset.x, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:68]
    node _latchColor_T_3 = mux(io.ctrl.regs.tileSize, _latchColor_T_1, _latchColor_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:8]
    node _latchColor_T_4 = mux(io.ctrl.regs.flipX, _latchColor_T, _latchColor_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 98:47]
    node latchColor = and(io.video.clockEnable, _latchColor_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 98:41]
    node _latchPix_T = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 103:17]
    node _latchPix_T_1 = eq(_latchPix_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 103:24]
    node _latchPix_T_2 = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 104:17]
    node _latchPix_T_3 = eq(_latchPix_T_2, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 104:24]
    node _latchPix_T_4 = mux(io.ctrl.regs.flipX, _latchPix_T_1, _latchPix_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 102:45]
    node latchPix = and(io.video.clockEnable, _latchPix_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 102:39]
    node _lineRamAddr_T = add(pos.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:51]
    node _lineRamAddr_T_1 = tail(_lineRamAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:51]
    node _lineRamAddr_T_2 = sub(pos.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:64]
    node _lineRamAddr_T_3 = tail(_lineRamAddr_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:64]
    node lineRamAddr = mux(io.ctrl.regs.flipY, _lineRamAddr_T_1, _lineRamAddr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:24]
    node _vramAddr_large_T = bits(pos_.y, 8, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:22]
    node _vramAddr_large_T_1 = bits(pos_.x, 8, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:38]
    node _vramAddr_large_T_2 = mux(io.ctrl.regs.flipX, UInt<5>(0h1f), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:50]
    node _vramAddr_large_T_3 = add(_vramAddr_large_T_1, _vramAddr_large_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:45]
    node _vramAddr_large_T_4 = tail(_vramAddr_large_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:45]
    node vramAddr_large = cat(_vramAddr_large_T, _vramAddr_large_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:29]
    node _vramAddr_small_T = bits(pos_.y, 8, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:22]
    node _vramAddr_small_T_1 = bits(pos_.x, 8, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:38]
    node _vramAddr_small_T_2 = mux(io.ctrl.regs.flipX, UInt<6>(0h3f), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:50]
    node _vramAddr_small_T_3 = add(_vramAddr_small_T_1, _vramAddr_small_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:45]
    node _vramAddr_small_T_4 = tail(_vramAddr_small_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:45]
    node vramAddr_small = cat(_vramAddr_small_T, _vramAddr_small_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:29]
    node vramAddr = mux(io.ctrl.regs.tileSize, vramAddr_large, vramAddr_small) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 173:8]
    node tile_words_0 = bits(io.ctrl.vram16x16.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node tile_words_1 = bits(io.ctrl.vram16x16.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire tile_tile : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 68:20]
    node _tile_tile_priority_T = bits(tile_words_0, 15, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 69:30]
    connect tile_tile.priority, _tile_tile_priority_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 69:19]
    node _tile_tile_colorCode_T = bits(tile_words_0, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 70:31]
    connect tile_tile.colorCode, _tile_tile_colorCode_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 70:20]
    node _tile_tile_code_T = bits(tile_words_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 71:26]
    connect tile_tile.code, _tile_tile_code_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 71:15]
    node tile_words_0_1 = bits(io.ctrl.vram8x8.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node tile_words_1_1 = bits(io.ctrl.vram8x8.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire tile_tile_1 : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 91:20]
    node _tile_tile_priority_T_1 = bits(tile_words_0_1, 15, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 92:30]
    connect tile_tile_1.priority, _tile_tile_priority_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 92:19]
    node _tile_tile_colorCode_T_1 = bits(tile_words_0_1, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 93:31]
    connect tile_tile_1.colorCode, _tile_tile_colorCode_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 93:20]
    node _tile_tile_code_T_1 = bits(tile_words_0_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:26]
    node _tile_tile_code_T_2 = bits(tile_words_1_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:44]
    node _tile_tile_code_T_3 = cat(_tile_tile_code_T_1, _tile_tile_code_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:33]
    connect tile_tile_1.code, _tile_tile_code_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:15]
    node tile = mux(io.ctrl.regs.tileSize, tile_tile, tile_tile_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 115:17]
    reg tileReg : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
    when latchTile : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
      connect tileReg, tile @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
    reg priorityReg : UInt<2>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
    when latchColor : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
      connect priorityReg, tileReg.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
    reg colorReg : UInt<6>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
    when latchColor : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
      connect colorReg, tileReg.colorCode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
    node pixReg_word = bits(tileOffset.y, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 219:24]
    node _pixReg_pixels_4BPP_bits_T = tail(io.ctrl.tileRom.dout, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:35]
    node _pixReg_pixels_4BPP_bits_T_1 = head(io.ctrl.tileRom.dout, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:78]
    node pixReg_pixels_4BPP_bits = mux(pixReg_word, _pixReg_pixels_4BPP_bits_T, _pixReg_pixels_4BPP_bits_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:19]
    node _pixReg_pixels_4BPP_T = bits(pixReg_pixels_4BPP_bits, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_1 = bits(pixReg_pixels_4BPP_bits, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_2 = bits(pixReg_pixels_4BPP_bits, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_3 = bits(pixReg_pixels_4BPP_bits, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_4 = bits(pixReg_pixels_4BPP_bits, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_5 = bits(pixReg_pixels_4BPP_bits, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_6 = bits(pixReg_pixels_4BPP_bits, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_7 = bits(pixReg_pixels_4BPP_bits, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_8 = pad(_pixReg_pixels_4BPP_T_7, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_9 = pad(_pixReg_pixels_4BPP_T_6, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_10 = pad(_pixReg_pixels_4BPP_T_5, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_11 = pad(_pixReg_pixels_4BPP_T_4, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_12 = pad(_pixReg_pixels_4BPP_T_3, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_13 = pad(_pixReg_pixels_4BPP_T_2, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_14 = pad(_pixReg_pixels_4BPP_T_1, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_15 = pad(_pixReg_pixels_4BPP_T, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    wire pixReg_pixels_4BPP : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[0], _pixReg_pixels_4BPP_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[1], _pixReg_pixels_4BPP_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[2], _pixReg_pixels_4BPP_T_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[3], _pixReg_pixels_4BPP_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[4], _pixReg_pixels_4BPP_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[5], _pixReg_pixels_4BPP_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[6], _pixReg_pixels_4BPP_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[7], _pixReg_pixels_4BPP_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    node _pixReg_pixels_8BPP_T = bits(io.ctrl.tileRom.dout, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_1 = bits(io.ctrl.tileRom.dout, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_2 = bits(io.ctrl.tileRom.dout, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_3 = bits(io.ctrl.tileRom.dout, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_4 = bits(io.ctrl.tileRom.dout, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_5 = bits(io.ctrl.tileRom.dout, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_6 = bits(io.ctrl.tileRom.dout, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_7 = bits(io.ctrl.tileRom.dout, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_8 = bits(io.ctrl.tileRom.dout, 35, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_9 = bits(io.ctrl.tileRom.dout, 39, 36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_10 = bits(io.ctrl.tileRom.dout, 43, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_11 = bits(io.ctrl.tileRom.dout, 47, 44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_12 = bits(io.ctrl.tileRom.dout, 51, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_13 = bits(io.ctrl.tileRom.dout, 55, 52) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_14 = bits(io.ctrl.tileRom.dout, 59, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_15 = bits(io.ctrl.tileRom.dout, 63, 60) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_16 = cat(_pixReg_pixels_8BPP_T_13, _pixReg_pixels_8BPP_T_15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_17 = cat(_pixReg_pixels_8BPP_T_12, _pixReg_pixels_8BPP_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_18 = cat(_pixReg_pixels_8BPP_T_9, _pixReg_pixels_8BPP_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_19 = cat(_pixReg_pixels_8BPP_T_8, _pixReg_pixels_8BPP_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_20 = cat(_pixReg_pixels_8BPP_T_5, _pixReg_pixels_8BPP_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_21 = cat(_pixReg_pixels_8BPP_T_4, _pixReg_pixels_8BPP_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_22 = cat(_pixReg_pixels_8BPP_T_1, _pixReg_pixels_8BPP_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_23 = cat(_pixReg_pixels_8BPP_T, _pixReg_pixels_8BPP_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    wire pixReg_pixels_8BPP : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[0], _pixReg_pixels_8BPP_T_16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[1], _pixReg_pixels_8BPP_T_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[2], _pixReg_pixels_8BPP_T_18 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[3], _pixReg_pixels_8BPP_T_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[4], _pixReg_pixels_8BPP_T_20 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[5], _pixReg_pixels_8BPP_T_21 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[6], _pixReg_pixels_8BPP_T_22 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[7], _pixReg_pixels_8BPP_T_23 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    node _pixReg_T = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 222:16]
    node _pixReg_T_1 = mux(_pixReg_T, pixReg_pixels_8BPP, pixReg_pixels_4BPP) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 222:8]
    reg pixReg : UInt<8>[8], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
    when latchPix : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
      connect pixReg, _pixReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
    node _pen_T = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 127:68]
    wire pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 75:20]
    connect pen.priority, priorityReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 76:19]
    connect pen.palette, colorReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 77:18]
    connect pen.color, pixReg[_pen_T] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 78:16]
    connect io.ctrl.lineRam.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 130:22]
    connect io.ctrl.lineRam.addr, lineRamAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 131:24]
    connect io.ctrl.vram8x8.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 132:22]
    connect io.ctrl.vram8x8.addr, vramAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 133:24]
    connect io.ctrl.vram16x16.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 134:24]
    connect io.ctrl.vram16x16.addr, vramAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 135:26]
    connect io.ctrl.tileRom.rd, tileRomRead @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 136:22]
    node _io_ctrl_tileRom_addr_format8x8x4_T = eq(io.ctrl.regs.tileSize, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:23]
    node _io_ctrl_tileRom_addr_format8x8x4_T_1 = eq(io.ctrl.format, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:58]
    node io_ctrl_tileRom_addr_format8x8x4 = and(_io_ctrl_tileRom_addr_format8x8x4_T, _io_ctrl_tileRom_addr_format8x8x4_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:43]
    node _io_ctrl_tileRom_addr_format8x8x8_T = eq(io.ctrl.regs.tileSize, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:23]
    node _io_ctrl_tileRom_addr_format8x8x8_T_1 = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:58]
    node io_ctrl_tileRom_addr_format8x8x8 = and(_io_ctrl_tileRom_addr_format8x8x8_T, _io_ctrl_tileRom_addr_format8x8x8_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:43]
    node _io_ctrl_tileRom_addr_format16x16x4_T = eq(io.ctrl.format, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 200:59]
    node io_ctrl_tileRom_addr_format16x16x4 = and(io.ctrl.regs.tileSize, _io_ctrl_tileRom_addr_format16x16x4_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 200:44]
    node _io_ctrl_tileRom_addr_format16x16x8_T = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 201:59]
    node io_ctrl_tileRom_addr_format16x16x8 = and(io.ctrl.regs.tileSize, _io_ctrl_tileRom_addr_format16x16x8_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 201:44]
    node _io_ctrl_tileRom_addr_T = bits(tileOffset.y, 2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:38]
    node _io_ctrl_tileRom_addr_T_1 = cat(tileReg.code, _io_ctrl_tileRom_addr_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:27]
    node _io_ctrl_tileRom_addr_T_2 = cat(_io_ctrl_tileRom_addr_T_1, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:45]
    node _io_ctrl_tileRom_addr_T_3 = bits(tileOffset.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:38]
    node _io_ctrl_tileRom_addr_T_4 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:27]
    node _io_ctrl_tileRom_addr_T_5 = cat(_io_ctrl_tileRom_addr_T_4, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:45]
    node _io_ctrl_tileRom_addr_T_6 = bits(tileOffset.y, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:40]
    node _io_ctrl_tileRom_addr_T_7 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:29]
    node _io_ctrl_tileRom_addr_T_8 = bits(tileOffset.x, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:56]
    node _io_ctrl_tileRom_addr_T_9 = not(_io_ctrl_tileRom_addr_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:47]
    node _io_ctrl_tileRom_addr_T_10 = cat(_io_ctrl_tileRom_addr_T_7, _io_ctrl_tileRom_addr_T_9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:44]
    node _io_ctrl_tileRom_addr_T_11 = bits(tileOffset.y, 2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:71]
    node _io_ctrl_tileRom_addr_T_12 = cat(_io_ctrl_tileRom_addr_T_10, _io_ctrl_tileRom_addr_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:60]
    node _io_ctrl_tileRom_addr_T_13 = cat(_io_ctrl_tileRom_addr_T_12, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:78]
    node _io_ctrl_tileRom_addr_T_14 = bits(tileOffset.y, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:40]
    node _io_ctrl_tileRom_addr_T_15 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:29]
    node _io_ctrl_tileRom_addr_T_16 = bits(tileOffset.x, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:56]
    node _io_ctrl_tileRom_addr_T_17 = not(_io_ctrl_tileRom_addr_T_16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:47]
    node _io_ctrl_tileRom_addr_T_18 = cat(_io_ctrl_tileRom_addr_T_15, _io_ctrl_tileRom_addr_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:44]
    node _io_ctrl_tileRom_addr_T_19 = bits(tileOffset.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:71]
    node _io_ctrl_tileRom_addr_T_20 = cat(_io_ctrl_tileRom_addr_T_18, _io_ctrl_tileRom_addr_T_19) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:60]
    node _io_ctrl_tileRom_addr_T_21 = cat(_io_ctrl_tileRom_addr_T_20, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:78]
    node _io_ctrl_tileRom_addr_T_22 = mux(io_ctrl_tileRom_addr_format16x16x8, _io_ctrl_tileRom_addr_T_21, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_23 = mux(io_ctrl_tileRom_addr_format16x16x4, _io_ctrl_tileRom_addr_T_13, _io_ctrl_tileRom_addr_T_22) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_24 = mux(io_ctrl_tileRom_addr_format8x8x8, _io_ctrl_tileRom_addr_T_5, _io_ctrl_tileRom_addr_T_23) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_25 = mux(io_ctrl_tileRom_addr_format8x8x4, _io_ctrl_tileRom_addr_T_2, _io_ctrl_tileRom_addr_T_24) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    connect io.ctrl.tileRom.addr, _io_ctrl_tileRom_addr_T_25 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 137:24]
    wire io_pen_wire : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 75:20]
    connect io_pen_wire.priority, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 76:19]
    connect io_pen_wire.palette, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 77:18]
    connect io_pen_wire.color, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 78:16]
    node _io_pen_T = mux(layerEnable, pen, io_pen_wire) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 138:16]
    connect io.pen, _io_pen_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 138:10]


  module LayerProcessor_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 47:7]
    output io : { ctrl : { flip enable : UInt<1>, flip format : UInt<2>, flip regs : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, vram8x8 : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<32>}, vram16x16 : { rd : UInt<1>, addr : UInt<10>, flip dout : UInt<32>}, lineRam : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<32>}, tileRom : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}}, flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, flip spriteOffset : { x : UInt<9>, y : UInt<9>}, pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 48:14]

    node lineEffectReg_words_0 = bits(io.ctrl.lineRam.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node lineEffectReg_words_1 = bits(io.ctrl.lineRam.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire lineEffectReg_lineEffect : { rowSelect : UInt<9>, rowScroll : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 64:26]
    connect lineEffectReg_lineEffect.rowScroll, lineEffectReg_words_0 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 65:26]
    connect lineEffectReg_lineEffect.rowSelect, lineEffectReg_words_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LineEffect.scala 66:26]
    reg lineEffectReg : { rowSelect : UInt<9>, rowScroll : UInt<9>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
    when io.video.clockEnable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
      connect lineEffectReg, lineEffectReg_lineEffect @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 60:32]
    node _layerEnable_T = neq(io.ctrl.format, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:54]
    node _layerEnable_T_1 = and(io.ctrl.enable, _layerEnable_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:36]
    node layerEnable = and(_layerEnable_T_1, io.ctrl.regs.enable) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 63:94]
    node _tileRomRead_T = eq(io.video.vBlank, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 68:36]
    node tileRomRead = and(layerEnable, _tileRomRead_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 68:33]
    node layerOffset_x = mux(io.ctrl.regs.tileSize, UInt<5>(0h10), UInt<4>(0h8)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 155:16]
    node _layerOffset_T = add(layerOffset_x, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:30]
    node _layerOffset_T_1 = tail(_layerOffset_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:30]
    node _layerOffset_T_2 = mux(io.ctrl.regs.flipX, _layerOffset_T_1, layerOffset_x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 158:10]
    node _layerOffset_T_3 = add(UInt<9>(0h1ee), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:30]
    node _layerOffset_T_4 = tail(_layerOffset_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:30]
    node _layerOffset_T_5 = mux(io.ctrl.regs.flipY, _layerOffset_T_4, UInt<9>(0h1ee)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 159:10]
    wire layerOffset : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect layerOffset.x, _layerOffset_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect layerOffset.y, _layerOffset_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T = add(io.video.pos.x, io.ctrl.regs.scroll.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_normal_T_1 = tail(_pos_normal_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_normal_T_2 = add(io.video.pos.y, io.ctrl.regs.scroll.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_normal_T_3 = tail(_pos_normal_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_normal_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal_vec.x, _pos_normal_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal_vec.y, _pos_normal_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T_4 = sub(pos_normal_vec.x, io.spriteOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_5 = tail(_pos_normal_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_6 = sub(pos_normal_vec.y, io.spriteOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_normal_T_7 = tail(_pos_normal_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_normal_vec_1 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal_vec_1.x, _pos_normal_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal_vec_1.y, _pos_normal_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_normal_T_8 = sub(pos_normal_vec_1.x, layerOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_9 = tail(_pos_normal_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_normal_T_10 = sub(pos_normal_vec_1.y, layerOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_normal_T_11 = tail(_pos_normal_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_normal : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_normal.x, _pos_normal_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_normal.y, _pos_normal_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T = sub(io.video.regs.size.x, io.video.pos.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_1 = tail(_pos_flipped_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_2 = sub(io.video.regs.size.y, io.video.pos.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_flipped_T_3 = tail(_pos_flipped_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_flipped_vec : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec.x, _pos_flipped_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec.y, _pos_flipped_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_4 = add(pos_flipped_vec.x, io.ctrl.regs.scroll.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_5 = tail(_pos_flipped_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_6 = add(pos_flipped_vec.y, io.ctrl.regs.scroll.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_flipped_T_7 = tail(_pos_flipped_T_6, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_flipped_vec_1 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec_1.x, _pos_flipped_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec_1.y, _pos_flipped_T_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_8 = sub(pos_flipped_vec_1.x, io.spriteOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_9 = tail(_pos_flipped_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:42]
    node _pos_flipped_T_10 = sub(pos_flipped_vec_1.y, io.spriteOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    node _pos_flipped_T_11 = tail(_pos_flipped_T_10, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 76:59]
    wire pos_flipped_vec_2 : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped_vec_2.x, _pos_flipped_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped_vec_2.y, _pos_flipped_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_flipped_T_12 = add(pos_flipped_vec_2.x, layerOffset.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_13 = tail(_pos_flipped_T_12, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:42]
    node _pos_flipped_T_14 = add(pos_flipped_vec_2.y, layerOffset.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    node _pos_flipped_T_15 = tail(_pos_flipped_T_14, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 73:59]
    wire pos_flipped : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_flipped.x, _pos_flipped_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_flipped.y, _pos_flipped_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos_T = mux(io.ctrl.regs.flipX, pos_flipped.x, pos_normal.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 78:10]
    node _pos_T_1 = mux(io.ctrl.regs.flipY, pos_flipped.y, pos_normal.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 79:10]
    wire pos : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos.x, _pos_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos.y, _pos_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _pos__x_T = mux(io.ctrl.regs.rowScrollEnable, lineEffectReg.rowScroll, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:16]
    node _pos__x_T_1 = add(_pos__x_T, pos.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:77]
    node pos__x = tail(_pos__x_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 85:77]
    node pos__y = mux(io.ctrl.regs.rowSelectEnable, lineEffectReg.rowSelect, pos.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 86:16]
    wire pos_ : { x : UInt<9>, y : UInt<9>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect pos_.x, pos__x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect pos_.y, pos__y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _tileOffset_x_T = bits(pos_.x, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:42]
    node _tileOffset_x_T_1 = bits(pos_.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:55]
    node tileOffset_x = mux(io.ctrl.regs.tileSize, _tileOffset_x_T, _tileOffset_x_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 184:16]
    node _tileOffset_y_T = bits(pos_.y, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:42]
    node _tileOffset_y_T_1 = bits(pos_.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:55]
    node tileOffset_y = mux(io.ctrl.regs.tileSize, _tileOffset_y_T, _tileOffset_y_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 185:16]
    wire tileOffset : { x : UInt<4>, y : UInt<4>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 106:19]
    connect tileOffset.x, tileOffset_x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 107:11]
    connect tileOffset.y, tileOffset_y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Vec2.scala 108:11]
    node _latchTile_T = eq(tileOffset.x, UInt<3>(0h5)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 95:18]
    node _latchTile_T_1 = eq(tileOffset.x, UInt<4>(0ha)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:45]
    node _latchTile_T_2 = eq(tileOffset.x, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:68]
    node _latchTile_T_3 = mux(io.ctrl.regs.tileSize, _latchTile_T_1, _latchTile_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 96:8]
    node _latchTile_T_4 = mux(io.ctrl.regs.flipX, _latchTile_T, _latchTile_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 94:46]
    node latchTile = and(io.video.clockEnable, _latchTile_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 94:40]
    node _latchColor_T = eq(tileOffset.x, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 99:18]
    node _latchColor_T_1 = eq(tileOffset.x, UInt<4>(0hf)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:45]
    node _latchColor_T_2 = eq(tileOffset.x, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:68]
    node _latchColor_T_3 = mux(io.ctrl.regs.tileSize, _latchColor_T_1, _latchColor_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 100:8]
    node _latchColor_T_4 = mux(io.ctrl.regs.flipX, _latchColor_T, _latchColor_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 98:47]
    node latchColor = and(io.video.clockEnable, _latchColor_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 98:41]
    node _latchPix_T = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 103:17]
    node _latchPix_T_1 = eq(_latchPix_T, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 103:24]
    node _latchPix_T_2 = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 104:17]
    node _latchPix_T_3 = eq(_latchPix_T_2, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 104:24]
    node _latchPix_T_4 = mux(io.ctrl.regs.flipX, _latchPix_T_1, _latchPix_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 102:45]
    node latchPix = and(io.video.clockEnable, _latchPix_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 102:39]
    node _lineRamAddr_T = add(pos.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:51]
    node _lineRamAddr_T_1 = tail(_lineRamAddr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:51]
    node _lineRamAddr_T_2 = sub(pos.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:64]
    node _lineRamAddr_T_3 = tail(_lineRamAddr_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:64]
    node lineRamAddr = mux(io.ctrl.regs.flipY, _lineRamAddr_T_1, _lineRamAddr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 109:24]
    node _vramAddr_large_T = bits(pos_.y, 8, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:22]
    node _vramAddr_large_T_1 = bits(pos_.x, 8, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:38]
    node _vramAddr_large_T_2 = mux(io.ctrl.regs.flipX, UInt<5>(0h1f), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:50]
    node _vramAddr_large_T_3 = add(_vramAddr_large_T_1, _vramAddr_large_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:45]
    node _vramAddr_large_T_4 = tail(_vramAddr_large_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:45]
    node vramAddr_large = cat(_vramAddr_large_T, _vramAddr_large_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 171:29]
    node _vramAddr_small_T = bits(pos_.y, 8, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:22]
    node _vramAddr_small_T_1 = bits(pos_.x, 8, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:38]
    node _vramAddr_small_T_2 = mux(io.ctrl.regs.flipX, UInt<6>(0h3f), UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:50]
    node _vramAddr_small_T_3 = add(_vramAddr_small_T_1, _vramAddr_small_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:45]
    node _vramAddr_small_T_4 = tail(_vramAddr_small_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:45]
    node vramAddr_small = cat(_vramAddr_small_T, _vramAddr_small_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 172:29]
    node vramAddr = mux(io.ctrl.regs.tileSize, vramAddr_large, vramAddr_small) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 173:8]
    node tile_words_0 = bits(io.ctrl.vram16x16.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node tile_words_1 = bits(io.ctrl.vram16x16.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire tile_tile : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 68:20]
    node _tile_tile_priority_T = bits(tile_words_0, 15, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 69:30]
    connect tile_tile.priority, _tile_tile_priority_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 69:19]
    node _tile_tile_colorCode_T = bits(tile_words_0, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 70:31]
    connect tile_tile.colorCode, _tile_tile_colorCode_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 70:20]
    node _tile_tile_code_T = bits(tile_words_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 71:26]
    connect tile_tile.code, _tile_tile_code_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 71:15]
    node tile_words_0_1 = bits(io.ctrl.vram8x8.dout, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node tile_words_1_1 = bits(io.ctrl.vram8x8.dout, 31, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    wire tile_tile_1 : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 91:20]
    node _tile_tile_priority_T_1 = bits(tile_words_0_1, 15, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 92:30]
    connect tile_tile_1.priority, _tile_tile_priority_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 92:19]
    node _tile_tile_colorCode_T_1 = bits(tile_words_0_1, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 93:31]
    connect tile_tile_1.colorCode, _tile_tile_colorCode_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 93:20]
    node _tile_tile_code_T_1 = bits(tile_words_0_1, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:26]
    node _tile_tile_code_T_2 = bits(tile_words_1_1, 15, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:44]
    node _tile_tile_code_T_3 = cat(_tile_tile_code_T_1, _tile_tile_code_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:33]
    connect tile_tile_1.code, _tile_tile_code_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/Tile.scala 94:15]
    node tile = mux(io.ctrl.regs.tileSize, tile_tile, tile_tile_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 115:17]
    reg tileReg : { priority : UInt<2>, colorCode : UInt<6>, code : UInt<18>}, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
    when latchTile : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
      connect tileReg, tile @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 121:26]
    reg priorityReg : UInt<2>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
    when latchColor : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
      connect priorityReg, tileReg.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 122:30]
    reg colorReg : UInt<6>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
    when latchColor : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
      connect colorReg, tileReg.colorCode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 123:27]
    node pixReg_word = bits(tileOffset.y, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 219:24]
    node _pixReg_pixels_4BPP_bits_T = tail(io.ctrl.tileRom.dout, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:35]
    node _pixReg_pixels_4BPP_bits_T_1 = head(io.ctrl.tileRom.dout, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:78]
    node pixReg_pixels_4BPP_bits = mux(pixReg_word, _pixReg_pixels_4BPP_bits_T, _pixReg_pixels_4BPP_bits_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 235:19]
    node _pixReg_pixels_4BPP_T = bits(pixReg_pixels_4BPP_bits, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_1 = bits(pixReg_pixels_4BPP_bits, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_2 = bits(pixReg_pixels_4BPP_bits, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_3 = bits(pixReg_pixels_4BPP_bits, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_4 = bits(pixReg_pixels_4BPP_bits, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_5 = bits(pixReg_pixels_4BPP_bits, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_6 = bits(pixReg_pixels_4BPP_bits, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_7 = bits(pixReg_pixels_4BPP_bits, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_4BPP_T_8 = pad(_pixReg_pixels_4BPP_T_7, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_9 = pad(_pixReg_pixels_4BPP_T_6, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_10 = pad(_pixReg_pixels_4BPP_T_5, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_11 = pad(_pixReg_pixels_4BPP_T_4, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_12 = pad(_pixReg_pixels_4BPP_T_3, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_13 = pad(_pixReg_pixels_4BPP_T_2, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_14 = pad(_pixReg_pixels_4BPP_T_1, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    node _pixReg_pixels_4BPP_T_15 = pad(_pixReg_pixels_4BPP_T, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 240:17]
    wire pixReg_pixels_4BPP : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[0], _pixReg_pixels_4BPP_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[1], _pixReg_pixels_4BPP_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[2], _pixReg_pixels_4BPP_T_10 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[3], _pixReg_pixels_4BPP_T_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[4], _pixReg_pixels_4BPP_T_12 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[5], _pixReg_pixels_4BPP_T_13 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[6], _pixReg_pixels_4BPP_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    connect pixReg_pixels_4BPP[7], _pixReg_pixels_4BPP_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 220:30]
    node _pixReg_pixels_8BPP_T = bits(io.ctrl.tileRom.dout, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_1 = bits(io.ctrl.tileRom.dout, 7, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_2 = bits(io.ctrl.tileRom.dout, 11, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_3 = bits(io.ctrl.tileRom.dout, 15, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_4 = bits(io.ctrl.tileRom.dout, 19, 16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_5 = bits(io.ctrl.tileRom.dout, 23, 20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_6 = bits(io.ctrl.tileRom.dout, 27, 24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_7 = bits(io.ctrl.tileRom.dout, 31, 28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_8 = bits(io.ctrl.tileRom.dout, 35, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_9 = bits(io.ctrl.tileRom.dout, 39, 36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_10 = bits(io.ctrl.tileRom.dout, 43, 40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_11 = bits(io.ctrl.tileRom.dout, 47, 44) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_12 = bits(io.ctrl.tileRom.dout, 51, 48) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_13 = bits(io.ctrl.tileRom.dout, 55, 52) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_14 = bits(io.ctrl.tileRom.dout, 59, 56) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_15 = bits(io.ctrl.tileRom.dout, 63, 60) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 104:11]
    node _pixReg_pixels_8BPP_T_16 = cat(_pixReg_pixels_8BPP_T_13, _pixReg_pixels_8BPP_T_15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_17 = cat(_pixReg_pixels_8BPP_T_12, _pixReg_pixels_8BPP_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_18 = cat(_pixReg_pixels_8BPP_T_9, _pixReg_pixels_8BPP_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_19 = cat(_pixReg_pixels_8BPP_T_8, _pixReg_pixels_8BPP_T_10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_20 = cat(_pixReg_pixels_8BPP_T_5, _pixReg_pixels_8BPP_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_21 = cat(_pixReg_pixels_8BPP_T_4, _pixReg_pixels_8BPP_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_22 = cat(_pixReg_pixels_8BPP_T_1, _pixReg_pixels_8BPP_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    node _pixReg_pixels_8BPP_T_23 = cat(_pixReg_pixels_8BPP_T, _pixReg_pixels_8BPP_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 255:26]
    wire pixReg_pixels_8BPP : UInt<8>[8] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[0], _pixReg_pixels_8BPP_T_16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[1], _pixReg_pixels_8BPP_T_17 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[2], _pixReg_pixels_8BPP_T_18 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[3], _pixReg_pixels_8BPP_T_19 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[4], _pixReg_pixels_8BPP_T_20 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[5], _pixReg_pixels_8BPP_T_21 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[6], _pixReg_pixels_8BPP_T_22 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    connect pixReg_pixels_8BPP[7], _pixReg_pixels_8BPP_T_23 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 221:30]
    node _pixReg_T = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 222:16]
    node _pixReg_T_1 = mux(_pixReg_T, pixReg_pixels_8BPP, pixReg_pixels_4BPP) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 222:8]
    reg pixReg : UInt<8>[8], clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
    when latchPix : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
      connect pixReg, _pixReg_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 124:25]
    node _pen_T = bits(tileOffset.x, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 127:68]
    wire pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 75:20]
    connect pen.priority, priorityReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 76:19]
    connect pen.palette, colorReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 77:18]
    connect pen.color, pixReg[_pen_T] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 78:16]
    connect io.ctrl.lineRam.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 130:22]
    connect io.ctrl.lineRam.addr, lineRamAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 131:24]
    connect io.ctrl.vram8x8.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 132:22]
    connect io.ctrl.vram8x8.addr, vramAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 133:24]
    connect io.ctrl.vram16x16.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 134:24]
    connect io.ctrl.vram16x16.addr, vramAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 135:26]
    connect io.ctrl.tileRom.rd, tileRomRead @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 136:22]
    node _io_ctrl_tileRom_addr_format8x8x4_T = eq(io.ctrl.regs.tileSize, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:23]
    node _io_ctrl_tileRom_addr_format8x8x4_T_1 = eq(io.ctrl.format, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:58]
    node io_ctrl_tileRom_addr_format8x8x4 = and(_io_ctrl_tileRom_addr_format8x8x4_T, _io_ctrl_tileRom_addr_format8x8x4_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 198:43]
    node _io_ctrl_tileRom_addr_format8x8x8_T = eq(io.ctrl.regs.tileSize, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:23]
    node _io_ctrl_tileRom_addr_format8x8x8_T_1 = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:58]
    node io_ctrl_tileRom_addr_format8x8x8 = and(_io_ctrl_tileRom_addr_format8x8x8_T, _io_ctrl_tileRom_addr_format8x8x8_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 199:43]
    node _io_ctrl_tileRom_addr_format16x16x4_T = eq(io.ctrl.format, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 200:59]
    node io_ctrl_tileRom_addr_format16x16x4 = and(io.ctrl.regs.tileSize, _io_ctrl_tileRom_addr_format16x16x4_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 200:44]
    node _io_ctrl_tileRom_addr_format16x16x8_T = eq(io.ctrl.format, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 201:59]
    node io_ctrl_tileRom_addr_format16x16x8 = and(io.ctrl.regs.tileSize, _io_ctrl_tileRom_addr_format16x16x8_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 201:44]
    node _io_ctrl_tileRom_addr_T = bits(tileOffset.y, 2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:38]
    node _io_ctrl_tileRom_addr_T_1 = cat(tileReg.code, _io_ctrl_tileRom_addr_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:27]
    node _io_ctrl_tileRom_addr_T_2 = cat(_io_ctrl_tileRom_addr_T_1, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 204:45]
    node _io_ctrl_tileRom_addr_T_3 = bits(tileOffset.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:38]
    node _io_ctrl_tileRom_addr_T_4 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:27]
    node _io_ctrl_tileRom_addr_T_5 = cat(_io_ctrl_tileRom_addr_T_4, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 205:45]
    node _io_ctrl_tileRom_addr_T_6 = bits(tileOffset.y, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:40]
    node _io_ctrl_tileRom_addr_T_7 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:29]
    node _io_ctrl_tileRom_addr_T_8 = bits(tileOffset.x, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:56]
    node _io_ctrl_tileRom_addr_T_9 = not(_io_ctrl_tileRom_addr_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:47]
    node _io_ctrl_tileRom_addr_T_10 = cat(_io_ctrl_tileRom_addr_T_7, _io_ctrl_tileRom_addr_T_9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:44]
    node _io_ctrl_tileRom_addr_T_11 = bits(tileOffset.y, 2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:71]
    node _io_ctrl_tileRom_addr_T_12 = cat(_io_ctrl_tileRom_addr_T_10, _io_ctrl_tileRom_addr_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:60]
    node _io_ctrl_tileRom_addr_T_13 = cat(_io_ctrl_tileRom_addr_T_12, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 206:78]
    node _io_ctrl_tileRom_addr_T_14 = bits(tileOffset.y, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:40]
    node _io_ctrl_tileRom_addr_T_15 = cat(tileReg.code, _io_ctrl_tileRom_addr_T_14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:29]
    node _io_ctrl_tileRom_addr_T_16 = bits(tileOffset.x, 3, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:56]
    node _io_ctrl_tileRom_addr_T_17 = not(_io_ctrl_tileRom_addr_T_16) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:47]
    node _io_ctrl_tileRom_addr_T_18 = cat(_io_ctrl_tileRom_addr_T_15, _io_ctrl_tileRom_addr_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:44]
    node _io_ctrl_tileRom_addr_T_19 = bits(tileOffset.y, 2, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:71]
    node _io_ctrl_tileRom_addr_T_20 = cat(_io_ctrl_tileRom_addr_T_18, _io_ctrl_tileRom_addr_T_19) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:60]
    node _io_ctrl_tileRom_addr_T_21 = cat(_io_ctrl_tileRom_addr_T_20, UInt<3>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 207:78]
    node _io_ctrl_tileRom_addr_T_22 = mux(io_ctrl_tileRom_addr_format16x16x8, _io_ctrl_tileRom_addr_T_21, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_23 = mux(io_ctrl_tileRom_addr_format16x16x4, _io_ctrl_tileRom_addr_T_13, _io_ctrl_tileRom_addr_T_22) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_24 = mux(io_ctrl_tileRom_addr_format8x8x8, _io_ctrl_tileRom_addr_T_5, _io_ctrl_tileRom_addr_T_23) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _io_ctrl_tileRom_addr_T_25 = mux(io_ctrl_tileRom_addr_format8x8x4, _io_ctrl_tileRom_addr_T_2, _io_ctrl_tileRom_addr_T_24) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    connect io.ctrl.tileRom.addr, _io_ctrl_tileRom_addr_T_25 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 137:24]
    wire io_pen_wire : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 75:20]
    connect io_pen_wire.priority, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 76:19]
    connect io_pen_wire.palette, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 77:18]
    connect io_pen_wire.color, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 78:16]
    node _io_pen_T = mux(layerEnable, pen, io_pen_wire) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 138:16]
    connect io.pen, _io_pen_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/LayerProcessor.scala 138:10]


  module ColorMixer : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 40:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 40:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 40:7]
    output io : { flip gameConfig : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}}, flip spritePen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>}, flip layer0Pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>}, flip layer1Pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>}, flip layer2Pen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>}, paletteRam : { rd : UInt<1>, addr : UInt<15>, flip dout : UInt<16>}, dout : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 41:14]

    wire fillPen : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 75:20]
    connect fillPen.priority, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 76:19]
    connect fillPen.palette, io.gameConfig.fillPalette @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 77:18]
    connect fillPen.color, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/PaletteEntry.scala 78:16]
    node _index_sprite_T = neq(io.spritePen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 116:24]
    node _index_sprite_T_1 = eq(io.spritePen.priority, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 116:54]
    node index_sprite_0_1 = and(_index_sprite_T, _index_sprite_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 116:32]
    node _index_sprite_T_2 = neq(io.spritePen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 117:24]
    node _index_sprite_T_3 = eq(io.spritePen.priority, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 117:54]
    node index_sprite_1_1 = and(_index_sprite_T_2, _index_sprite_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 117:32]
    node _index_sprite_T_4 = neq(io.spritePen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 118:24]
    node _index_sprite_T_5 = eq(io.spritePen.priority, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 118:54]
    node index_sprite_2_1 = and(_index_sprite_T_4, _index_sprite_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 118:32]
    node _index_sprite_T_6 = neq(io.spritePen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 119:24]
    node _index_sprite_T_7 = eq(io.spritePen.priority, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 119:54]
    node index_sprite_3_1 = and(_index_sprite_T_6, _index_sprite_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 119:32]
    node _index_layer0_T = neq(io.layer0Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 123:24]
    node _index_layer0_T_1 = eq(io.layer0Pen.priority, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 123:54]
    node index_layer0_0_1 = and(_index_layer0_T, _index_layer0_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 123:32]
    node _index_layer0_T_2 = neq(io.layer0Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 124:24]
    node _index_layer0_T_3 = eq(io.layer0Pen.priority, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 124:54]
    node index_layer0_1_1 = and(_index_layer0_T_2, _index_layer0_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 124:32]
    node _index_layer0_T_4 = neq(io.layer0Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 125:24]
    node _index_layer0_T_5 = eq(io.layer0Pen.priority, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 125:54]
    node index_layer0_2_1 = and(_index_layer0_T_4, _index_layer0_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 125:32]
    node _index_layer0_T_6 = neq(io.layer0Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 126:24]
    node _index_layer0_T_7 = eq(io.layer0Pen.priority, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 126:54]
    node index_layer0_3_1 = and(_index_layer0_T_6, _index_layer0_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 126:32]
    node _index_layer1_T = neq(io.layer1Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 130:24]
    node _index_layer1_T_1 = eq(io.layer1Pen.priority, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 130:54]
    node index_layer1_0_1 = and(_index_layer1_T, _index_layer1_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 130:32]
    node _index_layer1_T_2 = neq(io.layer1Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 131:24]
    node _index_layer1_T_3 = eq(io.layer1Pen.priority, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 131:54]
    node index_layer1_1_1 = and(_index_layer1_T_2, _index_layer1_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 131:32]
    node _index_layer1_T_4 = neq(io.layer1Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 132:24]
    node _index_layer1_T_5 = eq(io.layer1Pen.priority, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 132:54]
    node index_layer1_2_1 = and(_index_layer1_T_4, _index_layer1_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 132:32]
    node _index_layer1_T_6 = neq(io.layer1Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 133:24]
    node _index_layer1_T_7 = eq(io.layer1Pen.priority, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 133:54]
    node index_layer1_3_1 = and(_index_layer1_T_6, _index_layer1_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 133:32]
    node _index_layer2_T = neq(io.layer2Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 137:24]
    node _index_layer2_T_1 = eq(io.layer2Pen.priority, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 137:54]
    node index_layer2_0_1 = and(_index_layer2_T, _index_layer2_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 137:32]
    node _index_layer2_T_2 = neq(io.layer2Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 138:24]
    node _index_layer2_T_3 = eq(io.layer2Pen.priority, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 138:54]
    node index_layer2_1_1 = and(_index_layer2_T_2, _index_layer2_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 138:32]
    node _index_layer2_T_4 = neq(io.layer2Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 139:24]
    node _index_layer2_T_5 = eq(io.layer2Pen.priority, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 139:54]
    node index_layer2_2_1 = and(_index_layer2_T_4, _index_layer2_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 139:32]
    node _index_layer2_T_6 = neq(io.layer2Pen.color, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 140:24]
    node _index_layer2_T_7 = eq(io.layer2Pen.priority, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 140:54]
    node index_layer2_3_1 = and(_index_layer2_T_6, _index_layer2_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 140:32]
    node _index_T = mux(index_sprite_0_1, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_1 = mux(index_layer0_0_1, UInt<2>(0h2), _index_T) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_2 = mux(index_layer1_0_1, UInt<3>(0h4), _index_T_1) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_3 = mux(index_layer2_0_1, UInt<4>(0h8), _index_T_2) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_4 = mux(index_sprite_1_1, UInt<1>(0h1), _index_T_3) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_5 = mux(index_layer0_1_1, UInt<2>(0h2), _index_T_4) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_6 = mux(index_layer1_1_1, UInt<3>(0h4), _index_T_5) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_7 = mux(index_layer2_1_1, UInt<4>(0h8), _index_T_6) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_8 = mux(index_sprite_2_1, UInt<1>(0h1), _index_T_7) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_9 = mux(index_layer0_2_1, UInt<2>(0h2), _index_T_8) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_10 = mux(index_layer1_2_1, UInt<3>(0h4), _index_T_9) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_11 = mux(index_layer2_2_1, UInt<4>(0h8), _index_T_10) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_12 = mux(index_sprite_3_1, UInt<1>(0h1), _index_T_11) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_13 = mux(index_layer0_3_1, UInt<2>(0h2), _index_T_12) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _index_T_14 = mux(index_layer1_3_1, UInt<3>(0h4), _index_T_13) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node index = mux(index_layer2_3_1, UInt<4>(0h8), _index_T_14) @[src/main/scala/chisel3/util/Mux.scala 130:16]
    node _paletteRamAddr_T = cat(UInt<1>(0h0), fillPen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:33]
    node _paletteRamAddr_T_1 = cat(_paletteRamAddr_T, fillPen.color) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:48]
    node _paletteRamAddr_T_2 = cat(UInt<1>(0h0), fillPen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:20]
    node _paletteRamAddr_T_3 = bits(fillPen.color, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:47]
    node _paletteRamAddr_T_4 = cat(_paletteRamAddr_T_2, _paletteRamAddr_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:35]
    node _paletteRamAddr_T_5 = cat(UInt<1>(0h0), fillPen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:20]
    node _paletteRamAddr_T_6 = bits(fillPen.color, 5, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:47]
    node _paletteRamAddr_T_7 = cat(_paletteRamAddr_T_5, _paletteRamAddr_T_6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:35]
    node _paletteRamAddr_T_8 = eq(UInt<5>(0h10), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_9 = mux(_paletteRamAddr_T_8, _paletteRamAddr_T_4, _paletteRamAddr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_10 = eq(UInt<7>(0h40), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_11 = mux(_paletteRamAddr_T_10, _paletteRamAddr_T_7, _paletteRamAddr_T_9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_12 = cat(UInt<1>(0h0), io.spritePen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:33]
    node _paletteRamAddr_T_13 = cat(_paletteRamAddr_T_12, io.spritePen.color) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:48]
    node _paletteRamAddr_T_14 = cat(UInt<1>(0h0), io.spritePen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:20]
    node _paletteRamAddr_T_15 = bits(io.spritePen.color, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:47]
    node _paletteRamAddr_T_16 = cat(_paletteRamAddr_T_14, _paletteRamAddr_T_15) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:35]
    node _paletteRamAddr_T_17 = cat(UInt<1>(0h0), io.spritePen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:20]
    node _paletteRamAddr_T_18 = bits(io.spritePen.color, 5, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:47]
    node _paletteRamAddr_T_19 = cat(_paletteRamAddr_T_17, _paletteRamAddr_T_18) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:35]
    node _paletteRamAddr_T_20 = eq(UInt<5>(0h10), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_21 = mux(_paletteRamAddr_T_20, _paletteRamAddr_T_16, _paletteRamAddr_T_13) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_22 = eq(UInt<7>(0h40), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_23 = mux(_paletteRamAddr_T_22, _paletteRamAddr_T_19, _paletteRamAddr_T_21) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_24 = cat(io.gameConfig.layer[0].paletteBank, io.layer0Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:33]
    node _paletteRamAddr_T_25 = cat(_paletteRamAddr_T_24, io.layer0Pen.color) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:48]
    node _paletteRamAddr_T_26 = cat(io.gameConfig.layer[0].paletteBank, io.layer0Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:20]
    node _paletteRamAddr_T_27 = bits(io.layer0Pen.color, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:47]
    node _paletteRamAddr_T_28 = cat(_paletteRamAddr_T_26, _paletteRamAddr_T_27) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:35]
    node _paletteRamAddr_T_29 = cat(io.gameConfig.layer[0].paletteBank, io.layer0Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:20]
    node _paletteRamAddr_T_30 = bits(io.layer0Pen.color, 5, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:47]
    node _paletteRamAddr_T_31 = cat(_paletteRamAddr_T_29, _paletteRamAddr_T_30) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:35]
    node _paletteRamAddr_T_32 = eq(UInt<5>(0h10), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_33 = mux(_paletteRamAddr_T_32, _paletteRamAddr_T_28, _paletteRamAddr_T_25) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_34 = eq(UInt<7>(0h40), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_35 = mux(_paletteRamAddr_T_34, _paletteRamAddr_T_31, _paletteRamAddr_T_33) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_36 = cat(io.gameConfig.layer[1].paletteBank, io.layer1Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:33]
    node _paletteRamAddr_T_37 = cat(_paletteRamAddr_T_36, io.layer1Pen.color) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:48]
    node _paletteRamAddr_T_38 = cat(io.gameConfig.layer[1].paletteBank, io.layer1Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:20]
    node _paletteRamAddr_T_39 = bits(io.layer1Pen.color, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:47]
    node _paletteRamAddr_T_40 = cat(_paletteRamAddr_T_38, _paletteRamAddr_T_39) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:35]
    node _paletteRamAddr_T_41 = cat(io.gameConfig.layer[1].paletteBank, io.layer1Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:20]
    node _paletteRamAddr_T_42 = bits(io.layer1Pen.color, 5, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:47]
    node _paletteRamAddr_T_43 = cat(_paletteRamAddr_T_41, _paletteRamAddr_T_42) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:35]
    node _paletteRamAddr_T_44 = eq(UInt<5>(0h10), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_45 = mux(_paletteRamAddr_T_44, _paletteRamAddr_T_40, _paletteRamAddr_T_37) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_46 = eq(UInt<7>(0h40), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_47 = mux(_paletteRamAddr_T_46, _paletteRamAddr_T_43, _paletteRamAddr_T_45) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_48 = cat(io.gameConfig.layer[2].paletteBank, io.layer2Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:33]
    node _paletteRamAddr_T_49 = cat(_paletteRamAddr_T_48, io.layer2Pen.color) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:48]
    node _paletteRamAddr_T_50 = cat(io.gameConfig.layer[2].paletteBank, io.layer2Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:20]
    node _paletteRamAddr_T_51 = bits(io.layer2Pen.color, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:47]
    node _paletteRamAddr_T_52 = cat(_paletteRamAddr_T_50, _paletteRamAddr_T_51) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 101:35]
    node _paletteRamAddr_T_53 = cat(io.gameConfig.layer[2].paletteBank, io.layer2Pen.palette) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:20]
    node _paletteRamAddr_T_54 = bits(io.layer2Pen.color, 5, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:47]
    node _paletteRamAddr_T_55 = cat(_paletteRamAddr_T_53, _paletteRamAddr_T_54) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 102:35]
    node _paletteRamAddr_T_56 = eq(UInt<5>(0h10), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_57 = mux(_paletteRamAddr_T_56, _paletteRamAddr_T_52, _paletteRamAddr_T_49) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_58 = eq(UInt<7>(0h40), io.gameConfig.granularity) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_59 = mux(_paletteRamAddr_T_58, _paletteRamAddr_T_55, _paletteRamAddr_T_57) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 100:61]
    node _paletteRamAddr_T_60 = eq(UInt<1>(0h0), index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node _paletteRamAddr_T_61 = mux(_paletteRamAddr_T_60, _paletteRamAddr_T_11, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node _paletteRamAddr_T_62 = eq(UInt<1>(0h1), index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node _paletteRamAddr_T_63 = mux(_paletteRamAddr_T_62, _paletteRamAddr_T_23, _paletteRamAddr_T_61) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node _paletteRamAddr_T_64 = eq(UInt<2>(0h2), index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node _paletteRamAddr_T_65 = mux(_paletteRamAddr_T_64, _paletteRamAddr_T_35, _paletteRamAddr_T_63) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node _paletteRamAddr_T_66 = eq(UInt<3>(0h4), index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node _paletteRamAddr_T_67 = mux(_paletteRamAddr_T_66, _paletteRamAddr_T_47, _paletteRamAddr_T_65) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node _paletteRamAddr_T_68 = eq(UInt<4>(0h8), index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    node paletteRamAddr = mux(_paletteRamAddr_T_68, _paletteRamAddr_T_59, _paletteRamAddr_T_67) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 65:45]
    connect io.paletteRam.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 74:20]
    connect io.paletteRam.addr, paletteRamAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 75:22]
    reg io_dout_REG : UInt, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 76:21]
    connect io_dout_REG, io.paletteRam.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 76:21]
    connect io.dout, io_dout_REG @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/ColorMixer.scala 76:11]


  module GPU : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 49:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 49:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 49:7]
    output io : { flip videoClock : Clock, layerCtrl : { flip enable : UInt<1>, flip format : UInt<2>, flip regs : { priority : UInt<2>, tileSize : UInt<1>, enable : UInt<1>, flipX : UInt<1>, flipY : UInt<1>, rowScrollEnable : UInt<1>, rowSelectEnable : UInt<1>, scroll : { x : UInt<9>, y : UInt<9>}}, vram8x8 : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<32>}, vram16x16 : { rd : UInt<1>, addr : UInt<10>, flip dout : UInt<32>}, lineRam : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<32>}, tileRom : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}}[3], spriteCtrl : { flip enable : UInt<1>, flip format : UInt<2>, flip start : UInt<1>, busy : UInt<1>, flip zoom : UInt<1>, flip regs : { offset : { x : UInt<9>, y : UInt<9>}, bank : UInt<2>, fixed : UInt<1>, hFlip : UInt<1>, vFlip : UInt<1>}, vram : { rd : UInt<1>, addr : UInt<12>, flip dout : UInt<128>}, tileRom : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}}, flip gameConfig : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}}, flip options : { offset : { x : SInt<4>, y : SInt<4>}, rotate : UInt<1>, compatibility : UInt<1>, service : UInt<1>, layer : UInt<1>[3], sprite : UInt<1>, flipVideo : UInt<1>, gameIndex : UInt<4>}, flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, spriteLineBuffer : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<16>}, spriteFrameBuffer : { wr : UInt<1>, addr : UInt<17>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>}, systemFrameBuffer : { wr : UInt<1>, addr : UInt<17>, mask : UInt<4>, din : UInt<32>, flip wait_n : UInt<1>}, paletteRam : { rd : UInt<1>, addr : UInt<15>, flip dout : UInt<16>}, rgb : UInt<24>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 50:14]

    inst spriteProcessor of SpriteProcessor @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 76:31]
    connect spriteProcessor.clock, clock
    connect spriteProcessor.reset, reset
    connect spriteProcessor.io.ctrl.tileRom.burstDone, io.spriteCtrl.tileRom.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect io.spriteCtrl.tileRom.burstLength, spriteProcessor.io.ctrl.tileRom.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.tileRom.valid, io.spriteCtrl.tileRom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.tileRom.wait_n, io.spriteCtrl.tileRom.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.tileRom.dout, io.spriteCtrl.tileRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect io.spriteCtrl.tileRom.addr, spriteProcessor.io.ctrl.tileRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect io.spriteCtrl.tileRom.rd, spriteProcessor.io.ctrl.tileRom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.vram.dout, io.spriteCtrl.vram.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect io.spriteCtrl.vram.addr, spriteProcessor.io.ctrl.vram.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect io.spriteCtrl.vram.rd, spriteProcessor.io.ctrl.vram.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.regs, io.spriteCtrl.regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.zoom, io.spriteCtrl.zoom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect io.spriteCtrl.busy, spriteProcessor.io.ctrl.busy @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.start, io.spriteCtrl.start @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.format, io.spriteCtrl.format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.ctrl.enable, io.spriteCtrl.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 77:27]
    connect spriteProcessor.io.video.changeMode, io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.regs.retrace.y, io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.regs.retrace.x, io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.regs.frontPorch.y, io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.regs.frontPorch.x, io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.regs.size.y, io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.regs.size.x, io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.vBlank, io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.hBlank, io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.vSync, io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.hSync, io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.pos.y, io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.pos.x, io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.displayEnable, io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.video.clockEnable, io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 78:28]
    connect spriteProcessor.io.frameBuffer.wait_n, io.spriteFrameBuffer.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 79:34]
    connect io.spriteFrameBuffer.din, spriteProcessor.io.frameBuffer.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 79:34]
    connect io.spriteFrameBuffer.mask, spriteProcessor.io.frameBuffer.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 79:34]
    connect io.spriteFrameBuffer.addr, spriteProcessor.io.frameBuffer.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 79:34]
    connect io.spriteFrameBuffer.wr, spriteProcessor.io.frameBuffer.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 79:34]
    inst layerProcessor_0 of LayerProcessor @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 84:21]
    connect layerProcessor_0.clock, io.videoClock
    connect layerProcessor_0.reset, reset
    connect layerProcessor_0.io.ctrl.tileRom.valid, io.layerCtrl[0].tileRom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.ctrl.tileRom.wait_n, io.layerCtrl[0].tileRom.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.ctrl.tileRom.dout, io.layerCtrl[0].tileRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[0].tileRom.addr, layerProcessor_0.io.ctrl.tileRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[0].tileRom.rd, layerProcessor_0.io.ctrl.tileRom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.ctrl.lineRam.dout, io.layerCtrl[0].lineRam.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[0].lineRam.addr, layerProcessor_0.io.ctrl.lineRam.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[0].lineRam.rd, layerProcessor_0.io.ctrl.lineRam.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.ctrl.vram16x16.dout, io.layerCtrl[0].vram16x16.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[0].vram16x16.addr, layerProcessor_0.io.ctrl.vram16x16.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[0].vram16x16.rd, layerProcessor_0.io.ctrl.vram16x16.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.ctrl.vram8x8.dout, io.layerCtrl[0].vram8x8.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[0].vram8x8.addr, layerProcessor_0.io.ctrl.vram8x8.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[0].vram8x8.rd, layerProcessor_0.io.ctrl.vram8x8.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.ctrl.regs, io.layerCtrl[0].regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.ctrl.format, io.layerCtrl[0].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.ctrl.enable, io.layerCtrl[0].enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_0.io.video.changeMode, io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.regs.retrace.y, io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.regs.retrace.x, io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.regs.frontPorch.y, io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.regs.frontPorch.x, io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.regs.size.y, io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.regs.size.x, io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.vBlank, io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.hBlank, io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.vSync, io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.hSync, io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.pos.y, io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.pos.x, io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.displayEnable, io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.video.clockEnable, io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_0.io.spriteOffset.y, io.spriteCtrl.regs.offset.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 87:25]
    connect layerProcessor_0.io.spriteOffset.x, io.spriteCtrl.regs.offset.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 87:25]
    inst layerProcessor_1 of LayerProcessor_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 84:21]
    connect layerProcessor_1.clock, io.videoClock
    connect layerProcessor_1.reset, reset
    connect layerProcessor_1.io.ctrl.tileRom.valid, io.layerCtrl[1].tileRom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.ctrl.tileRom.wait_n, io.layerCtrl[1].tileRom.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.ctrl.tileRom.dout, io.layerCtrl[1].tileRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[1].tileRom.addr, layerProcessor_1.io.ctrl.tileRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[1].tileRom.rd, layerProcessor_1.io.ctrl.tileRom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.ctrl.lineRam.dout, io.layerCtrl[1].lineRam.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[1].lineRam.addr, layerProcessor_1.io.ctrl.lineRam.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[1].lineRam.rd, layerProcessor_1.io.ctrl.lineRam.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.ctrl.vram16x16.dout, io.layerCtrl[1].vram16x16.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[1].vram16x16.addr, layerProcessor_1.io.ctrl.vram16x16.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[1].vram16x16.rd, layerProcessor_1.io.ctrl.vram16x16.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.ctrl.vram8x8.dout, io.layerCtrl[1].vram8x8.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[1].vram8x8.addr, layerProcessor_1.io.ctrl.vram8x8.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[1].vram8x8.rd, layerProcessor_1.io.ctrl.vram8x8.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.ctrl.regs, io.layerCtrl[1].regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.ctrl.format, io.layerCtrl[1].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.ctrl.enable, io.layerCtrl[1].enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_1.io.video.changeMode, io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.regs.retrace.y, io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.regs.retrace.x, io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.regs.frontPorch.y, io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.regs.frontPorch.x, io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.regs.size.y, io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.regs.size.x, io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.vBlank, io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.hBlank, io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.vSync, io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.hSync, io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.pos.y, io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.pos.x, io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.displayEnable, io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.video.clockEnable, io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_1.io.spriteOffset.y, io.spriteCtrl.regs.offset.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 87:25]
    connect layerProcessor_1.io.spriteOffset.x, io.spriteCtrl.regs.offset.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 87:25]
    inst layerProcessor_2 of LayerProcessor_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 84:21]
    connect layerProcessor_2.clock, io.videoClock
    connect layerProcessor_2.reset, reset
    connect layerProcessor_2.io.ctrl.tileRom.valid, io.layerCtrl[2].tileRom.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.ctrl.tileRom.wait_n, io.layerCtrl[2].tileRom.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.ctrl.tileRom.dout, io.layerCtrl[2].tileRom.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[2].tileRom.addr, layerProcessor_2.io.ctrl.tileRom.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[2].tileRom.rd, layerProcessor_2.io.ctrl.tileRom.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.ctrl.lineRam.dout, io.layerCtrl[2].lineRam.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[2].lineRam.addr, layerProcessor_2.io.ctrl.lineRam.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[2].lineRam.rd, layerProcessor_2.io.ctrl.lineRam.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.ctrl.vram16x16.dout, io.layerCtrl[2].vram16x16.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[2].vram16x16.addr, layerProcessor_2.io.ctrl.vram16x16.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[2].vram16x16.rd, layerProcessor_2.io.ctrl.vram16x16.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.ctrl.vram8x8.dout, io.layerCtrl[2].vram8x8.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[2].vram8x8.addr, layerProcessor_2.io.ctrl.vram8x8.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect io.layerCtrl[2].vram8x8.rd, layerProcessor_2.io.ctrl.vram8x8.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.ctrl.regs, io.layerCtrl[2].regs @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.ctrl.format, io.layerCtrl[2].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.ctrl.enable, io.layerCtrl[2].enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 85:17]
    connect layerProcessor_2.io.video.changeMode, io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.regs.retrace.y, io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.regs.retrace.x, io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.regs.frontPorch.y, io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.regs.frontPorch.x, io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.regs.size.y, io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.regs.size.x, io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.vBlank, io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.hBlank, io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.vSync, io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.hSync, io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.pos.y, io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.pos.x, io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.displayEnable, io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.video.clockEnable, io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 86:18]
    connect layerProcessor_2.io.spriteOffset.y, io.spriteCtrl.regs.offset.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 87:25]
    connect layerProcessor_2.io.spriteOffset.x, io.spriteCtrl.regs.offset.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 87:25]
    inst colorMixer of ColorMixer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 92:28]
    connect colorMixer.clock, io.videoClock
    connect colorMixer.reset, reset
    connect colorMixer.io.gameConfig, io.gameConfig @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 93:30]
    node _colorMixer_io_spritePen_T = bits(io.spriteLineBuffer.dout, 7, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:65]
    node _colorMixer_io_spritePen_T_1 = bits(io.spriteLineBuffer.dout, 13, 8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:65]
    node _colorMixer_io_spritePen_T_2 = bits(io.spriteLineBuffer.dout, 15, 14) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:65]
    wire _colorMixer_io_spritePen_WIRE : { priority : UInt<2>, palette : UInt<6>, color : UInt<8>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:65]
    connect _colorMixer_io_spritePen_WIRE.color, _colorMixer_io_spritePen_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:65]
    connect _colorMixer_io_spritePen_WIRE.palette, _colorMixer_io_spritePen_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:65]
    connect _colorMixer_io_spritePen_WIRE.priority, _colorMixer_io_spritePen_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:65]
    connect colorMixer.io.spritePen.color, _colorMixer_io_spritePen_WIRE.color @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:29]
    connect colorMixer.io.spritePen.palette, _colorMixer_io_spritePen_WIRE.palette @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:29]
    connect colorMixer.io.spritePen.priority, _colorMixer_io_spritePen_WIRE.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 94:29]
    connect colorMixer.io.layer0Pen.color, layerProcessor_0.io.pen.color @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 95:29]
    connect colorMixer.io.layer0Pen.palette, layerProcessor_0.io.pen.palette @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 95:29]
    connect colorMixer.io.layer0Pen.priority, layerProcessor_0.io.pen.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 95:29]
    connect colorMixer.io.layer1Pen.color, layerProcessor_1.io.pen.color @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 96:29]
    connect colorMixer.io.layer1Pen.palette, layerProcessor_1.io.pen.palette @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 96:29]
    connect colorMixer.io.layer1Pen.priority, layerProcessor_1.io.pen.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 96:29]
    connect colorMixer.io.layer2Pen.color, layerProcessor_2.io.pen.color @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 97:29]
    connect colorMixer.io.layer2Pen.palette, layerProcessor_2.io.pen.palette @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 97:29]
    connect colorMixer.io.layer2Pen.priority, layerProcessor_2.io.pen.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 97:29]
    connect colorMixer.io.paletteRam.dout, io.paletteRam.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 98:30]
    connect io.paletteRam.addr, colorMixer.io.paletteRam.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 98:30]
    connect io.paletteRam.rd, colorMixer.io.paletteRam.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 98:30]
    connect io.spriteLineBuffer.rd, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 101:28]
    connect io.spriteLineBuffer.addr, io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 102:30]
    node _io_systemFrameBuffer_wr_T = and(io.video.clockEnable, io.video.displayEnable) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 105:61]
    reg io_systemFrameBuffer_wr_REG : UInt<1>, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 105:39]
    connect io_systemFrameBuffer_wr_REG, _io_systemFrameBuffer_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 105:39]
    connect io.systemFrameBuffer.wr, io_systemFrameBuffer_wr_REG @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 105:29]
    node _io_systemFrameBuffer_addr_x__T = sub(io.video.regs.size.x, io.video.pos.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 129:21]
    node _io_systemFrameBuffer_addr_x__T_1 = tail(_io_systemFrameBuffer_addr_x__T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 129:21]
    node _io_systemFrameBuffer_addr_x__T_2 = sub(_io_systemFrameBuffer_addr_x__T_1, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 129:29]
    node io_systemFrameBuffer_addr_x_ = tail(_io_systemFrameBuffer_addr_x__T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 129:29]
    node _io_systemFrameBuffer_addr_y__T = sub(io.video.regs.size.y, io.video.pos.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 130:21]
    node _io_systemFrameBuffer_addr_y__T_1 = tail(_io_systemFrameBuffer_addr_y__T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 130:21]
    node _io_systemFrameBuffer_addr_y__T_2 = sub(_io_systemFrameBuffer_addr_y__T_1, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 130:29]
    node io_systemFrameBuffer_addr_y_ = tail(_io_systemFrameBuffer_addr_y__T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 130:29]
    node _io_systemFrameBuffer_addr_T = mul(io.video.pos.x, io.video.regs.size.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 132:20]
    node _io_systemFrameBuffer_addr_T_1 = add(_io_systemFrameBuffer_addr_T, io_systemFrameBuffer_addr_y_) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 132:30]
    node _io_systemFrameBuffer_addr_T_2 = tail(_io_systemFrameBuffer_addr_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 132:30]
    node _io_systemFrameBuffer_addr_T_3 = mul(io_systemFrameBuffer_addr_x_, io.video.regs.size.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 132:40]
    node _io_systemFrameBuffer_addr_T_4 = add(_io_systemFrameBuffer_addr_T_3, io.video.pos.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 132:50]
    node _io_systemFrameBuffer_addr_T_5 = tail(_io_systemFrameBuffer_addr_T_4, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 132:50]
    node _io_systemFrameBuffer_addr_T_6 = mux(io.options.flipVideo, _io_systemFrameBuffer_addr_T_2, _io_systemFrameBuffer_addr_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 132:10]
    node _io_systemFrameBuffer_addr_T_7 = mul(io_systemFrameBuffer_addr_y_, io.video.regs.size.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 133:21]
    node _io_systemFrameBuffer_addr_T_8 = add(_io_systemFrameBuffer_addr_T_7, io_systemFrameBuffer_addr_x_) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 133:31]
    node _io_systemFrameBuffer_addr_T_9 = tail(_io_systemFrameBuffer_addr_T_8, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 133:31]
    node _io_systemFrameBuffer_addr_T_10 = mul(io.video.pos.y, io.video.regs.size.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 133:40]
    node _io_systemFrameBuffer_addr_T_11 = add(_io_systemFrameBuffer_addr_T_10, io.video.pos.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 133:50]
    node _io_systemFrameBuffer_addr_T_12 = tail(_io_systemFrameBuffer_addr_T_11, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 133:50]
    node _io_systemFrameBuffer_addr_T_13 = mux(io.options.flipVideo, _io_systemFrameBuffer_addr_T_9, _io_systemFrameBuffer_addr_T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 133:10]
    node _io_systemFrameBuffer_addr_T_14 = mux(io.options.rotate, _io_systemFrameBuffer_addr_T_6, _io_systemFrameBuffer_addr_T_13) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 131:8]
    reg io_systemFrameBuffer_addr_REG : UInt, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 106:41]
    connect io_systemFrameBuffer_addr_REG, _io_systemFrameBuffer_addr_T_14 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 106:41]
    connect io.systemFrameBuffer.addr, io_systemFrameBuffer_addr_REG @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 106:31]
    connect io.systemFrameBuffer.mask, UInt<4>(0hf) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 107:31]
    node _io_systemFrameBuffer_din_b_T = bits(colorMixer.io.dout, 4, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 157:17]
    node _io_systemFrameBuffer_din_b_T_1 = bits(colorMixer.io.dout, 4, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 157:31]
    node io_systemFrameBuffer_din_b = cat(_io_systemFrameBuffer_din_b_T, _io_systemFrameBuffer_din_b_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 157:24]
    node _io_systemFrameBuffer_din_r_T = bits(colorMixer.io.dout, 9, 5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 158:17]
    node _io_systemFrameBuffer_din_r_T_1 = bits(colorMixer.io.dout, 9, 7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 158:31]
    node io_systemFrameBuffer_din_r = cat(_io_systemFrameBuffer_din_r_T, _io_systemFrameBuffer_din_r_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 158:24]
    node _io_systemFrameBuffer_din_g_T = bits(colorMixer.io.dout, 14, 10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 159:17]
    node _io_systemFrameBuffer_din_g_T_1 = bits(colorMixer.io.dout, 14, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 159:33]
    node io_systemFrameBuffer_din_g = cat(_io_systemFrameBuffer_din_g_T, _io_systemFrameBuffer_din_g_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 159:26]
    node _io_systemFrameBuffer_din_T = cat(io_systemFrameBuffer_din_b, io_systemFrameBuffer_din_g, io_systemFrameBuffer_din_r) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 160:8]
    node _io_systemFrameBuffer_din_T_1 = pad(_io_systemFrameBuffer_din_T, 32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 160:21]
    reg io_systemFrameBuffer_din_REG : UInt, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 108:40]
    connect io_systemFrameBuffer_din_REG, _io_systemFrameBuffer_din_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 108:40]
    connect io.systemFrameBuffer.din, io_systemFrameBuffer_din_REG @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 108:30]
    node _io_rgb_b_T = bits(colorMixer.io.dout, 4, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 144:17]
    node _io_rgb_b_T_1 = bits(colorMixer.io.dout, 4, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 144:31]
    node io_rgb_b = cat(_io_rgb_b_T, _io_rgb_b_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 144:24]
    node _io_rgb_r_T = bits(colorMixer.io.dout, 9, 5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 145:17]
    node _io_rgb_r_T_1 = bits(colorMixer.io.dout, 9, 7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 145:31]
    node io_rgb_r = cat(_io_rgb_r_T, _io_rgb_r_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 145:24]
    node _io_rgb_g_T = bits(colorMixer.io.dout, 14, 10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 146:17]
    node _io_rgb_g_T_1 = bits(colorMixer.io.dout, 14, 12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 146:33]
    node io_rgb_g = cat(_io_rgb_g_T, _io_rgb_g_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 146:26]
    node _io_rgb_T = cat(io_rgb_r, io_rgb_g) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 147:7]
    node _io_rgb_T_1 = cat(_io_rgb_T, io_rgb_b) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 147:12]
    connect io.rgb, _io_rgb_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/gfx/GPU.scala 111:12]


  extmodule dual_clock_fifo : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 56:9]
    input data : UInt<32>
    input rdclk : Clock
    input rdreq : UInt<1>
    input wrclk : Clock
    input wrreq : UInt<1>
    output q : UInt<32>
    output rdempty : UInt<1>
    output wrfull : UInt<1>
    defname = dual_clock_fifo
    parameter DATA_WIDTH = 32
    parameter DEPTH = 4

  module DualClockFIFO : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    output io : { flip readClock : Clock, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 47:14]

    inst fifo of dual_clock_fifo @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 74:20]
    connect fifo.wrclk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 77:17]
    node _fifo_io_wrreq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.wrreq, _fifo_io_wrreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 78:17]
    node _io_enq_ready_T = eq(fifo.wrfull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:19]
    connect io.enq.ready, _io_enq_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:16]
    connect fifo.data, io.enq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:16]
    connect fifo.rdclk, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 83:17]
    node _fifo_io_rdreq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.rdreq, _fifo_io_rdreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 84:17]
    node _io_deq_valid_T = eq(fifo.rdempty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:19]
    connect io.deq.valid, _io_deq_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:16]
    connect io.deq.bits, fifo.q @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:15]


  extmodule dual_clock_fifo_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 56:9]
    input data : UInt<64>
    input rdclk : Clock
    input rdreq : UInt<1>
    input wrclk : Clock
    input wrreq : UInt<1>
    output q : UInt<64>
    output rdempty : UInt<1>
    output wrfull : UInt<1>
    defname = dual_clock_fifo
    parameter DATA_WIDTH = 64
    parameter DEPTH = 4

  module DualClockFIFO_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    output io : { flip readClock : Clock, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 47:14]

    inst fifo of dual_clock_fifo_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 74:20]
    connect fifo.wrclk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 77:17]
    node _fifo_io_wrreq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.wrreq, _fifo_io_wrreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 78:17]
    node _io_enq_ready_T = eq(fifo.wrfull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:19]
    connect io.enq.ready, _io_enq_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:16]
    connect fifo.data, io.enq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:16]
    connect fifo.rdclk, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 83:17]
    node _fifo_io_rdreq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.rdreq, _fifo_io_rdreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 84:17]
    node _io_deq_valid_T = eq(fifo.rdempty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:19]
    connect io.deq.valid, _io_deq_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:16]
    connect io.deq.bits, fifo.q @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:15]


  module Crossing : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    output io : { flip targetClock : Clock, flip in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 46:14]

    inst addrFifo of DualClockFIFO @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 56:52]
    connect addrFifo.clock, io.targetClock
    connect addrFifo.reset, reset
    connect addrFifo.io.readClock, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 57:25]
    inst dataFifo of DualClockFIFO_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 60:43]
    connect dataFifo.clock, clock
    connect dataFifo.reset, reset
    connect dataFifo.io.readClock, io.targetClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 61:25]
    connect addrFifo.io.enq.valid, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 64:25]
    connect io.in.wait_n, addrFifo.io.enq.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 65:16]
    connect addrFifo.io.enq.bits, io.in.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 66:24]
    connect io.out.rd, addrFifo.io.deq.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 69:13]
    connect addrFifo.io.deq.ready, io.out.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 70:25]
    connect io.out.addr, addrFifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 71:15]
    connect dataFifo.io.enq.valid, io.out.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 74:25]
    connect dataFifo.io.enq.bits, io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 75:24]
    connect io.in.valid, dataFifo.io.deq.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 78:15]
    connect dataFifo.io.deq.ready, UInt<1>(0h1) @[src/main/scala/chisel3/util/ReadyValidIO.scala 73:20]
    connect io.in.dout, dataFifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 79:14]


  extmodule dual_clock_fifo_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 56:9]
    input data : UInt<32>
    input rdclk : Clock
    input rdreq : UInt<1>
    input wrclk : Clock
    input wrreq : UInt<1>
    output q : UInt<32>
    output rdempty : UInt<1>
    output wrfull : UInt<1>
    defname = dual_clock_fifo
    parameter DATA_WIDTH = 32
    parameter DEPTH = 4

  module DualClockFIFO_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    output io : { flip readClock : Clock, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 47:14]

    inst fifo of dual_clock_fifo_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 74:20]
    connect fifo.wrclk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 77:17]
    node _fifo_io_wrreq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.wrreq, _fifo_io_wrreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 78:17]
    node _io_enq_ready_T = eq(fifo.wrfull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:19]
    connect io.enq.ready, _io_enq_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:16]
    connect fifo.data, io.enq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:16]
    connect fifo.rdclk, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 83:17]
    node _fifo_io_rdreq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.rdreq, _fifo_io_rdreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 84:17]
    node _io_deq_valid_T = eq(fifo.rdempty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:19]
    connect io.deq.valid, _io_deq_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:16]
    connect io.deq.bits, fifo.q @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:15]


  extmodule dual_clock_fifo_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 56:9]
    input data : UInt<64>
    input rdclk : Clock
    input rdreq : UInt<1>
    input wrclk : Clock
    input wrreq : UInt<1>
    output q : UInt<64>
    output rdempty : UInt<1>
    output wrfull : UInt<1>
    defname = dual_clock_fifo
    parameter DATA_WIDTH = 64
    parameter DEPTH = 4

  module DualClockFIFO_3 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    output io : { flip readClock : Clock, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 47:14]

    inst fifo of dual_clock_fifo_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 74:20]
    connect fifo.wrclk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 77:17]
    node _fifo_io_wrreq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.wrreq, _fifo_io_wrreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 78:17]
    node _io_enq_ready_T = eq(fifo.wrfull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:19]
    connect io.enq.ready, _io_enq_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:16]
    connect fifo.data, io.enq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:16]
    connect fifo.rdclk, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 83:17]
    node _fifo_io_rdreq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.rdreq, _fifo_io_rdreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 84:17]
    node _io_deq_valid_T = eq(fifo.rdempty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:19]
    connect io.deq.valid, _io_deq_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:16]
    connect io.deq.bits, fifo.q @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:15]


  module Crossing_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    output io : { flip targetClock : Clock, flip in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 46:14]

    inst addrFifo of DualClockFIFO_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 56:52]
    connect addrFifo.clock, io.targetClock
    connect addrFifo.reset, reset
    connect addrFifo.io.readClock, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 57:25]
    inst dataFifo of DualClockFIFO_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 60:43]
    connect dataFifo.clock, clock
    connect dataFifo.reset, reset
    connect dataFifo.io.readClock, io.targetClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 61:25]
    connect addrFifo.io.enq.valid, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 64:25]
    connect io.in.wait_n, addrFifo.io.enq.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 65:16]
    connect addrFifo.io.enq.bits, io.in.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 66:24]
    connect io.out.rd, addrFifo.io.deq.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 69:13]
    connect addrFifo.io.deq.ready, io.out.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 70:25]
    connect io.out.addr, addrFifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 71:15]
    connect dataFifo.io.enq.valid, io.out.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 74:25]
    connect dataFifo.io.enq.bits, io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 75:24]
    connect io.in.valid, dataFifo.io.deq.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 78:15]
    connect dataFifo.io.deq.ready, UInt<1>(0h1) @[src/main/scala/chisel3/util/ReadyValidIO.scala 73:20]
    connect io.in.dout, dataFifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 79:14]


  extmodule dual_clock_fifo_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 56:9]
    input data : UInt<32>
    input rdclk : Clock
    input rdreq : UInt<1>
    input wrclk : Clock
    input wrreq : UInt<1>
    output q : UInt<32>
    output rdempty : UInt<1>
    output wrfull : UInt<1>
    defname = dual_clock_fifo
    parameter DATA_WIDTH = 32
    parameter DEPTH = 4

  module DualClockFIFO_4 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    output io : { flip readClock : Clock, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 47:14]

    inst fifo of dual_clock_fifo_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 74:20]
    connect fifo.wrclk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 77:17]
    node _fifo_io_wrreq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.wrreq, _fifo_io_wrreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 78:17]
    node _io_enq_ready_T = eq(fifo.wrfull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:19]
    connect io.enq.ready, _io_enq_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:16]
    connect fifo.data, io.enq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:16]
    connect fifo.rdclk, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 83:17]
    node _fifo_io_rdreq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.rdreq, _fifo_io_rdreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 84:17]
    node _io_deq_valid_T = eq(fifo.rdempty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:19]
    connect io.deq.valid, _io_deq_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:16]
    connect io.deq.bits, fifo.q @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:15]


  extmodule dual_clock_fifo_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 56:9]
    input data : UInt<64>
    input rdclk : Clock
    input rdreq : UInt<1>
    input wrclk : Clock
    input wrreq : UInt<1>
    output q : UInt<64>
    output rdempty : UInt<1>
    output wrfull : UInt<1>
    defname = dual_clock_fifo
    parameter DATA_WIDTH = 64
    parameter DEPTH = 4

  module DualClockFIFO_5 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    output io : { flip readClock : Clock, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 47:14]

    inst fifo of dual_clock_fifo_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 74:20]
    connect fifo.wrclk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 77:17]
    node _fifo_io_wrreq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.wrreq, _fifo_io_wrreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 78:17]
    node _io_enq_ready_T = eq(fifo.wrfull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:19]
    connect io.enq.ready, _io_enq_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:16]
    connect fifo.data, io.enq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:16]
    connect fifo.rdclk, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 83:17]
    node _fifo_io_rdreq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.rdreq, _fifo_io_rdreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 84:17]
    node _io_deq_valid_T = eq(fifo.rdempty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:19]
    connect io.deq.valid, _io_deq_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:16]
    connect io.deq.bits, fifo.q @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:15]


  module Crossing_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 45:7]
    output io : { flip targetClock : Clock, flip in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 46:14]

    inst addrFifo of DualClockFIFO_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 56:52]
    connect addrFifo.clock, io.targetClock
    connect addrFifo.reset, reset
    connect addrFifo.io.readClock, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 57:25]
    inst dataFifo of DualClockFIFO_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 60:43]
    connect dataFifo.clock, clock
    connect dataFifo.reset, reset
    connect dataFifo.io.readClock, io.targetClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 61:25]
    connect addrFifo.io.enq.valid, io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 64:25]
    connect io.in.wait_n, addrFifo.io.enq.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 65:16]
    connect addrFifo.io.enq.bits, io.in.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 66:24]
    connect io.out.rd, addrFifo.io.deq.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 69:13]
    connect addrFifo.io.deq.ready, io.out.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 70:25]
    connect io.out.addr, addrFifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 71:15]
    connect dataFifo.io.enq.valid, io.out.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 74:25]
    connect dataFifo.io.enq.bits, io.out.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 75:24]
    connect io.in.valid, dataFifo.io.deq.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 78:15]
    connect dataFifo.io.deq.ready, UInt<1>(0h1) @[src/main/scala/chisel3/util/ReadyValidIO.scala 73:20]
    connect io.in.dout, dataFifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 79:14]


  extmodule true_dual_port_ram_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 70:9]
    input clk_a : Clock
    input rd_a : UInt<1>
    input wr_a : UInt<1>
    input addr_a : UInt<7>
    input mask_a : UInt<8>
    input din_a : UInt<64>
    output dout_a : UInt<64>
    input clk_b : Clock
    input rd_b : UInt<1>
    input addr_b : UInt<9>
    output dout_b : UInt<16>
    defname = true_dual_port_ram
    parameter ADDR_WIDTH_A = 7
    parameter ADDR_WIDTH_B = 9
    parameter DATA_WIDTH_A = 64
    parameter DATA_WIDTH_B = 16
    parameter DEPTH_A = 128
    parameter DEPTH_B = 512
    parameter MASK_ENABLE = "FALSE"

  module TrueDualPortRam_11 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 51:7]
    output io : { flip clockB : Clock, flip portA : { rd : UInt<1>, wr : UInt<1>, addr : UInt<7>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>}, flip portB : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<16>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 58:14]

    inst ram of true_dual_port_ram_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 99:19]
    connect ram.clk_a, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 100:16]
    connect ram.rd_a, io.portA.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 101:15]
    connect ram.wr_a, io.portA.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 102:15]
    connect ram.addr_a, io.portA.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 103:17]
    connect ram.mask_a, io.portA.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 104:17]
    connect ram.din_a, io.portA.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 105:16]
    connect io.portA.dout, ram.dout_a @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 106:17]
    connect ram.clk_b, io.clockB @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 107:16]
    connect ram.rd_b, io.portB.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 108:15]
    connect ram.addr_b, io.portB.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 109:17]
    connect io.portB.dout, ram.dout_b @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/TrueDualPortRam.scala 110:17]


  module PageFlipper : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 44:7]
    output io : { flip mode : UInt<1>, flip swapRead : UInt<1>, flip swapWrite : UInt<1>, addrRead : UInt<32>, addrWrite : UInt<32>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 45:14]

    regreset rdIndexReg : UInt<2>, clock, reset, UInt<2>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 59:27]
    regreset wrIndexReg : UInt<2>, clock, reset, UInt<2>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 60:27]
    when io.mode : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 62:17]
      node _T = and(io.swapRead, io.swapWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 63:22]
      when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 63:39]
        connect rdIndexReg, wrIndexReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 64:18]
        node _wrIndexReg_T = eq(wrIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:11]
        node _wrIndexReg_T_1 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:24]
        node _wrIndexReg_T_2 = and(_wrIndexReg_T, _wrIndexReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:19]
        node _wrIndexReg_T_3 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:39]
        node _wrIndexReg_T_4 = eq(rdIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:52]
        node _wrIndexReg_T_5 = and(_wrIndexReg_T_3, _wrIndexReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:47]
        node _wrIndexReg_T_6 = or(_wrIndexReg_T_2, _wrIndexReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:33]
        node _wrIndexReg_T_7 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:11]
        node _wrIndexReg_T_8 = eq(rdIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:24]
        node _wrIndexReg_T_9 = and(_wrIndexReg_T_7, _wrIndexReg_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:19]
        node _wrIndexReg_T_10 = eq(wrIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:39]
        node _wrIndexReg_T_11 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:52]
        node _wrIndexReg_T_12 = and(_wrIndexReg_T_10, _wrIndexReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:47]
        node _wrIndexReg_T_13 = or(_wrIndexReg_T_9, _wrIndexReg_T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:33]
        node _wrIndexReg_T_14 = mux(_wrIndexReg_T_13, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
        node _wrIndexReg_T_15 = mux(_wrIndexReg_T_6, UInt<2>(0h2), _wrIndexReg_T_14) @[src/main/scala/chisel3/util/Mux.scala 130:16]
        connect wrIndexReg, _wrIndexReg_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 65:18]
      else :
        when io.swapRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 66:29]
          node _rdIndexReg_T = eq(rdIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:11]
          node _rdIndexReg_T_1 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:24]
          node _rdIndexReg_T_2 = and(_rdIndexReg_T, _rdIndexReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:19]
          node _rdIndexReg_T_3 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:39]
          node _rdIndexReg_T_4 = eq(wrIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:52]
          node _rdIndexReg_T_5 = and(_rdIndexReg_T_3, _rdIndexReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:47]
          node _rdIndexReg_T_6 = or(_rdIndexReg_T_2, _rdIndexReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:33]
          node _rdIndexReg_T_7 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:11]
          node _rdIndexReg_T_8 = eq(wrIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:24]
          node _rdIndexReg_T_9 = and(_rdIndexReg_T_7, _rdIndexReg_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:19]
          node _rdIndexReg_T_10 = eq(rdIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:39]
          node _rdIndexReg_T_11 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:52]
          node _rdIndexReg_T_12 = and(_rdIndexReg_T_10, _rdIndexReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:47]
          node _rdIndexReg_T_13 = or(_rdIndexReg_T_9, _rdIndexReg_T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:33]
          node _rdIndexReg_T_14 = mux(_rdIndexReg_T_13, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
          node _rdIndexReg_T_15 = mux(_rdIndexReg_T_6, UInt<2>(0h2), _rdIndexReg_T_14) @[src/main/scala/chisel3/util/Mux.scala 130:16]
          connect rdIndexReg, _rdIndexReg_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 67:18]
        else :
          when io.swapWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 68:30]
            node _wrIndexReg_T_16 = eq(wrIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:11]
            node _wrIndexReg_T_17 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:24]
            node _wrIndexReg_T_18 = and(_wrIndexReg_T_16, _wrIndexReg_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:19]
            node _wrIndexReg_T_19 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:39]
            node _wrIndexReg_T_20 = eq(rdIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:52]
            node _wrIndexReg_T_21 = and(_wrIndexReg_T_19, _wrIndexReg_T_20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:47]
            node _wrIndexReg_T_22 = or(_wrIndexReg_T_18, _wrIndexReg_T_21) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:33]
            node _wrIndexReg_T_23 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:11]
            node _wrIndexReg_T_24 = eq(rdIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:24]
            node _wrIndexReg_T_25 = and(_wrIndexReg_T_23, _wrIndexReg_T_24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:19]
            node _wrIndexReg_T_26 = eq(wrIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:39]
            node _wrIndexReg_T_27 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:52]
            node _wrIndexReg_T_28 = and(_wrIndexReg_T_26, _wrIndexReg_T_27) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:47]
            node _wrIndexReg_T_29 = or(_wrIndexReg_T_25, _wrIndexReg_T_28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:33]
            node _wrIndexReg_T_30 = mux(_wrIndexReg_T_29, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
            node _wrIndexReg_T_31 = mux(_wrIndexReg_T_22, UInt<2>(0h2), _wrIndexReg_T_30) @[src/main/scala/chisel3/util/Mux.scala 130:16]
            connect wrIndexReg, _wrIndexReg_T_31 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 69:18]
    else :
      when io.swapWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 73:24]
        node _rdIndexReg_T_16 = bits(wrIndexReg, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 74:31]
        connect rdIndexReg, _rdIndexReg_T_16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 74:18]
        node _wrIndexReg_T_32 = bits(wrIndexReg, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 75:32]
        node _wrIndexReg_T_33 = not(_wrIndexReg_T_32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 75:21]
        connect wrIndexReg, _wrIndexReg_T_33 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 75:18]
    node _io_addrRead_T = bits(rdIndexReg, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 80:50]
    node _io_addrRead_T_1 = cat(UInt<11>(0h121), _io_addrRead_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 80:37]
    node _io_addrRead_T_2 = cat(_io_addrRead_T_1, UInt<19>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 80:57]
    connect io.addrRead, _io_addrRead_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 80:15]
    node _io_addrWrite_T = bits(wrIndexReg, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 81:51]
    node _io_addrWrite_T_1 = cat(UInt<11>(0h121), _io_addrWrite_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 81:38]
    node _io_addrWrite_T_2 = cat(_io_addrWrite_T_1, UInt<19>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 81:58]
    connect io.addrWrite, _io_addrWrite_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 81:16]


  module Queue32_UInt64_1 : @[src/main/scala/chisel3/util/Queue.scala 60:7]
    input clock : Clock @[src/main/scala/chisel3/util/Queue.scala 60:7]
    input reset : Reset @[src/main/scala/chisel3/util/Queue.scala 60:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, count : UInt<6>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Queue.scala 72:14]

    smem ram : UInt<64>[32], new @[src/main/scala/chisel3/util/Queue.scala 73:44]
    regreset enq_ptr_value : UInt<5>, clock, reset, UInt<5>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<5>, clock, reset, UInt<5>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Queue.scala 76:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 77:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 78:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Queue.scala 78:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Queue.scala 79:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Queue.scala 80:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Queue.scala 80:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Queue.scala 81:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Queue.scala 81:27]
    when do_enq : @[src/main/scala/chisel3/util/Queue.scala 86:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Queue.scala 87:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Queue.scala 87:24]
      node wrap = eq(enq_ptr_value, UInt<5>(0h1f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Queue.scala 90:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>(0h1f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Queue.scala 93:15]
    when _T : @[src/main/scala/chisel3/util/Queue.scala 93:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Queue.scala 94:16]
    when io.flush : @[src/main/scala/chisel3/util/Queue.scala 96:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Queue.scala 99:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 102:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Queue.scala 102:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 103:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Queue.scala 103:16]
    node _deq_ptr_next_T = sub(UInt<6>(0h20), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Queue.scala 106:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Queue.scala 106:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Queue.scala 106:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Queue.scala 106:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Queue.scala 106:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Queue.scala 106:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 107:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Queue.scala 107:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Queue.scala 107:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Queue.scala 108:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Queue.scala 108:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Queue.scala 108:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Queue.scala 108:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<5>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 108:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 4, 0) @[src/main/scala/chisel3/util/Queue.scala 108:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Queue.scala 108:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Queue.scala 108:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 126:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Queue.scala 126:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Queue.scala 129:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>(0h20), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 129:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Queue.scala 129:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Queue.scala 129:14]


  module BurstReadDMA_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 46:7]
    output io : { flip start : UInt<1>, busy : UInt<1>, in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}, out : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 50:14]

    regreset readEnableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 62:30]
    regreset writeEnableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 63:31]
    regreset readPendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 64:31]
    inst fifo of Queue32_UInt64_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 69:20]
    connect fifo.clock, clock
    connect fifo.reset, reset
    node fifoAlmostEmpty = leq(fifo.io.count, UInt<5>(0h10)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 70:39]
    node busy = or(readEnableReg, writeEnableReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 73:28]
    node _start_T = eq(busy, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 74:27]
    node start = and(io.start, _start_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 74:24]
    node _read_T = eq(readPendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 75:31]
    node _read_T_1 = and(readEnableReg, _read_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 75:28]
    node read = and(_read_T_1, fifoAlmostEmpty) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 75:47]
    node write = and(writeEnableReg, fifo.io.deq.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 76:30]
    node effectiveRead = and(read, io.in.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 77:28]
    node effectiveWrite = and(write, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 78:30]
    regreset wordCounter : UInt<7>, clock, reset, UInt<7>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire wordCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect wordCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect wordCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when effectiveWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(wordCounter, UInt<7>(0h7f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(wordCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect wordCounter, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect wordCounterWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    regreset burstCounter : UInt<3>, clock, reset, UInt<3>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire burstCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect burstCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect burstCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when io.in.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap_1 = eq(burstCounter, UInt<3>(0h7)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect burstCounter, _wrap_value_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect burstCounterWrap, wrap_wrap_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node readAddr = shl(burstCounter, 7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 87:19]
    node writeAddr = shl(wordCounter, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 93:18]
    connect fifo.io.flush, start @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 97:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 100:15]
      connect readEnableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 100:31]
    else :
      when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 100:70]
        connect readEnableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 100:86]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 101:15]
      connect writeEnableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 101:32]
    else :
      when wordCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 101:70]
        connect writeEnableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 101:87]
    when io.in.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 104:25]
      connect readPendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 105:20]
    else :
      when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 106:29]
        connect readPendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 107:20]
    node _T = and(io.in.valid, readPendingReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 111:20]
    when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 111:39]
      connect fifo.io.enq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/ReadyValidIO.scala 55:20]
      connect fifo.io.enq.bits, io.in.dout @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
    else :
      connect fifo.io.enq.valid, UInt<1>(0h0) @[src/main/scala/chisel3/util/ReadyValidIO.scala 64:20]
      invalidate fifo.io.enq.bits @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
    connect fifo.io.deq.ready, effectiveWrite @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 118:21]
    connect io.busy, busy @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 121:11]
    connect io.in.rd, read @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 122:12]
    connect io.in.burstLength, UInt<5>(0h10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 123:21]
    connect io.in.addr, readAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 124:14]
    connect io.out.wr, write @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 125:13]
    connect io.out.addr, writeAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 126:15]
    connect io.out.din, fifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 127:14]
    node _io_out_mask_T = mux(UInt<1>(0h1), UInt<8>(0hff), UInt<8>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 128:22]
    connect io.out.mask, _io_out_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstReadDMA.scala 128:15]


  extmodule dual_clock_fifo_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 56:9]
    input data : UInt<36>
    input rdclk : Clock
    input rdreq : UInt<1>
    input wrclk : Clock
    input wrreq : UInt<1>
    output q : UInt<36>
    output rdempty : UInt<1>
    output wrfull : UInt<1>
    defname = dual_clock_fifo
    parameter DATA_WIDTH = 36
    parameter DEPTH = 16

  module DualClockFIFO_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    output io : { flip readClock : Clock, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { wr : UInt<1>, addr : UInt<17>, din : UInt<16>, mask : UInt<2>}}, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { wr : UInt<1>, addr : UInt<17>, din : UInt<16>, mask : UInt<2>}}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 47:14]

    inst fifo of dual_clock_fifo_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 74:20]
    connect fifo.wrclk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 77:17]
    node _fifo_io_wrreq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.wrreq, _fifo_io_wrreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 78:17]
    node _io_enq_ready_T = eq(fifo.wrfull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:19]
    connect io.enq.ready, _io_enq_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:16]
    node _fifo_io_data_T = cat(io.enq.bits.wr, io.enq.bits.addr, io.enq.bits.din, io.enq.bits.mask) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:31]
    connect fifo.data, _fifo_io_data_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:16]
    connect fifo.rdclk, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 83:17]
    node _fifo_io_rdreq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.rdreq, _fifo_io_rdreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 84:17]
    node _io_deq_valid_T = eq(fifo.rdempty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:19]
    connect io.deq.valid, _io_deq_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:16]
    node _io_deq_bits_T = bits(fifo.q, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    node _io_deq_bits_T_1 = bits(fifo.q, 17, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    node _io_deq_bits_T_2 = bits(fifo.q, 34, 18) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    node _io_deq_bits_T_3 = bits(fifo.q, 35, 35) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    node _io_deq_bits_T_4 = bits(_io_deq_bits_T_3, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    wire _io_deq_bits_WIRE : { wr : UInt<1>, addr : UInt<17>, din : UInt<16>, mask : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect _io_deq_bits_WIRE.mask, _io_deq_bits_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect _io_deq_bits_WIRE.din, _io_deq_bits_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect _io_deq_bits_WIRE.addr, _io_deq_bits_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect _io_deq_bits_WIRE.wr, _io_deq_bits_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect io.deq.bits, _io_deq_bits_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:15]


  module RequestQueue : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 51:7]
    output io : { flip enable : UInt<1>, flip readClock : Clock, flip in : { wr : UInt<1>, addr : UInt<17>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>}, out : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 55:14]

    inst fifo of DualClockFIFO_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 70:20]
    connect fifo.clock, clock
    connect fifo.reset, reset
    connect fifo.io.readClock, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 71:21]
    connect fifo.io.enq.valid, io.in.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 74:21]
    wire fifo_io_enq_bits_req : { wr : UInt<1>, addr : UInt<17>, din : UInt<16>, mask : UInt<2>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 75:19]
    connect fifo_io_enq_bits_req.wr, io.in.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 76:12]
    connect fifo_io_enq_bits_req.addr, io.in.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 77:14]
    connect fifo_io_enq_bits_req.din, io.in.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 78:13]
    connect fifo_io_enq_bits_req.mask, io.in.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 79:14]
    connect fifo.io.enq.bits.mask, fifo_io_enq_bits_req.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 75:20]
    connect fifo.io.enq.bits.din, fifo_io_enq_bits_req.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 75:20]
    connect fifo.io.enq.bits.addr, fifo_io_enq_bits_req.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 75:20]
    connect fifo.io.enq.bits.wr, fifo_io_enq_bits_req.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 75:20]
    connect io.in.wait_n, fifo.io.enq.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 76:16]
    node _io_out_wr_T = and(io.enable, fifo.io.deq.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 79:26]
    connect io.out.wr, _io_out_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 79:13]
    connect fifo.io.deq.ready, io.out.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 80:21]
    connect io.out.burstLength, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 82:22]
    node _io_out_addr_T = shl(fifo.io.deq.bits.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 83:31]
    connect io.out.addr, _io_out_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 83:15]
    node _io_out_din_T = cat(fifo.io.deq.bits.din, fifo.io.deq.bits.din, fifo.io.deq.bits.din, fifo.io.deq.bits.din) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 84:20]
    connect io.out.din, _io_out_din_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 84:14]
    node _io_out_mask_T = bits(fifo.io.deq.bits.addr, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 97:42]
    node _io_out_mask_T_1 = shl(fifo.io.deq.bits.mask, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 98:28]
    node _io_out_mask_T_2 = shl(fifo.io.deq.bits.mask, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 99:28]
    node _io_out_mask_T_3 = shl(fifo.io.deq.bits.mask, 6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 100:28]
    node _io_out_mask_T_4 = eq(UInt<1>(0h1), _io_out_mask_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 97:63]
    node _io_out_mask_T_5 = mux(_io_out_mask_T_4, _io_out_mask_T_1, fifo.io.deq.bits.mask) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 97:63]
    node _io_out_mask_T_6 = eq(UInt<2>(0h2), _io_out_mask_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 97:63]
    node _io_out_mask_T_7 = mux(_io_out_mask_T_6, _io_out_mask_T_2, _io_out_mask_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 97:63]
    node _io_out_mask_T_8 = eq(UInt<2>(0h3), _io_out_mask_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 97:63]
    node _io_out_mask_T_9 = mux(_io_out_mask_T_8, _io_out_mask_T_3, _io_out_mask_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 97:63]
    connect io.out.mask, _io_out_mask_T_9 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 97:17]


  module Queue64_UInt64 : @[src/main/scala/chisel3/util/Queue.scala 60:7]
    input clock : Clock @[src/main/scala/chisel3/util/Queue.scala 60:7]
    input reset : Reset @[src/main/scala/chisel3/util/Queue.scala 60:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, count : UInt<7>, flip flush : UInt<1>} @[src/main/scala/chisel3/util/Queue.scala 72:14]

    smem ram : UInt<64>[64], new @[src/main/scala/chisel3/util/Queue.scala 73:44]
    regreset enq_ptr_value : UInt<6>, clock, reset, UInt<6>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<6>, clock, reset, UInt<6>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Queue.scala 76:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 77:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 78:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Queue.scala 78:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Queue.scala 79:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Queue.scala 80:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Queue.scala 80:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Queue.scala 81:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Queue.scala 81:27]
    when do_enq : @[src/main/scala/chisel3/util/Queue.scala 86:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Queue.scala 87:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Queue.scala 87:24]
      node wrap = eq(enq_ptr_value, UInt<6>(0h3f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Queue.scala 90:16]
      node wrap_1 = eq(deq_ptr_value, UInt<6>(0h3f)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Queue.scala 93:15]
    when _T : @[src/main/scala/chisel3/util/Queue.scala 93:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Queue.scala 94:16]
    when io.flush : @[src/main/scala/chisel3/util/Queue.scala 96:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Queue.scala 99:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 102:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Queue.scala 102:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 103:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Queue.scala 103:16]
    node _deq_ptr_next_T = sub(UInt<7>(0h40), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Queue.scala 106:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Queue.scala 106:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Queue.scala 106:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Queue.scala 106:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Queue.scala 106:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Queue.scala 106:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 107:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Queue.scala 107:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Queue.scala 107:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Queue.scala 108:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Queue.scala 108:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Queue.scala 108:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Queue.scala 108:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<6>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 108:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 5, 0) @[src/main/scala/chisel3/util/Queue.scala 108:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Queue.scala 108:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Queue.scala 108:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Queue.scala 126:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Queue.scala 126:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Queue.scala 129:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<7>(0h40), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Queue.scala 129:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Queue.scala 129:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Queue.scala 129:14]


  module BurstWriteDMA : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 46:7]
    output io : { flip start : UInt<1>, busy : UInt<1>, in : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>}, out : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 50:14]

    regreset readEnableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 62:30]
    regreset writeEnableReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 63:31]
    regreset readPendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 64:31]
    regreset writePendingReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 65:32]
    inst fifo of Queue64_UInt64 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 70:20]
    connect fifo.clock, clock
    connect fifo.reset, reset
    node fifoAlmostFull = geq(fifo.io.count, UInt<6>(0h3f)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 71:38]
    node fifoBurstReady = eq(fifo.io.count, UInt<7>(0h40)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 72:38]
    node busy = or(readEnableReg, writeEnableReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 75:28]
    node _start_T = eq(busy, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 76:27]
    node start = and(io.start, _start_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 76:24]
    node _read_T = eq(readPendingReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 77:33]
    node _read_T_1 = and(_read_T, fifo.io.enq.ready) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 77:49]
    node _read_T_2 = eq(fifoAlmostFull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 77:90]
    node _read_T_3 = and(io.in.valid, _read_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 77:87]
    node _read_T_4 = or(_read_T_1, _read_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 77:71]
    node read = and(readEnableReg, _read_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 77:28]
    node _write_T = or(writePendingReg, fifoBurstReady) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 78:50]
    node write = and(writeEnableReg, _write_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 78:30]
    node effectiveRead = and(read, io.in.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 79:28]
    node effectiveWrite = and(write, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 80:30]
    regreset wordCounter : UInt<15>, clock, reset, UInt<15>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire wordCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect wordCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect wordCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap = eq(wordCounter, UInt<15>(0h7fff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T = add(wordCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect wordCounter, _wrap_value_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect wordCounterWrap, wrap_wrap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    regreset burstCounter : UInt<9>, clock, reset, UInt<9>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 40:34]
    wire burstCounterWrap : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    connect burstCounterWrap, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 85:24]
    when UInt<1>(0h0) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:17]
      connect burstCounter, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 59:13]
    else :
      when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:48]
        node wrap_wrap_1 = eq(burstCounter, UInt<9>(0h1ff)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 45:24]
        node _wrap_value_T_2 = add(burstCounter, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:22]
        connect burstCounter, _wrap_value_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 46:13]
        connect burstCounterWrap, wrap_wrap_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/util/Counter.scala 86:55]
    node readAddr = shl(wordCounter, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 89:18]
    node writeAddr = shl(burstCounter, 9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 95:19]
    connect fifo.io.flush, start @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 99:14]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 102:15]
      connect readEnableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 102:31]
    else :
      when wordCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 102:69]
        connect readEnableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 102:85]
    when start : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 103:15]
      connect writeEnableReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 103:32]
    else :
      when burstCounterWrap : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 103:71]
        connect writeEnableReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 103:88]
    when effectiveRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 106:23]
      connect readPendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 107:20]
    else :
      node _T = and(io.in.valid, readPendingReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 108:26]
      when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 108:45]
        connect readPendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 109:20]
    when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 113:26]
      connect writePendingReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 114:21]
    else :
      when effectiveWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 115:30]
        connect writePendingReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 116:21]
    node _T_1 = and(io.in.valid, readPendingReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 120:20]
    when _T_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 120:39]
      connect fifo.io.enq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/ReadyValidIO.scala 55:20]
      connect fifo.io.enq.bits, io.in.dout @[src/main/scala/chisel3/util/ReadyValidIO.scala 56:19]
    else :
      connect fifo.io.enq.valid, UInt<1>(0h0) @[src/main/scala/chisel3/util/ReadyValidIO.scala 64:20]
      invalidate fifo.io.enq.bits @[src/main/scala/chisel3/util/ReadyValidIO.scala 65:19]
    connect fifo.io.deq.ready, effectiveWrite @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 127:21]
    connect io.busy, busy @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 130:11]
    connect io.in.rd, read @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 131:12]
    connect io.in.addr, readAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 132:14]
    connect io.out.wr, write @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 133:13]
    connect io.out.burstLength, UInt<7>(0h40) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 134:22]
    connect io.out.addr, writeAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 135:15]
    connect io.out.din, fifo.io.deq.bits @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 136:14]
    node _io_out_mask_T = mux(UInt<1>(0h1), UInt<8>(0hff), UInt<8>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 137:22]
    connect io.out.mask, _io_out_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/dma/BurstWriteDMA.scala 137:15]


  module BurstMemArbiter_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 46:7]
    output io : { busy : UInt<1>, chosen : UInt<3>, flip in : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}[3], out : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 47:14]

    regreset busyReg : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 73:24]
    regreset indexReg : UInt, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 74:25]
    node _index_T = or(io.in[0].rd, io.in[0].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_1 = or(io.in[1].rd, io.in[1].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_T_2 = or(io.in[2].rd, io.in[2].wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:65]
    node _index_enc_T = mux(_index_T_2, UInt<3>(0h4), UInt<3>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_enc_T_1 = mux(_index_T_1, UInt<3>(0h2), _index_enc_T) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node index_enc = mux(_index_T, UInt<3>(0h1), _index_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 58:84]
    node _index_T_3 = bits(index_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_4 = bits(index_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _index_T_5 = bits(index_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    wire _index_WIRE : UInt<1>[3] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[0], _index_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[1], _index_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    connect _index_WIRE[2], _index_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:22]
    node index = cat(_index_WIRE[2], _index_WIRE[1], _index_WIRE[0]) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 77:78]
    node chosen = mux(busyReg, indexReg, index) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 80:19]
    node _effectiveRequest_T = eq(busyReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:26]
    node _effectiveRequest_T_1 = or(io.out.rd, io.out.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:49]
    node _effectiveRequest_T_2 = and(_effectiveRequest_T, _effectiveRequest_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:35]
    node effectiveRequest = and(_effectiveRequest_T_2, io.out.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 83:63]
    when io.out.burstDone : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 86:26]
      connect busyReg, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 87:13]
    else :
      when effectiveRequest : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 88:32]
        connect busyReg, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 89:13]
        connect indexReg, index @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 90:14]
    connect io.busy, busyReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 94:11]
    connect io.chosen, chosen @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 95:13]
    node _io_out_T = bits(chosen, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_1 = bits(chosen, 1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_T_2 = bits(chosen, 2, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 349:87]
    node _io_out_anySelected_T = or(_io_out_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    node io_out_anySelected = or(_io_out_anySelected_T, _io_out_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 316:45]
    wire io_out_mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 317:19]
    node _io_out_mem_rd_T = mux(_io_out_T, io.in[0].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_1 = mux(_io_out_T_1, io.in[1].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_2 = mux(_io_out_T_2, io.in[2].rd, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_3 = or(_io_out_mem_rd_T, _io_out_mem_rd_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_4 = or(_io_out_mem_rd_T_3, _io_out_mem_rd_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    node _io_out_mem_rd_T_5 = bits(_io_out_mem_rd_T_4, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:20]
    connect io_out_mem.rd, _io_out_mem_rd_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 318:12]
    node _io_out_mem_wr_T = mux(_io_out_T, io.in[0].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_1 = mux(_io_out_T_1, io.in[1].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_2 = mux(_io_out_T_2, io.in[2].wr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_3 = or(_io_out_mem_wr_T, _io_out_mem_wr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_4 = or(_io_out_mem_wr_T_3, _io_out_mem_wr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    node _io_out_mem_wr_T_5 = bits(_io_out_mem_wr_T_4, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:20]
    connect io_out_mem.wr, _io_out_mem_wr_T_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 319:12]
    node _io_out_mem_burstLength_T = mux(_io_out_T, io.in[0].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_1 = mux(_io_out_T_1, io.in[1].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_2 = mux(_io_out_T_2, io.in[2].burstLength, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_3 = or(_io_out_mem_burstLength_T, _io_out_mem_burstLength_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    node _io_out_mem_burstLength_T_4 = or(_io_out_mem_burstLength_T_3, _io_out_mem_burstLength_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:29]
    connect io_out_mem.burstLength, _io_out_mem_burstLength_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 320:21]
    node _io_out_mem_addr_T = mux(_io_out_T, io.in[0].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_1 = mux(_io_out_T_1, io.in[1].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_2 = mux(_io_out_T_2, io.in[2].addr, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_3 = or(_io_out_mem_addr_T, _io_out_mem_addr_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    node _io_out_mem_addr_T_4 = or(_io_out_mem_addr_T_3, _io_out_mem_addr_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:22]
    connect io_out_mem.addr, _io_out_mem_addr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 321:14]
    node _io_out_mem_mask_T = mux(_io_out_T, io.in[0].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_1 = mux(_io_out_T_1, io.in[1].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_2 = mux(_io_out_T_2, io.in[2].mask, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_3 = or(_io_out_mem_mask_T, _io_out_mem_mask_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    node _io_out_mem_mask_T_4 = or(_io_out_mem_mask_T_3, _io_out_mem_mask_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:22]
    connect io_out_mem.mask, _io_out_mem_mask_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 322:14]
    node _io_out_mem_din_T = mux(_io_out_T, io.in[0].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_1 = mux(_io_out_T_1, io.in[1].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_2 = mux(_io_out_T_2, io.in[2].din, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_3 = or(_io_out_mem_din_T, _io_out_mem_din_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    node _io_out_mem_din_T_4 = or(_io_out_mem_din_T_3, _io_out_mem_din_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:21]
    connect io_out_mem.din, _io_out_mem_din_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 323:13]
    node _io_out_io_in_0_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_0_wait_n_T_1 = or(_io_out_io_in_0_wait_n_T, _io_out_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_0_wait_n_T_2 = and(_io_out_io_in_0_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[0].wait_n, _io_out_io_in_0_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_0_valid_T = and(_io_out_T, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[0].valid, _io_out_io_in_0_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_0_burstDone_T = and(_io_out_T, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[0].burstDone, _io_out_io_in_0_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[0].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_1_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_1_wait_n_T_1 = or(_io_out_io_in_1_wait_n_T, _io_out_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_1_wait_n_T_2 = and(_io_out_io_in_1_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[1].wait_n, _io_out_io_in_1_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_1_valid_T = and(_io_out_T_1, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[1].valid, _io_out_io_in_1_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_1_burstDone_T = and(_io_out_T_1, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[1].burstDone, _io_out_io_in_1_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[1].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    node _io_out_io_in_2_wait_n_T = eq(io_out_anySelected, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:23]
    node _io_out_io_in_2_wait_n_T_1 = or(_io_out_io_in_2_wait_n_T, _io_out_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:36]
    node _io_out_io_in_2_wait_n_T_2 = and(_io_out_io_in_2_wait_n_T_1, io_out_mem.wait_n) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:49]
    connect io.in[2].wait_n, _io_out_io_in_2_wait_n_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 325:19]
    node _io_out_io_in_2_valid_T = and(_io_out_T_2, io_out_mem.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:30]
    connect io.in[2].valid, _io_out_io_in_2_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 326:18]
    node _io_out_io_in_2_burstDone_T = and(_io_out_T_2, io_out_mem.burstDone) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:34]
    connect io.in[2].burstDone, _io_out_io_in_2_burstDone_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 327:22]
    connect io.in[2].dout, io_out_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 328:17]
    connect io.out, io_out_mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 96:10]


  module SpriteFrameBuffer : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 61:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 61:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 61:7]
    output io : { flip videoClock : Clock, flip enable : UInt<1>, flip swap : UInt<1>, flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, flip lineBuffer : { rd : UInt<1>, addr : UInt<9>, flip dout : UInt<16>}, flip frameBuffer : { wr : UInt<1>, addr : UInt<17>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>}, ddr : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 62:14]

    reg hBlank_r : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 79:29]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 79:29]
      connect hBlank_r, io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 79:29]
    reg hBlank : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 79:29]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 79:29]
      connect hBlank, hBlank_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 79:29]
    reg hBlankRising_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect hBlankRising_REG, hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _hBlankRising_T = eq(hBlankRising_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node hBlankRising = and(hBlank, _hBlankRising_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    inst lineBuffer of TrueDualPortRam_11 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 83:26]
    connect lineBuffer.clock, clock
    connect lineBuffer.reset, reset
    connect lineBuffer.io.clockB, io.videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 91:24]
    connect lineBuffer.io.portB, io.lineBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 92:23]
    inst pageFlipper of PageFlipper @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 96:27]
    connect pageFlipper.clock, clock
    connect pageFlipper.reset, reset
    connect pageFlipper.io.mode, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 97:23]
    connect pageFlipper.io.swapRead, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 98:27]
    node _pageFlipper_io_swapWrite_T = and(io.enable, io.swap) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 99:41]
    connect pageFlipper.io.swapWrite, _pageFlipper_io_swapWrite_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 99:28]
    inst lineBufferDma of BurstReadDMA_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 102:29]
    connect lineBufferDma.clock, clock
    connect lineBufferDma.reset, reset
    node _lineBufferDma_io_start_T = and(io.enable, hBlankRising) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 103:39]
    connect lineBufferDma.io.start, _lineBufferDma_io_start_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 103:26]
    node _mem_T = shr(lineBufferDma.io.out.addr, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 105:24]
    wire mem : { wr : UInt<1>, addr : UInt<29>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 236:19]
    connect mem.wr, lineBufferDma.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 237:12]
    connect lineBufferDma.io.out.wait_n, mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 238:12]
    node _mem_addr_T = shr(lineBufferDma.io.out.addr, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 105:24]
    connect mem.addr, _mem_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 239:14]
    connect mem.mask, lineBufferDma.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 240:14]
    connect mem.din, lineBufferDma.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 241:13]
    wire mem_1 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<29>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 210:19]
    connect mem_1.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 211:12]
    connect mem_1.wr, mem.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 212:12]
    connect mem.wait_n, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 213:12]
    connect mem_1.addr, mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 214:14]
    connect mem_1.mask, mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 215:14]
    connect mem_1.din, mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 216:13]
    connect lineBuffer.io.portA, mem_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 106:14]
    inst queue of RequestQueue @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 109:21]
    connect queue.clock, clock
    connect queue.reset, reset
    connect queue.io.enable, io.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 116:19]
    connect queue.io.readClock, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 117:22]
    inst frameBufferDma of BurstWriteDMA @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 120:30]
    connect frameBufferDma.clock, clock
    connect frameBufferDma.reset, reset
    node _frameBufferDma_io_start_T = and(io.enable, io.swap) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 121:40]
    connect frameBufferDma.io.start, _frameBufferDma_io_start_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 121:27]
    connect frameBufferDma.io.in.valid, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 122:30]
    connect frameBufferDma.io.in.wait_n, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 123:31]
    connect frameBufferDma.io.in.dout, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 124:29]
    node _lineBufferAddrOffset_T = add(io.video.pos.y, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 127:47]
    node _lineBufferAddrOffset_T_1 = tail(_lineBufferAddrOffset_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 127:47]
    node lineBufferAddrOffset = shl(_lineBufferAddrOffset_T_1, 10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 127:54]
    inst ddrArbiter of BurstMemArbiter_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 130:26]
    connect ddrArbiter.clock, clock
    connect ddrArbiter.reset, reset
    node _mem_T_1 = add(lineBufferDma.io.in.addr, pageFlipper.io.addrRead) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 132:35]
    node _mem_T_2 = tail(_mem_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 132:35]
    node _mem_T_3 = add(_mem_T_2, lineBufferAddrOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 132:61]
    node _mem_T_4 = tail(_mem_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 132:61]
    wire mem_2 : { rd : UInt<1>, addr : UInt<32>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 89:19]
    connect mem_2.rd, lineBufferDma.io.in.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 90:12]
    connect mem_2.burstLength, lineBufferDma.io.in.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 91:21]
    connect lineBufferDma.io.in.wait_n, mem_2.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 92:12]
    connect lineBufferDma.io.in.valid, mem_2.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 93:11]
    connect lineBufferDma.io.in.burstDone, mem_2.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 94:15]
    node _mem_addr_T_1 = add(lineBufferDma.io.in.addr, pageFlipper.io.addrRead) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 132:35]
    node _mem_addr_T_2 = tail(_mem_addr_T_1, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 132:35]
    node _mem_addr_T_3 = add(_mem_addr_T_2, lineBufferAddrOffset) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 132:61]
    node _mem_addr_T_4 = tail(_mem_addr_T_3, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 132:61]
    connect mem_2.addr, _mem_addr_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 95:14]
    connect lineBufferDma.io.in.dout, mem_2.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 96:10]
    node _mem_T_5 = add(frameBufferDma.io.out.addr, pageFlipper.io.addrWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 133:37]
    node _mem_T_6 = tail(_mem_T_5, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 133:37]
    wire mem_3 : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 180:19]
    connect mem_3.wr, frameBufferDma.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 181:12]
    connect mem_3.burstLength, frameBufferDma.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 182:21]
    connect frameBufferDma.io.out.wait_n, mem_3.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 183:12]
    connect frameBufferDma.io.out.burstDone, mem_3.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 184:15]
    node _mem_addr_T_5 = add(frameBufferDma.io.out.addr, pageFlipper.io.addrWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 133:37]
    node _mem_addr_T_6 = tail(_mem_addr_T_5, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 133:37]
    connect mem_3.addr, _mem_addr_T_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 185:14]
    connect mem_3.mask, frameBufferDma.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 186:14]
    connect mem_3.din, frameBufferDma.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 187:13]
    node _mem_T_7 = add(queue.io.out.addr, pageFlipper.io.addrWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 134:28]
    node _mem_T_8 = tail(_mem_T_7, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 134:28]
    wire mem_4 : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 180:19]
    connect mem_4.wr, queue.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 181:12]
    connect mem_4.burstLength, queue.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 182:21]
    connect queue.io.out.wait_n, mem_4.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 183:12]
    connect queue.io.out.burstDone, mem_4.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 184:15]
    node _mem_addr_T_7 = add(queue.io.out.addr, pageFlipper.io.addrWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 134:28]
    node _mem_addr_T_8 = tail(_mem_addr_T_7, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 134:28]
    connect mem_4.addr, _mem_addr_T_8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 185:14]
    connect mem_4.mask, queue.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 186:14]
    connect mem_4.din, queue.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 187:13]
    wire mem_5 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 63:19]
    connect mem_5.rd, mem_2.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 64:12]
    connect mem_5.wr, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 65:12]
    connect mem_5.burstLength, mem_2.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 66:21]
    connect mem_2.wait_n, mem_5.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 67:12]
    connect mem_2.valid, mem_5.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 68:11]
    connect mem_2.burstDone, mem_5.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 69:15]
    connect mem_5.addr, mem_2.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 70:14]
    invalidate mem_5.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 71:14]
    invalidate mem_5.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 72:13]
    connect mem_2.dout, mem_5.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 73:10]
    connect ddrArbiter.io.in[0], mem_5 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_6 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 156:19]
    connect mem_6.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 157:12]
    connect mem_6.wr, mem_3.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 158:12]
    connect mem_6.burstLength, mem_3.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 159:21]
    connect mem_3.wait_n, mem_6.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 160:12]
    connect mem_3.burstDone, mem_6.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 161:15]
    connect mem_6.addr, mem_3.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 162:14]
    connect mem_6.mask, mem_3.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 163:14]
    connect mem_6.din, mem_3.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 164:13]
    connect ddrArbiter.io.in[1], mem_6 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    wire mem_7 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 156:19]
    connect mem_7.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 157:12]
    connect mem_7.wr, mem_4.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 158:12]
    connect mem_7.burstLength, mem_4.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 159:21]
    connect mem_4.wait_n, mem_7.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 160:12]
    connect mem_4.burstDone, mem_7.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 161:15]
    connect mem_7.addr, mem_4.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 162:14]
    connect mem_7.mask, mem_4.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 163:14]
    connect mem_7.din, mem_4.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 164:13]
    connect ddrArbiter.io.in[2], mem_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/arbiter/BurstMemArbiter.scala 68:67]
    connect ddrArbiter.io.out.burstDone, io.ddr.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect io.ddr.burstLength, ddrArbiter.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect ddrArbiter.io.out.valid, io.ddr.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect ddrArbiter.io.out.wait_n, io.ddr.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect ddrArbiter.io.out.dout, io.ddr.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect io.ddr.din, ddrArbiter.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect io.ddr.mask, ddrArbiter.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect io.ddr.addr, ddrArbiter.io.out.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect io.ddr.wr, ddrArbiter.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect io.ddr.rd, ddrArbiter.io.out.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 135:5]
    connect queue.io.in, io.frameBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SpriteFrameBuffer.scala 138:18]


  module PageFlipper_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 44:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 44:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 44:7]
    output io : { flip mode : UInt<1>, flip swapRead : UInt<1>, flip swapWrite : UInt<1>, addrRead : UInt<32>, addrWrite : UInt<32>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 45:14]

    regreset rdIndexReg : UInt<2>, clock, reset, UInt<2>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 59:27]
    regreset wrIndexReg : UInt<2>, clock, reset, UInt<2>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 60:27]
    when io.mode : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 62:17]
      node _T = and(io.swapRead, io.swapWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 63:22]
      when _T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 63:39]
        connect rdIndexReg, wrIndexReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 64:18]
        node _wrIndexReg_T = eq(wrIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:11]
        node _wrIndexReg_T_1 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:24]
        node _wrIndexReg_T_2 = and(_wrIndexReg_T, _wrIndexReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:19]
        node _wrIndexReg_T_3 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:39]
        node _wrIndexReg_T_4 = eq(rdIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:52]
        node _wrIndexReg_T_5 = and(_wrIndexReg_T_3, _wrIndexReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:47]
        node _wrIndexReg_T_6 = or(_wrIndexReg_T_2, _wrIndexReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:33]
        node _wrIndexReg_T_7 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:11]
        node _wrIndexReg_T_8 = eq(rdIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:24]
        node _wrIndexReg_T_9 = and(_wrIndexReg_T_7, _wrIndexReg_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:19]
        node _wrIndexReg_T_10 = eq(wrIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:39]
        node _wrIndexReg_T_11 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:52]
        node _wrIndexReg_T_12 = and(_wrIndexReg_T_10, _wrIndexReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:47]
        node _wrIndexReg_T_13 = or(_wrIndexReg_T_9, _wrIndexReg_T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:33]
        node _wrIndexReg_T_14 = mux(_wrIndexReg_T_13, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
        node _wrIndexReg_T_15 = mux(_wrIndexReg_T_6, UInt<2>(0h2), _wrIndexReg_T_14) @[src/main/scala/chisel3/util/Mux.scala 130:16]
        connect wrIndexReg, _wrIndexReg_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 65:18]
      else :
        when io.swapRead : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 66:29]
          node _rdIndexReg_T = eq(rdIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:11]
          node _rdIndexReg_T_1 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:24]
          node _rdIndexReg_T_2 = and(_rdIndexReg_T, _rdIndexReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:19]
          node _rdIndexReg_T_3 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:39]
          node _rdIndexReg_T_4 = eq(wrIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:52]
          node _rdIndexReg_T_5 = and(_rdIndexReg_T_3, _rdIndexReg_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:47]
          node _rdIndexReg_T_6 = or(_rdIndexReg_T_2, _rdIndexReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:33]
          node _rdIndexReg_T_7 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:11]
          node _rdIndexReg_T_8 = eq(wrIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:24]
          node _rdIndexReg_T_9 = and(_rdIndexReg_T_7, _rdIndexReg_T_8) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:19]
          node _rdIndexReg_T_10 = eq(rdIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:39]
          node _rdIndexReg_T_11 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:52]
          node _rdIndexReg_T_12 = and(_rdIndexReg_T_10, _rdIndexReg_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:47]
          node _rdIndexReg_T_13 = or(_rdIndexReg_T_9, _rdIndexReg_T_12) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:33]
          node _rdIndexReg_T_14 = mux(_rdIndexReg_T_13, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
          node _rdIndexReg_T_15 = mux(_rdIndexReg_T_6, UInt<2>(0h2), _rdIndexReg_T_14) @[src/main/scala/chisel3/util/Mux.scala 130:16]
          connect rdIndexReg, _rdIndexReg_T_15 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 67:18]
        else :
          when io.swapWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 68:30]
            node _wrIndexReg_T_16 = eq(wrIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:11]
            node _wrIndexReg_T_17 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:24]
            node _wrIndexReg_T_18 = and(_wrIndexReg_T_16, _wrIndexReg_T_17) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:19]
            node _wrIndexReg_T_19 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:39]
            node _wrIndexReg_T_20 = eq(rdIndexReg, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:52]
            node _wrIndexReg_T_21 = and(_wrIndexReg_T_19, _wrIndexReg_T_20) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:47]
            node _wrIndexReg_T_22 = or(_wrIndexReg_T_18, _wrIndexReg_T_21) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 99:33]
            node _wrIndexReg_T_23 = eq(wrIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:11]
            node _wrIndexReg_T_24 = eq(rdIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:24]
            node _wrIndexReg_T_25 = and(_wrIndexReg_T_23, _wrIndexReg_T_24) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:19]
            node _wrIndexReg_T_26 = eq(wrIndexReg, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:39]
            node _wrIndexReg_T_27 = eq(rdIndexReg, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:52]
            node _wrIndexReg_T_28 = and(_wrIndexReg_T_26, _wrIndexReg_T_27) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:47]
            node _wrIndexReg_T_29 = or(_wrIndexReg_T_25, _wrIndexReg_T_28) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 100:33]
            node _wrIndexReg_T_30 = mux(_wrIndexReg_T_29, UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Mux.scala 130:16]
            node _wrIndexReg_T_31 = mux(_wrIndexReg_T_22, UInt<2>(0h2), _wrIndexReg_T_30) @[src/main/scala/chisel3/util/Mux.scala 130:16]
            connect wrIndexReg, _wrIndexReg_T_31 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 69:18]
    else :
      when io.swapWrite : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 73:24]
        node _rdIndexReg_T_16 = bits(wrIndexReg, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 74:31]
        connect rdIndexReg, _rdIndexReg_T_16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 74:18]
        node _wrIndexReg_T_32 = bits(wrIndexReg, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 75:32]
        node _wrIndexReg_T_33 = not(_wrIndexReg_T_32) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 75:21]
        connect wrIndexReg, _wrIndexReg_T_33 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 75:18]
    node _io_addrRead_T = bits(rdIndexReg, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 80:50]
    node _io_addrRead_T_1 = cat(UInt<11>(0h120), _io_addrRead_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 80:37]
    node _io_addrRead_T_2 = cat(_io_addrRead_T_1, UInt<19>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 80:57]
    connect io.addrRead, _io_addrRead_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 80:15]
    node _io_addrWrite_T = bits(wrIndexReg, 1, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 81:51]
    node _io_addrWrite_T_1 = cat(UInt<11>(0h120), _io_addrWrite_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 81:38]
    node _io_addrWrite_T_2 = cat(_io_addrWrite_T_1, UInt<19>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 81:58]
    connect io.addrWrite, _io_addrWrite_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/PageFlipper.scala 81:16]


  extmodule dual_clock_fifo_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 56:9]
    input data : UInt<54>
    input rdclk : Clock
    input rdreq : UInt<1>
    input wrclk : Clock
    input wrreq : UInt<1>
    output q : UInt<54>
    output rdempty : UInt<1>
    output wrfull : UInt<1>
    defname = dual_clock_fifo
    parameter DATA_WIDTH = 54
    parameter DEPTH = 16

  module DualClockFIFO_7 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 46:7]
    output io : { flip readClock : Clock, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { wr : UInt<1>, addr : UInt<17>, din : UInt<32>, mask : UInt<4>}}, flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { wr : UInt<1>, addr : UInt<17>, din : UInt<32>, mask : UInt<4>}}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 47:14]

    inst fifo of dual_clock_fifo_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 74:20]
    connect fifo.wrclk, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 77:17]
    node _fifo_io_wrreq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.wrreq, _fifo_io_wrreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 78:17]
    node _io_enq_ready_T = eq(fifo.wrfull, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:19]
    connect io.enq.ready, _io_enq_ready_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 79:16]
    node _fifo_io_data_T = cat(io.enq.bits.wr, io.enq.bits.addr, io.enq.bits.din, io.enq.bits.mask) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:31]
    connect fifo.data, _fifo_io_data_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 80:16]
    connect fifo.rdclk, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 83:17]
    node _fifo_io_rdreq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/ReadyValidIO.scala 48:35]
    connect fifo.rdreq, _fifo_io_rdreq_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 84:17]
    node _io_deq_valid_T = eq(fifo.rdempty, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:19]
    connect io.deq.valid, _io_deq_valid_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 85:16]
    node _io_deq_bits_T = bits(fifo.q, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    node _io_deq_bits_T_1 = bits(fifo.q, 35, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    node _io_deq_bits_T_2 = bits(fifo.q, 52, 36) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    node _io_deq_bits_T_3 = bits(fifo.q, 53, 53) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    node _io_deq_bits_T_4 = bits(_io_deq_bits_T_3, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    wire _io_deq_bits_WIRE : { wr : UInt<1>, addr : UInt<17>, din : UInt<32>, mask : UInt<4>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect _io_deq_bits_WIRE.mask, _io_deq_bits_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect _io_deq_bits_WIRE.din, _io_deq_bits_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect _io_deq_bits_WIRE.addr, _io_deq_bits_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect _io_deq_bits_WIRE.wr, _io_deq_bits_T_4 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:36]
    connect io.deq.bits, _io_deq_bits_WIRE @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/DualClockFIFO.scala 86:15]


  module RequestQueue_1 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 51:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 51:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 51:7]
    output io : { flip enable : UInt<1>, flip readClock : Clock, flip in : { wr : UInt<1>, addr : UInt<17>, mask : UInt<4>, din : UInt<32>, flip wait_n : UInt<1>}, out : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 55:14]

    inst fifo of DualClockFIFO_7 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 70:20]
    connect fifo.clock, clock
    connect fifo.reset, reset
    connect fifo.io.readClock, io.readClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 71:21]
    connect fifo.io.enq.valid, io.in.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 74:21]
    wire fifo_io_enq_bits_req : { wr : UInt<1>, addr : UInt<17>, din : UInt<32>, mask : UInt<4>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 75:19]
    connect fifo_io_enq_bits_req.wr, io.in.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 76:12]
    connect fifo_io_enq_bits_req.addr, io.in.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 77:14]
    connect fifo_io_enq_bits_req.din, io.in.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 78:13]
    connect fifo_io_enq_bits_req.mask, io.in.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/request/WriteRequest.scala 79:14]
    connect fifo.io.enq.bits.mask, fifo_io_enq_bits_req.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 75:20]
    connect fifo.io.enq.bits.din, fifo_io_enq_bits_req.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 75:20]
    connect fifo.io.enq.bits.addr, fifo_io_enq_bits_req.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 75:20]
    connect fifo.io.enq.bits.wr, fifo_io_enq_bits_req.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 75:20]
    connect io.in.wait_n, fifo.io.enq.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 76:16]
    node _io_out_wr_T = and(io.enable, fifo.io.deq.valid) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 79:26]
    connect io.out.wr, _io_out_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 79:13]
    connect fifo.io.deq.ready, io.out.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 80:21]
    connect io.out.burstLength, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 82:22]
    node _io_out_addr_T = shl(fifo.io.deq.bits.addr, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 83:31]
    connect io.out.addr, _io_out_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 83:15]
    node _io_out_din_T = cat(fifo.io.deq.bits.din, fifo.io.deq.bits.din) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 84:20]
    connect io.out.din, _io_out_din_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 84:14]
    node _io_out_mask_T = bits(fifo.io.deq.bits.addr, 0, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 103:36]
    node _io_out_mask_T_1 = shl(fifo.io.deq.bits.mask, 4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 103:54]
    node _io_out_mask_T_2 = mux(_io_out_mask_T, _io_out_mask_T_1, fifo.io.deq.bits.mask) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 103:23]
    connect io.out.mask, _io_out_mask_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/RequestQueue.scala 103:17]


  module SystemFrameBuffer : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 58:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 58:7]
    input reset : Reset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 58:7]
    output io : { flip videoClock : Clock, flip enable : UInt<1>, flip rotate : UInt<1>, flip forceBlank : UInt<1>, flip video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>}, frameBufferCtrl : { enable : UInt<1>, hSize : UInt<12>, vSize : UInt<12>, format : UInt<5>, baseAddr : UInt<32>, stride : UInt<14>, flip vBlank : UInt<1>, flip lowLat : UInt<1>, forceBlank : UInt<1>}, flip frameBuffer : { wr : UInt<1>, addr : UInt<17>, mask : UInt<4>, din : UInt<32>, flip wait_n : UInt<1>}, ddr : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 59:14]

    inst pageFlipper of PageFlipper_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 80:27]
    connect pageFlipper.clock, clock
    connect pageFlipper.reset, reset
    node _pageFlipper_io_mode_T = eq(io.frameBufferCtrl.lowLat, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 81:26]
    connect pageFlipper.io.mode, _pageFlipper_io_mode_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 81:23]
    reg pageFlipper_io_swapRead_r : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 82:55]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 82:55]
      connect pageFlipper_io_swapRead_r, io.frameBufferCtrl.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 82:55]
    reg pageFlipper_io_swapRead_r_1 : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 82:55]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 82:55]
      connect pageFlipper_io_swapRead_r_1, pageFlipper_io_swapRead_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 82:55]
    reg pageFlipper_io_swapRead_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect pageFlipper_io_swapRead_REG, pageFlipper_io_swapRead_r_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _pageFlipper_io_swapRead_T = eq(pageFlipper_io_swapRead_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _pageFlipper_io_swapRead_T_1 = and(pageFlipper_io_swapRead_r_1, _pageFlipper_io_swapRead_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    connect pageFlipper.io.swapRead, _pageFlipper_io_swapRead_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 82:27]
    reg pageFlipper_io_swapWrite_r : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 83:56]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 83:56]
      connect pageFlipper_io_swapWrite_r, io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 83:56]
    reg pageFlipper_io_swapWrite_r_1 : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 83:56]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 83:56]
      connect pageFlipper_io_swapWrite_r_1, pageFlipper_io_swapWrite_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 83:56]
    reg pageFlipper_io_swapWrite_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    connect pageFlipper_io_swapWrite_REG, pageFlipper_io_swapWrite_r_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:44]
    node _pageFlipper_io_swapWrite_T = eq(pageFlipper_io_swapWrite_REG, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:36]
    node _pageFlipper_io_swapWrite_T_1 = and(pageFlipper_io_swapWrite_r_1, _pageFlipper_io_swapWrite_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 158:33]
    connect pageFlipper.io.swapWrite, _pageFlipper_io_swapWrite_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 83:28]
    connect io.frameBufferCtrl.enable, io.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 71:17]
    node _io_frameBufferCtrl_hSize_T = mux(io.rotate, io.video.regs.size.y, io.video.regs.size.x) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 72:17]
    connect io.frameBufferCtrl.hSize, _io_frameBufferCtrl_hSize_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 72:11]
    node _io_frameBufferCtrl_vSize_T = mux(io.rotate, io.video.regs.size.x, io.video.regs.size.y) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 73:17]
    connect io.frameBufferCtrl.vSize, _io_frameBufferCtrl_vSize_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 73:11]
    connect io.frameBufferCtrl.format, UInt<3>(0h6) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 74:12]
    connect io.frameBufferCtrl.baseAddr, pageFlipper.io.addrRead @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 75:19]
    node _io_frameBufferCtrl_stride_T = shl(io.video.regs.size.y, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 76:34]
    node _io_frameBufferCtrl_stride_T_1 = shl(io.video.regs.size.x, 2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 76:46]
    node _io_frameBufferCtrl_stride_T_2 = mux(io.rotate, _io_frameBufferCtrl_stride_T, _io_frameBufferCtrl_stride_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 76:18]
    connect io.frameBufferCtrl.stride, _io_frameBufferCtrl_stride_T_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 76:12]
    connect io.frameBufferCtrl.forceBlank, io.forceBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/FrameBufferCtrlIO.scala 77:21]
    inst queue of RequestQueue_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 98:11]
    connect queue.clock, io.videoClock
    connect queue.reset, reset
    connect queue.io.enable, io.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 106:19]
    connect queue.io.readClock, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 107:22]
    node _mem_T = add(queue.io.out.addr, pageFlipper.io.addrWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 108:26]
    node _mem_T_1 = tail(_mem_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 108:26]
    wire mem : { wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip wait_n : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 180:19]
    connect mem.wr, queue.io.out.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 181:12]
    connect mem.burstLength, queue.io.out.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 182:21]
    connect queue.io.out.wait_n, mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 183:12]
    connect queue.io.out.burstDone, mem.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 184:15]
    node _mem_addr_T = add(queue.io.out.addr, pageFlipper.io.addrWrite) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 108:26]
    node _mem_addr_T_1 = tail(_mem_addr_T, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 108:26]
    connect mem.addr, _mem_addr_T_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 185:14]
    connect mem.mask, queue.io.out.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 186:14]
    connect mem.din, queue.io.out.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 187:13]
    wire mem_1 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 156:19]
    connect mem_1.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 157:12]
    connect mem_1.wr, mem.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 158:12]
    connect mem_1.burstLength, mem.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 159:21]
    connect mem.wait_n, mem_1.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 160:12]
    connect mem.burstDone, mem_1.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 161:15]
    connect mem_1.addr, mem.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 162:14]
    connect mem_1.mask, mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 163:14]
    connect mem_1.din, mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/BurstMemIO.scala 164:13]
    connect io.ddr, mem_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 108:67]
    connect queue.io.in, io.frameBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/fb/SystemFrameBuffer.scala 111:18]


  public module Cave : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 54:7]
    input clock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 54:7]
    input reset : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 54:7]
    input cpuClock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    input cpuReset : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    input videoClock : Clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    input videoReset : UInt<1> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    input options : { offset : { x : SInt<4>, y : SInt<4>}, rotate : UInt<1>, compatibility : UInt<1>, service : UInt<1>, layer : UInt<1>[3], sprite : UInt<1>, flipVideo : UInt<1>, gameIndex : UInt<4>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    input player : { up : UInt<1>, down : UInt<1>, left : UInt<1>, right : UInt<1>, buttons : UInt<4>, start : UInt<1>, coin : UInt<1>, pause : UInt<1>}[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    output ioctl : { flip download : UInt<1>, flip upload : UInt<1>, flip rd : UInt<1>, flip wr : UInt<1>, wait_n : UInt<1>, flip index : UInt<8>, flip addr : UInt<27>, din : UInt<16>, flip dout : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    output led : { power : UInt<1>, disk : UInt<1>, user : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    output frameBufferCtrl : { enable : UInt<1>, hSize : UInt<12>, vSize : UInt<12>, format : UInt<5>, baseAddr : UInt<32>, stride : UInt<14>, flip vBlank : UInt<1>, flip lowLat : UInt<1>, forceBlank : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    output video : { clockEnable : UInt<1>, displayEnable : UInt<1>, pos : { x : UInt<9>, y : UInt<9>}, hSync : UInt<1>, vSync : UInt<1>, hBlank : UInt<1>, vBlank : UInt<1>, regs : { size : { x : UInt<9>, y : UInt<9>}, frontPorch : { x : UInt<9>, y : UInt<9>}, retrace : { x : UInt<9>, y : UInt<9>}}, changeMode : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    output rgb : UInt<24> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    output audio : SInt<16> @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    output sdram : { cke : UInt<1>, cs_n : UInt<1>, ras_n : UInt<1>, cas_n : UInt<1>, we_n : UInt<1>, oe_n : UInt<1>, bank : UInt<2>, addr : UInt<13>, din : UInt<16>, flip dout : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]
    output ddr : { rd : UInt<1>, wr : UInt<1>, addr : UInt<32>, mask : UInt<8>, din : UInt<64>, flip dout : UInt<64>, flip wait_n : UInt<1>, flip valid : UInt<1>, burstLength : UInt<8>, flip burstDone : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 55:18]

    connect ioctl.wait_n, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 61:12]
    connect ioctl.din, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 62:9]
    reg vBlank_r : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 88:29]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 88:29]
      connect vBlank_r, video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 88:29]
    reg vBlank : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 88:29]
    when UInt<1>(0h1) : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 88:29]
      connect vBlank, vBlank_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 88:29]
    node _vBlankFalling_T = eq(vBlank, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:32]
    reg vBlankFalling_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    connect vBlankFalling_REG, vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    node vBlankFalling = and(_vBlankFalling_T, vBlankFalling_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:35]
    reg gameIndexReg : UInt<4>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 94:18]
    regreset gameIndexReg_latched : UInt<1>, clock, reset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 95:26]
    node _gameIndexReg_T = and(ioctl.download, ioctl.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 96:28]
    node _gameIndexReg_T_1 = eq(ioctl.index, UInt<1>(0h1)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 96:61]
    node _gameIndexReg_T_2 = and(_gameIndexReg_T, _gameIndexReg_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 96:43]
    when _gameIndexReg_T_2 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 96:85]
      node _gameIndexReg_reg_T = bits(ioctl.dout, 3, 0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 97:27]
      connect gameIndexReg, _gameIndexReg_reg_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 97:11]
      connect gameIndexReg_latched, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 98:15]
    node _gameIndexReg_T_3 = eq(ioctl.download, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:32]
    reg gameIndexReg_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    connect gameIndexReg_REG, ioctl.download @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    node _gameIndexReg_T_4 = and(_gameIndexReg_T_3, gameIndexReg_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:35]
    node _gameIndexReg_T_5 = eq(gameIndexReg_latched, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 100:45]
    node _gameIndexReg_T_6 = and(_gameIndexReg_T_4, _gameIndexReg_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 100:42]
    when _gameIndexReg_T_6 : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 100:55]
      connect gameIndexReg, options.gameIndex @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 101:11]
      connect gameIndexReg_latched, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 102:15]
    wire gameConfig_wire : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 99:20]
    connect gameConfig_wire.granularity, UInt<5>(0h10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 100:22]
    connect gameConfig_wire.progRomOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 101:24]
    connect gameConfig_wire.eepromOffset, UInt<21>(0h100000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 102:23]
    connect gameConfig_wire.fillPalette, UInt<6>(0h3f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 103:22]
    connect gameConfig_wire.sound[0].device, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 104:26]
    connect gameConfig_wire.sound[1].device, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 105:26]
    connect gameConfig_wire.sound[0].romOffset, UInt<21>(0h100080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 106:29]
    connect gameConfig_wire.sound[1].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 107:29]
    connect gameConfig_wire.layer[0].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 108:26]
    connect gameConfig_wire.layer[1].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 109:26]
    connect gameConfig_wire.layer[2].format, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 110:26]
    connect gameConfig_wire.layer[0].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 111:31]
    connect gameConfig_wire.layer[1].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 112:31]
    connect gameConfig_wire.layer[2].paletteBank, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 113:31]
    connect gameConfig_wire.layer[0].romOffset, UInt<23>(0h500080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 114:29]
    connect gameConfig_wire.layer[1].romOffset, UInt<23>(0h700080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 115:29]
    connect gameConfig_wire.layer[2].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 116:29]
    connect gameConfig_wire.sprite.format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 117:24]
    connect gameConfig_wire.sprite.romOffset, UInt<24>(0h900080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 118:27]
    connect gameConfig_wire.sprite.zoom, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 119:22]
    wire gameConfig_wire_1 : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 124:20]
    connect gameConfig_wire_1.granularity, UInt<9>(0h100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 125:22]
    connect gameConfig_wire_1.progRomOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 126:24]
    connect gameConfig_wire_1.eepromOffset, UInt<21>(0h100000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 127:23]
    connect gameConfig_wire_1.fillPalette, UInt<7>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 128:22]
    connect gameConfig_wire_1.sound[0].device, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 129:26]
    connect gameConfig_wire_1.sound[1].device, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 130:26]
    connect gameConfig_wire_1.sound[0].romOffset, UInt<21>(0h100080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 131:29]
    connect gameConfig_wire_1.sound[1].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 132:29]
    connect gameConfig_wire_1.layer[0].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 133:26]
    connect gameConfig_wire_1.layer[1].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 134:26]
    connect gameConfig_wire_1.layer[2].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 135:26]
    connect gameConfig_wire_1.layer[0].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 136:31]
    connect gameConfig_wire_1.layer[1].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 137:31]
    connect gameConfig_wire_1.layer[2].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 138:31]
    connect gameConfig_wire_1.layer[0].romOffset, UInt<23>(0h500080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 139:29]
    connect gameConfig_wire_1.layer[1].romOffset, UInt<23>(0h700080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 140:29]
    connect gameConfig_wire_1.layer[2].romOffset, UInt<24>(0h900080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 141:29]
    connect gameConfig_wire_1.sprite.format, UInt<2>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 142:24]
    connect gameConfig_wire_1.sprite.romOffset, UInt<24>(0hb00080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 143:27]
    connect gameConfig_wire_1.sprite.zoom, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 144:22]
    wire gameConfig_wire_2 : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 149:20]
    connect gameConfig_wire_2.granularity, UInt<5>(0h10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 150:22]
    connect gameConfig_wire_2.progRomOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 151:24]
    connect gameConfig_wire_2.eepromOffset, UInt<20>(0h80000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 152:23]
    connect gameConfig_wire_2.fillPalette, UInt<7>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 153:22]
    connect gameConfig_wire_2.sound[0].device, UInt<2>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 154:26]
    connect gameConfig_wire_2.sound[1].device, UInt<2>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 155:26]
    connect gameConfig_wire_2.sound[0].romOffset, UInt<20>(0h80080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 156:29]
    connect gameConfig_wire_2.sound[1].romOffset, UInt<22>(0h280080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 157:29]
    connect gameConfig_wire_2.layer[0].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 158:26]
    connect gameConfig_wire_2.layer[1].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 159:26]
    connect gameConfig_wire_2.layer[2].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 160:26]
    connect gameConfig_wire_2.layer[0].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 161:31]
    connect gameConfig_wire_2.layer[1].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 162:31]
    connect gameConfig_wire_2.layer[2].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 163:31]
    connect gameConfig_wire_2.layer[0].romOffset, UInt<22>(0h380080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 164:29]
    connect gameConfig_wire_2.layer[1].romOffset, UInt<23>(0h480080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 165:29]
    connect gameConfig_wire_2.layer[2].romOffset, UInt<23>(0h580080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 166:29]
    connect gameConfig_wire_2.sprite.format, UInt<2>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 167:24]
    connect gameConfig_wire_2.sprite.romOffset, UInt<23>(0h5c0080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 168:27]
    connect gameConfig_wire_2.sprite.zoom, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 169:22]
    wire gameConfig_wire_3 : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 174:20]
    connect gameConfig_wire_3.granularity, UInt<9>(0h100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 175:22]
    connect gameConfig_wire_3.progRomOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 176:24]
    connect gameConfig_wire_3.eepromOffset, UInt<21>(0h100000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 177:23]
    connect gameConfig_wire_3.fillPalette, UInt<7>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 178:22]
    connect gameConfig_wire_3.sound[0].device, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 179:26]
    connect gameConfig_wire_3.sound[1].device, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 180:26]
    connect gameConfig_wire_3.sound[0].romOffset, UInt<21>(0h100080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 181:29]
    connect gameConfig_wire_3.sound[1].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 182:29]
    connect gameConfig_wire_3.layer[0].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 183:26]
    connect gameConfig_wire_3.layer[1].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 184:26]
    connect gameConfig_wire_3.layer[2].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 185:26]
    connect gameConfig_wire_3.layer[0].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 186:31]
    connect gameConfig_wire_3.layer[1].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 187:31]
    connect gameConfig_wire_3.layer[2].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 188:31]
    connect gameConfig_wire_3.layer[0].romOffset, UInt<23>(0h500080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 189:29]
    connect gameConfig_wire_3.layer[1].romOffset, UInt<24>(0hd00080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 190:29]
    connect gameConfig_wire_3.layer[2].romOffset, UInt<25>(0h1500080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 191:29]
    connect gameConfig_wire_3.sprite.format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 192:24]
    connect gameConfig_wire_3.sprite.romOffset, UInt<25>(0h1900080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 193:27]
    connect gameConfig_wire_3.sprite.zoom, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 194:22]
    wire gameConfig_wire_4 : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 199:20]
    connect gameConfig_wire_4.granularity, UInt<9>(0h100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 200:22]
    connect gameConfig_wire_4.progRomOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 201:24]
    connect gameConfig_wire_4.eepromOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 202:23]
    connect gameConfig_wire_4.fillPalette, UInt<7>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 203:22]
    connect gameConfig_wire_4.sound[0].device, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 204:26]
    connect gameConfig_wire_4.sound[1].device, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 205:26]
    connect gameConfig_wire_4.sound[0].romOffset, UInt<21>(0h100000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 206:29]
    connect gameConfig_wire_4.sound[1].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 207:29]
    connect gameConfig_wire_4.layer[0].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 208:26]
    connect gameConfig_wire_4.layer[1].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 209:26]
    connect gameConfig_wire_4.layer[2].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 210:26]
    connect gameConfig_wire_4.layer[0].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 211:31]
    connect gameConfig_wire_4.layer[1].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 212:31]
    connect gameConfig_wire_4.layer[2].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 213:31]
    connect gameConfig_wire_4.layer[0].romOffset, UInt<24>(0hd00000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 214:29]
    connect gameConfig_wire_4.layer[1].romOffset, UInt<25>(0h1100000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 215:29]
    connect gameConfig_wire_4.layer[2].romOffset, UInt<25>(0h1500000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 216:29]
    connect gameConfig_wire_4.sprite.format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 217:24]
    connect gameConfig_wire_4.sprite.romOffset, UInt<25>(0h1900000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 218:27]
    connect gameConfig_wire_4.sprite.zoom, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 219:22]
    wire gameConfig_wire_5 : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 224:20]
    connect gameConfig_wire_5.granularity, UInt<9>(0h100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 225:22]
    connect gameConfig_wire_5.progRomOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 226:24]
    connect gameConfig_wire_5.eepromOffset, UInt<21>(0h100000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 227:23]
    connect gameConfig_wire_5.fillPalette, UInt<7>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 228:22]
    connect gameConfig_wire_5.sound[0].device, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 229:26]
    connect gameConfig_wire_5.sound[1].device, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 230:26]
    connect gameConfig_wire_5.sound[0].romOffset, UInt<21>(0h100080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 231:29]
    connect gameConfig_wire_5.sound[1].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 232:29]
    connect gameConfig_wire_5.layer[0].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 233:26]
    connect gameConfig_wire_5.layer[1].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 234:26]
    connect gameConfig_wire_5.layer[2].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 235:26]
    connect gameConfig_wire_5.layer[0].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 236:31]
    connect gameConfig_wire_5.layer[1].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 237:31]
    connect gameConfig_wire_5.layer[2].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 238:31]
    connect gameConfig_wire_5.layer[0].romOffset, UInt<23>(0h500080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 239:29]
    connect gameConfig_wire_5.layer[1].romOffset, UInt<24>(0hd00080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 240:29]
    connect gameConfig_wire_5.layer[2].romOffset, UInt<25>(0h1100080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 241:29]
    connect gameConfig_wire_5.sprite.format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 242:24]
    connect gameConfig_wire_5.sprite.romOffset, UInt<25>(0h1500080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 243:27]
    connect gameConfig_wire_5.sprite.zoom, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 244:22]
    wire gameConfig_wire_6 : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 249:20]
    connect gameConfig_wire_6.granularity, UInt<5>(0h10) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 250:22]
    connect gameConfig_wire_6.progRomOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 251:24]
    connect gameConfig_wire_6.eepromOffset, UInt<21>(0h100000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 252:23]
    connect gameConfig_wire_6.fillPalette, UInt<7>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 253:22]
    connect gameConfig_wire_6.sound[0].device, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 254:26]
    connect gameConfig_wire_6.sound[1].device, UInt<2>(0h2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 255:26]
    connect gameConfig_wire_6.sound[0].romOffset, UInt<21>(0h100080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 256:29]
    connect gameConfig_wire_6.sound[1].romOffset, UInt<21>(0h140080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 257:29]
    connect gameConfig_wire_6.layer[0].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 258:26]
    connect gameConfig_wire_6.layer[1].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 259:26]
    connect gameConfig_wire_6.layer[2].format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 260:26]
    connect gameConfig_wire_6.layer[0].paletteBank, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 261:31]
    connect gameConfig_wire_6.layer[1].paletteBank, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 262:31]
    connect gameConfig_wire_6.layer[2].paletteBank, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 263:31]
    connect gameConfig_wire_6.layer[0].romOffset, UInt<21>(0h1c0080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 264:29]
    connect gameConfig_wire_6.layer[1].romOffset, UInt<22>(0h240080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 265:29]
    connect gameConfig_wire_6.layer[2].romOffset, UInt<22>(0h2c0080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 266:29]
    connect gameConfig_wire_6.sprite.format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 267:24]
    connect gameConfig_wire_6.sprite.romOffset, UInt<22>(0h340080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 268:27]
    connect gameConfig_wire_6.sprite.zoom, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 269:22]
    wire gameConfig_wire_7 : { granularity : UInt<9>, progRomOffset : UInt<32>, eepromOffset : UInt<32>, fillPalette : UInt<6>, sound : { device : UInt<2>, romOffset : UInt<32>}[2], layer : { format : UInt<2>, romOffset : UInt<32>, paletteBank : UInt<2>}[3], sprite : { format : UInt<2>, romOffset : UInt<32>, zoom : UInt<1>}} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 274:20]
    connect gameConfig_wire_7.granularity, UInt<9>(0h100) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 275:22]
    connect gameConfig_wire_7.progRomOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 276:24]
    connect gameConfig_wire_7.eepromOffset, UInt<21>(0h100000) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 277:23]
    connect gameConfig_wire_7.fillPalette, UInt<7>(0h7f) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 278:22]
    connect gameConfig_wire_7.sound[0].device, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 279:26]
    connect gameConfig_wire_7.sound[1].device, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 280:26]
    connect gameConfig_wire_7.sound[0].romOffset, UInt<21>(0h100080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 281:29]
    connect gameConfig_wire_7.sound[1].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 282:29]
    connect gameConfig_wire_7.layer[0].format, UInt<2>(0h3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 283:26]
    connect gameConfig_wire_7.layer[1].format, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 284:26]
    connect gameConfig_wire_7.layer[2].format, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 285:26]
    connect gameConfig_wire_7.layer[0].paletteBank, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 286:31]
    connect gameConfig_wire_7.layer[1].paletteBank, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 287:31]
    connect gameConfig_wire_7.layer[2].paletteBank, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 288:31]
    connect gameConfig_wire_7.layer[0].romOffset, UInt<22>(0h300080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 289:29]
    connect gameConfig_wire_7.layer[1].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 290:29]
    connect gameConfig_wire_7.layer[2].romOffset, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 291:29]
    connect gameConfig_wire_7.sprite.format, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 292:24]
    connect gameConfig_wire_7.sprite.romOffset, UInt<23>(0h700080) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 293:27]
    connect gameConfig_wire_7.sprite.zoom, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 294:22]
    node _gameConfig_T = eq(UInt<1>(0h1), gameIndexReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_1 = mux(_gameConfig_T, gameConfig_wire_1, gameConfig_wire) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_2 = eq(UInt<2>(0h2), gameIndexReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_3 = mux(_gameConfig_T_2, gameConfig_wire_2, _gameConfig_T_1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_4 = eq(UInt<2>(0h3), gameIndexReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_5 = mux(_gameConfig_T_4, gameConfig_wire_3, _gameConfig_T_3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_6 = eq(UInt<3>(0h6), gameIndexReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_7 = mux(_gameConfig_T_6, gameConfig_wire_4, _gameConfig_T_5) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_8 = eq(UInt<3>(0h5), gameIndexReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_9 = mux(_gameConfig_T_8, gameConfig_wire_5, _gameConfig_T_7) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_10 = eq(UInt<3>(0h7), gameIndexReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_11 = mux(_gameConfig_T_10, gameConfig_wire_6, _gameConfig_T_9) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node _gameConfig_T_12 = eq(UInt<3>(0h4), gameIndexReg) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    node gameConfig = mux(_gameConfig_T_12, gameConfig_wire_7, _gameConfig_T_11) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/GameConfig.scala 87:31]
    inst dipsRegs of RegisterFile @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 111:24]
    connect dipsRegs.clock, clock
    connect dipsRegs.reset, reset
    node _dipsRegs_io_mem_writeEnable_T = eq(ioctl.index, UInt<8>(0hfe)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 94:46]
    node _dipsRegs_io_mem_writeEnable_T_1 = and(ioctl.download, _dipsRegs_io_mem_writeEnable_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 94:32]
    node _dipsRegs_io_mem_writeEnable_T_2 = bits(ioctl.addr, 26, 3) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 94:76]
    node _dipsRegs_io_mem_writeEnable_T_3 = orr(_dipsRegs_io_mem_writeEnable_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 94:102]
    node _dipsRegs_io_mem_writeEnable_T_4 = eq(_dipsRegs_io_mem_writeEnable_T_3, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 94:71]
    node dipsRegs_io_mem_writeEnable = and(_dipsRegs_io_mem_writeEnable_T_1, _dipsRegs_io_mem_writeEnable_T_4) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 94:68]
    wire dipsRegs_io_mem_mem : { wr : UInt<1>, addr : UInt<27>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 95:19]
    node _dipsRegs_io_mem_mem_wr_T = and(dipsRegs_io_mem_writeEnable, ioctl.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 96:27]
    connect dipsRegs_io_mem_mem.wr, _dipsRegs_io_mem_mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 96:12]
    when dipsRegs_io_mem_writeEnable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 97:23]
      connect ioctl.wait_n, dipsRegs_io_mem_mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 97:32]
    connect dipsRegs_io_mem_mem.addr, ioctl.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 98:14]
    node _dipsRegs_io_mem_mem_mask_T = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 99:21]
    connect dipsRegs_io_mem_mem.mask, _dipsRegs_io_mem_mem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 99:14]
    connect dipsRegs_io_mem_mem.din, ioctl.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 100:13]
    node _dipsRegs_io_mem_mem_T = shr(dipsRegs_io_mem_mem.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 113:24]
    wire dipsRegs_io_mem_mem_1 : { wr : UInt<1>, addr : UInt<26>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 236:19]
    connect dipsRegs_io_mem_mem_1.wr, dipsRegs_io_mem_mem.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 237:12]
    connect dipsRegs_io_mem_mem.wait_n, dipsRegs_io_mem_mem_1.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 238:12]
    node _dipsRegs_io_mem_mem_addr_T = shr(dipsRegs_io_mem_mem.addr, 1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 113:24]
    connect dipsRegs_io_mem_mem_1.addr, _dipsRegs_io_mem_mem_addr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 239:14]
    connect dipsRegs_io_mem_mem_1.mask, dipsRegs_io_mem_mem.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 240:14]
    connect dipsRegs_io_mem_mem_1.din, dipsRegs_io_mem_mem.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 241:13]
    wire dipsRegs_io_mem_mem_2 : { rd : UInt<1>, wr : UInt<1>, addr : UInt<26>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 210:19]
    connect dipsRegs_io_mem_mem_2.rd, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 211:12]
    connect dipsRegs_io_mem_mem_2.wr, dipsRegs_io_mem_mem_1.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 212:12]
    connect dipsRegs_io_mem_mem_1.wait_n, UInt<1>(0h1) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 213:12]
    connect dipsRegs_io_mem_mem_2.addr, dipsRegs_io_mem_mem_1.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 214:14]
    connect dipsRegs_io_mem_mem_2.mask, dipsRegs_io_mem_mem_1.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 215:14]
    connect dipsRegs_io_mem_mem_2.din, dipsRegs_io_mem_mem_1.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/AsyncMemIO.scala 216:13]
    connect dipsRegs.io.mem, dipsRegs_io_mem_mem_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 112:19]
    inst ddr_1 of DDR @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 117:19]
    connect ddr_1.clock, clock
    connect ddr_1.reset, reset
    connect ddr_1.io.ddr.burstDone, ddr.burstDone @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr.burstLength, ddr_1.io.ddr.burstLength @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr_1.io.ddr.valid, ddr.valid @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr_1.io.ddr.wait_n, ddr.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr_1.io.ddr.dout, ddr.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr.din, ddr_1.io.ddr.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr.mask, ddr_1.io.ddr.mask @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr.addr, ddr_1.io.ddr.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr.wr, ddr_1.io.ddr.wr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    connect ddr.rd, ddr_1.io.ddr.rd @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 118:14]
    inst sdram_1 of SDRAM @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 121:21]
    connect sdram_1.clock, clock
    connect sdram_1.reset, reset
    connect sdram_1.io.sdram.dout, sdram.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.din, sdram_1.io.sdram.din @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.addr, sdram_1.io.sdram.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.bank, sdram_1.io.sdram.bank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.oe_n, sdram_1.io.sdram.oe_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.we_n, sdram_1.io.sdram.we_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.cas_n, sdram_1.io.sdram.cas_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.ras_n, sdram_1.io.sdram.ras_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.cs_n, sdram_1.io.sdram.cs_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    connect sdram.cke, sdram_1.io.sdram.cke @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 122:18]
    inst memSys of MemSys @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 125:22]
    connect memSys.clock, clock
    connect memSys.reset, reset
    connect memSys.io.gameConfig.sprite.zoom, gameConfig.sprite.zoom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.sprite.romOffset, gameConfig.sprite.romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.sprite.format, gameConfig.sprite.format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[0].paletteBank, gameConfig.layer[0].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[0].romOffset, gameConfig.layer[0].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[0].format, gameConfig.layer[0].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[1].paletteBank, gameConfig.layer[1].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[1].romOffset, gameConfig.layer[1].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[1].format, gameConfig.layer[1].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[2].paletteBank, gameConfig.layer[2].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[2].romOffset, gameConfig.layer[2].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.layer[2].format, gameConfig.layer[2].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.sound[0].romOffset, gameConfig.sound[0].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.sound[0].device, gameConfig.sound[0].device @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.sound[1].romOffset, gameConfig.sound[1].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.sound[1].device, gameConfig.sound[1].device @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.fillPalette, gameConfig.fillPalette @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.eepromOffset, gameConfig.eepromOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.progRomOffset, gameConfig.progRomOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    connect memSys.io.gameConfig.granularity, gameConfig.granularity @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 126:24]
    node _memSys_io_prog_rom_writeEnable_T = eq(ioctl.index, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 67:46]
    node memSys_io_prog_rom_writeEnable = and(ioctl.download, _memSys_io_prog_rom_writeEnable_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 67:32]
    wire memSys_io_prog_rom_mem : { wr : UInt<1>, addr : UInt<27>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 68:19]
    node _memSys_io_prog_rom_mem_wr_T = and(memSys_io_prog_rom_writeEnable, ioctl.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 69:27]
    connect memSys_io_prog_rom_mem.wr, _memSys_io_prog_rom_mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 69:12]
    when memSys_io_prog_rom_writeEnable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 70:23]
      connect ioctl.wait_n, memSys_io_prog_rom_mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 70:32]
    connect memSys_io_prog_rom_mem.addr, ioctl.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 71:14]
    node _memSys_io_prog_rom_mem_mask_T = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 72:21]
    connect memSys_io_prog_rom_mem.mask, _memSys_io_prog_rom_mem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 72:14]
    connect memSys_io_prog_rom_mem.din, ioctl.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 73:13]
    connect memSys.io.prog.rom, memSys_io_prog_rom_mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 127:22]
    node _memSys_io_prog_nvram_readEnable_T = eq(ioctl.index, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 79:43]
    node memSys_io_prog_nvram_readEnable = and(ioctl.upload, _memSys_io_prog_nvram_readEnable_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 79:29]
    node _memSys_io_prog_nvram_writeEnable_T = eq(ioctl.index, UInt<2>(0h2)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 80:46]
    node memSys_io_prog_nvram_writeEnable = and(ioctl.download, _memSys_io_prog_nvram_writeEnable_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 80:32]
    wire memSys_io_prog_nvram_mem : { rd : UInt<1>, wr : UInt<1>, addr : UInt<27>, mask : UInt<2>, din : UInt<16>, flip dout : UInt<16>, flip wait_n : UInt<1>, flip valid : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 81:19]
    node _memSys_io_prog_nvram_mem_rd_T = and(memSys_io_prog_nvram_readEnable, ioctl.rd) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 82:26]
    connect memSys_io_prog_nvram_mem.rd, _memSys_io_prog_nvram_mem_rd_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 82:12]
    node _memSys_io_prog_nvram_mem_wr_T = and(memSys_io_prog_nvram_writeEnable, ioctl.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 83:27]
    connect memSys_io_prog_nvram_mem.wr, _memSys_io_prog_nvram_mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 83:12]
    node _memSys_io_prog_nvram_T = or(memSys_io_prog_nvram_readEnable, memSys_io_prog_nvram_writeEnable) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 84:21]
    when _memSys_io_prog_nvram_T : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 84:37]
      connect ioctl.wait_n, memSys_io_prog_nvram_mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 84:46]
    connect memSys_io_prog_nvram_mem.addr, ioctl.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 85:14]
    node _memSys_io_prog_nvram_mem_mask_T = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 86:21]
    connect memSys_io_prog_nvram_mem.mask, _memSys_io_prog_nvram_mem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 86:14]
    connect memSys_io_prog_nvram_mem.din, ioctl.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 87:13]
    when memSys_io_prog_nvram_readEnable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 88:22]
      reg memSys_io_prog_nvram_view__ioctl_din_r : UInt<16>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 88:40]
      when memSys_io_prog_nvram_mem.valid : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 88:40]
        connect memSys_io_prog_nvram_view__ioctl_din_r, memSys_io_prog_nvram_mem.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 88:40]
      connect ioctl.din, memSys_io_prog_nvram_view__ioctl_din_r @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 88:28]
    connect memSys.io.prog.nvram, memSys_io_prog_nvram_mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 128:24]
    node _memSys_io_prog_done_T = eq(ioctl.download, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:32]
    reg memSys_io_prog_done_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    connect memSys_io_prog_done_REG, ioctl.download @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    node _memSys_io_prog_done_T_1 = and(_memSys_io_prog_done_T, memSys_io_prog_done_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:35]
    node _memSys_io_prog_done_T_2 = eq(ioctl.index, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 129:76]
    node _memSys_io_prog_done_T_3 = and(_memSys_io_prog_done_T_1, _memSys_io_prog_done_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 129:58]
    connect memSys.io.prog.done, _memSys_io_prog_done_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 129:23]
    connect ddr_1.io.mem, memSys.io.ddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 130:17]
    connect sdram_1.io.mem, memSys.io.sdram @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 131:19]
    inst videoSys of VideoSys @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 134:24]
    connect videoSys.clock, clock
    connect videoSys.reset, reset
    connect videoSys.io.videoClock, videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 135:26]
    connect videoSys.io.videoReset, videoReset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 136:26]
    node _videoSys_io_prog_video_writeEnable_T = eq(ioctl.index, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 106:46]
    node videoSys_io_prog_video_writeEnable = and(ioctl.download, _videoSys_io_prog_video_writeEnable_T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 106:32]
    wire videoSys_io_prog_video_mem : { wr : UInt<1>, addr : UInt<27>, mask : UInt<2>, din : UInt<16>, flip wait_n : UInt<1>} @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 107:19]
    node _videoSys_io_prog_video_mem_wr_T = and(videoSys_io_prog_video_writeEnable, ioctl.wr) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 108:27]
    connect videoSys_io_prog_video_mem.wr, _videoSys_io_prog_video_mem_wr_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 108:12]
    when videoSys_io_prog_video_writeEnable : @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 109:23]
      connect ioctl.wait_n, videoSys_io_prog_video_mem.wait_n @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 109:32]
    connect videoSys_io_prog_video_mem.addr, ioctl.addr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 110:14]
    node _videoSys_io_prog_video_mem_mask_T = mux(UInt<1>(0h1), UInt<2>(0h3), UInt<2>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 111:21]
    connect videoSys_io_prog_video_mem.mask, _videoSys_io_prog_video_mem_mask_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 111:14]
    connect videoSys_io_prog_video_mem.din, ioctl.dout @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mister/IOCTL.scala 112:13]
    connect videoSys.io.prog.video, videoSys_io_prog_video_mem @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 137:26]
    node _videoSys_io_prog_done_T = eq(ioctl.download, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:32]
    reg videoSys_io_prog_done_REG : UInt<1>, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    connect videoSys_io_prog_done_REG, ioctl.download @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:45]
    node _videoSys_io_prog_done_T_1 = and(_videoSys_io_prog_done_T, videoSys_io_prog_done_REG) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/Util.scala 165:35]
    node _videoSys_io_prog_done_T_2 = eq(ioctl.index, UInt<2>(0h3)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 138:78]
    node _videoSys_io_prog_done_T_3 = and(_videoSys_io_prog_done_T_1, _videoSys_io_prog_done_T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 138:60]
    connect videoSys.io.prog.done, _videoSys_io_prog_done_T_3 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 138:25]
    connect videoSys.io.options.gameIndex, options.gameIndex @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.flipVideo, options.flipVideo @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.sprite, options.sprite @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.layer[0], options.layer[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.layer[1], options.layer[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.layer[2], options.layer[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.service, options.service @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.compatibility, options.compatibility @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.rotate, options.rotate @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.offset.y, options.offset.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    connect videoSys.io.options.offset.x, options.offset.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 139:23]
    node _T = eq(memSys.io.ready, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 142:60]
    node _T_1 = or(cpuReset, _T) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 142:57]
    inst main of Main @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 142:86]
    connect main.clock, cpuClock
    connect main.reset, _T_1
    connect main.io.videoClock, videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 143:22]
    connect main.io.spriteClock, clock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 144:23]
    connect main.io.gameIndex, gameIndexReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 145:21]
    connect main.io.options.gameIndex, options.gameIndex @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.flipVideo, options.flipVideo @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.sprite, options.sprite @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.layer[0], options.layer[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.layer[1], options.layer[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.layer[2], options.layer[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.service, options.service @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.compatibility, options.compatibility @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.rotate, options.rotate @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.offset.y, options.offset.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.options.offset.x, options.offset.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 146:19]
    connect main.io.dips[0], dipsRegs.io.regs[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 147:16]
    connect main.io.dips[1], dipsRegs.io.regs[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 147:16]
    connect main.io.dips[2], dipsRegs.io.regs[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 147:16]
    connect main.io.dips[3], dipsRegs.io.regs[3] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 147:16]
    connect main.io.player, player @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 148:18]
    connect main.io.video.changeMode, videoSys.io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.regs.retrace.y, videoSys.io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.regs.retrace.x, videoSys.io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.regs.frontPorch.y, videoSys.io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.regs.frontPorch.x, videoSys.io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.regs.size.y, videoSys.io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.regs.size.x, videoSys.io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.vBlank, videoSys.io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.hBlank, videoSys.io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.vSync, videoSys.io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.hSync, videoSys.io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.pos.y, videoSys.io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.pos.x, videoSys.io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.displayEnable, videoSys.io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    connect main.io.video.clockEnable, videoSys.io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 149:17]
    inst main_io_progRom_freezer of ReadDataFreezer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 213:25]
    connect main_io_progRom_freezer.clock, clock
    connect main_io_progRom_freezer.reset, reset
    connect main_io_progRom_freezer.io.targetClock, cpuClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 214:28]
    connect memSys.io.progRom, main_io_progRom_freezer.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 215:20]
    connect main_io_progRom_freezer.io.in, main.io.progRom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 150:19]
    inst main_io_eeprom_freezer of DataFreezer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 226:25]
    connect main_io_eeprom_freezer.clock, clock
    connect main_io_eeprom_freezer.reset, reset
    connect main_io_eeprom_freezer.io.targetClock, cpuClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 227:28]
    connect memSys.io.eeprom, main_io_eeprom_freezer.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 228:20]
    connect main_io_eeprom_freezer.io.in, main.io.eeprom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 151:18]
    node _T_2 = eq(memSys.io.ready, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 154:61]
    node _T_3 = or(cpuReset, _T_2) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 154:58]
    inst sound of Sound @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 154:87]
    connect sound.clock, cpuClock
    connect sound.reset, _T_3
    connect sound.io.gameIndex, gameIndexReg @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 155:22]
    connect sound.io.gameConfig.sprite.zoom, gameConfig.sprite.zoom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.sprite.romOffset, gameConfig.sprite.romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.sprite.format, gameConfig.sprite.format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[0].paletteBank, gameConfig.layer[0].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[0].romOffset, gameConfig.layer[0].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[0].format, gameConfig.layer[0].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[1].paletteBank, gameConfig.layer[1].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[1].romOffset, gameConfig.layer[1].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[1].format, gameConfig.layer[1].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[2].paletteBank, gameConfig.layer[2].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[2].romOffset, gameConfig.layer[2].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.layer[2].format, gameConfig.layer[2].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.sound[0].romOffset, gameConfig.sound[0].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.sound[0].device, gameConfig.sound[0].device @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.sound[1].romOffset, gameConfig.sound[1].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.sound[1].device, gameConfig.sound[1].device @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.fillPalette, gameConfig.fillPalette @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.eepromOffset, gameConfig.eepromOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.progRomOffset, gameConfig.progRomOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect sound.io.gameConfig.granularity, gameConfig.granularity @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 156:23]
    connect main.io.soundCtrl, sound.io.ctrl @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 157:17]
    inst sound_io_rom_0_freezer of ReadDataFreezer_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 213:25]
    connect sound_io_rom_0_freezer.clock, clock
    connect sound_io_rom_0_freezer.reset, reset
    connect sound_io_rom_0_freezer.io.targetClock, cpuClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 214:28]
    connect memSys.io.soundRom[0], sound_io_rom_0_freezer.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 215:20]
    connect sound_io_rom_0_freezer.io.in, sound.io.rom[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 158:19]
    inst sound_io_rom_1_freezer of ReadDataFreezer_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 213:25]
    connect sound_io_rom_1_freezer.clock, clock
    connect sound_io_rom_1_freezer.reset, reset
    connect sound_io_rom_1_freezer.io.targetClock, cpuClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 214:28]
    connect memSys.io.soundRom[1], sound_io_rom_1_freezer.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 215:20]
    connect sound_io_rom_1_freezer.io.in, sound.io.rom[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 159:19]
    inst gpu of GPU @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 162:19]
    connect gpu.clock, clock
    connect gpu.reset, reset
    connect gpu.io.videoClock, videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 163:21]
    connect gpu.io.layerCtrl[0].enable, options.layer[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 165:32]
    connect gpu.io.layerCtrl[0].format, gameConfig.layer[0].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 166:32]
    connect main.io.gpuMem.layer[0].vram8x8, gpu.io.layerCtrl[0].vram8x8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 167:33]
    connect main.io.gpuMem.layer[0].vram16x16, gpu.io.layerCtrl[0].vram16x16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 168:35]
    connect main.io.gpuMem.layer[0].lineRam, gpu.io.layerCtrl[0].lineRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 169:33]
    inst gpu_io_layerCtrl_0_tileRom_crossing of Crossing @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 200:26]
    connect gpu_io_layerCtrl_0_tileRom_crossing.clock, clock
    connect gpu_io_layerCtrl_0_tileRom_crossing.reset, reset
    connect gpu_io_layerCtrl_0_tileRom_crossing.io.targetClock, videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 201:29]
    connect memSys.io.layerTileRom[0], gpu_io_layerCtrl_0_tileRom_crossing.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 202:21]
    connect gpu_io_layerCtrl_0_tileRom_crossing.io.in, gpu.io.layerCtrl[0].tileRom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 170:33]
    connect gpu.io.layerCtrl[0].regs.scroll.y, main.io.gpuMem.layer[0].regs.scroll.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[0].regs.scroll.x, main.io.gpuMem.layer[0].regs.scroll.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[0].regs.rowSelectEnable, main.io.gpuMem.layer[0].regs.rowSelectEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[0].regs.rowScrollEnable, main.io.gpuMem.layer[0].regs.rowScrollEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[0].regs.flipY, main.io.gpuMem.layer[0].regs.flipY @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[0].regs.flipX, main.io.gpuMem.layer[0].regs.flipX @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[0].regs.enable, main.io.gpuMem.layer[0].regs.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[0].regs.tileSize, main.io.gpuMem.layer[0].regs.tileSize @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[0].regs.priority, main.io.gpuMem.layer[0].regs.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].enable, options.layer[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 165:32]
    connect gpu.io.layerCtrl[1].format, gameConfig.layer[1].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 166:32]
    connect main.io.gpuMem.layer[1].vram8x8, gpu.io.layerCtrl[1].vram8x8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 167:33]
    connect main.io.gpuMem.layer[1].vram16x16, gpu.io.layerCtrl[1].vram16x16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 168:35]
    connect main.io.gpuMem.layer[1].lineRam, gpu.io.layerCtrl[1].lineRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 169:33]
    inst gpu_io_layerCtrl_1_tileRom_crossing of Crossing_1 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 200:26]
    connect gpu_io_layerCtrl_1_tileRom_crossing.clock, clock
    connect gpu_io_layerCtrl_1_tileRom_crossing.reset, reset
    connect gpu_io_layerCtrl_1_tileRom_crossing.io.targetClock, videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 201:29]
    connect memSys.io.layerTileRom[1], gpu_io_layerCtrl_1_tileRom_crossing.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 202:21]
    connect gpu_io_layerCtrl_1_tileRom_crossing.io.in, gpu.io.layerCtrl[1].tileRom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 170:33]
    connect gpu.io.layerCtrl[1].regs.scroll.y, main.io.gpuMem.layer[1].regs.scroll.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].regs.scroll.x, main.io.gpuMem.layer[1].regs.scroll.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].regs.rowSelectEnable, main.io.gpuMem.layer[1].regs.rowSelectEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].regs.rowScrollEnable, main.io.gpuMem.layer[1].regs.rowScrollEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].regs.flipY, main.io.gpuMem.layer[1].regs.flipY @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].regs.flipX, main.io.gpuMem.layer[1].regs.flipX @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].regs.enable, main.io.gpuMem.layer[1].regs.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].regs.tileSize, main.io.gpuMem.layer[1].regs.tileSize @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[1].regs.priority, main.io.gpuMem.layer[1].regs.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].enable, options.layer[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 165:32]
    connect gpu.io.layerCtrl[2].format, gameConfig.layer[2].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 166:32]
    connect main.io.gpuMem.layer[2].vram8x8, gpu.io.layerCtrl[2].vram8x8 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 167:33]
    connect main.io.gpuMem.layer[2].vram16x16, gpu.io.layerCtrl[2].vram16x16 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 168:35]
    connect main.io.gpuMem.layer[2].lineRam, gpu.io.layerCtrl[2].lineRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 169:33]
    inst gpu_io_layerCtrl_2_tileRom_crossing of Crossing_2 @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 200:26]
    connect gpu_io_layerCtrl_2_tileRom_crossing.clock, clock
    connect gpu_io_layerCtrl_2_tileRom_crossing.reset, reset
    connect gpu_io_layerCtrl_2_tileRom_crossing.io.targetClock, videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 201:29]
    connect memSys.io.layerTileRom[2], gpu_io_layerCtrl_2_tileRom_crossing.io.out @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/arcadia/src/mem/Crossing.scala 202:21]
    connect gpu_io_layerCtrl_2_tileRom_crossing.io.in, gpu.io.layerCtrl[2].tileRom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 170:33]
    connect gpu.io.layerCtrl[2].regs.scroll.y, main.io.gpuMem.layer[2].regs.scroll.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].regs.scroll.x, main.io.gpuMem.layer[2].regs.scroll.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].regs.rowSelectEnable, main.io.gpuMem.layer[2].regs.rowSelectEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].regs.rowScrollEnable, main.io.gpuMem.layer[2].regs.rowScrollEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].regs.flipY, main.io.gpuMem.layer[2].regs.flipY @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].regs.flipX, main.io.gpuMem.layer[2].regs.flipX @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].regs.enable, main.io.gpuMem.layer[2].regs.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].regs.tileSize, main.io.gpuMem.layer[2].regs.tileSize @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.layerCtrl[2].regs.priority, main.io.gpuMem.layer[2].regs.priority @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 171:30]
    connect gpu.io.spriteCtrl.enable, options.sprite @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 173:28]
    connect gpu.io.spriteCtrl.format, gameConfig.sprite.format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 174:28]
    connect gpu.io.spriteCtrl.start, vBlankFalling @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 175:27]
    connect gpu.io.spriteCtrl.zoom, gameConfig.sprite.zoom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 176:26]
    connect main.io.gpuMem.sprite.vram, gpu.io.spriteCtrl.vram @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 177:26]
    connect memSys.io.spriteTileRom, gpu.io.spriteCtrl.tileRom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 178:29]
    connect gpu.io.spriteCtrl.regs.vFlip, main.io.gpuMem.sprite.regs.vFlip @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 179:26]
    connect gpu.io.spriteCtrl.regs.hFlip, main.io.gpuMem.sprite.regs.hFlip @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 179:26]
    connect gpu.io.spriteCtrl.regs.fixed, main.io.gpuMem.sprite.regs.fixed @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 179:26]
    connect gpu.io.spriteCtrl.regs.bank, main.io.gpuMem.sprite.regs.bank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 179:26]
    connect gpu.io.spriteCtrl.regs.offset.y, main.io.gpuMem.sprite.regs.offset.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 179:26]
    connect gpu.io.spriteCtrl.regs.offset.x, main.io.gpuMem.sprite.regs.offset.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 179:26]
    connect gpu.io.gameConfig.sprite.zoom, gameConfig.sprite.zoom @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.sprite.romOffset, gameConfig.sprite.romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.sprite.format, gameConfig.sprite.format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[0].paletteBank, gameConfig.layer[0].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[0].romOffset, gameConfig.layer[0].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[0].format, gameConfig.layer[0].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[1].paletteBank, gameConfig.layer[1].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[1].romOffset, gameConfig.layer[1].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[1].format, gameConfig.layer[1].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[2].paletteBank, gameConfig.layer[2].paletteBank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[2].romOffset, gameConfig.layer[2].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.layer[2].format, gameConfig.layer[2].format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.sound[0].romOffset, gameConfig.sound[0].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.sound[0].device, gameConfig.sound[0].device @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.sound[1].romOffset, gameConfig.sound[1].romOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.sound[1].device, gameConfig.sound[1].device @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.fillPalette, gameConfig.fillPalette @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.eepromOffset, gameConfig.eepromOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.progRomOffset, gameConfig.progRomOffset @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.gameConfig.granularity, gameConfig.granularity @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 180:21]
    connect gpu.io.options.gameIndex, options.gameIndex @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.flipVideo, options.flipVideo @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.sprite, options.sprite @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.layer[0], options.layer[0] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.layer[1], options.layer[1] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.layer[2], options.layer[2] @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.service, options.service @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.compatibility, options.compatibility @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.rotate, options.rotate @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.offset.y, options.offset.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.options.offset.x, options.offset.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 181:18]
    connect gpu.io.video.changeMode, videoSys.io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.regs.retrace.y, videoSys.io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.regs.retrace.x, videoSys.io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.regs.frontPorch.y, videoSys.io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.regs.frontPorch.x, videoSys.io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.regs.size.y, videoSys.io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.regs.size.x, videoSys.io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.vBlank, videoSys.io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.hBlank, videoSys.io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.vSync, videoSys.io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.hSync, videoSys.io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.pos.y, videoSys.io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.pos.x, videoSys.io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.displayEnable, videoSys.io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect gpu.io.video.clockEnable, videoSys.io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 182:16]
    connect main.io.gpuMem.paletteRam, gpu.io.paletteRam @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 183:21]
    inst spriteFrameBuffer of SpriteFrameBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 186:33]
    connect spriteFrameBuffer.clock, clock
    connect spriteFrameBuffer.reset, reset
    connect spriteFrameBuffer.io.videoClock, videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 187:35]
    connect spriteFrameBuffer.io.enable, memSys.io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 188:31]
    connect spriteFrameBuffer.io.swap, main.io.spriteFrameBufferSwap @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 189:29]
    connect spriteFrameBuffer.io.video.changeMode, videoSys.io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.regs.retrace.y, videoSys.io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.regs.retrace.x, videoSys.io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.regs.frontPorch.y, videoSys.io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.regs.frontPorch.x, videoSys.io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.regs.size.y, videoSys.io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.regs.size.x, videoSys.io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.vBlank, videoSys.io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.hBlank, videoSys.io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.vSync, videoSys.io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.hSync, videoSys.io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.pos.y, videoSys.io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.pos.x, videoSys.io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.displayEnable, videoSys.io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.video.clockEnable, videoSys.io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 190:30]
    connect spriteFrameBuffer.io.lineBuffer, gpu.io.spriteLineBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 191:35]
    connect spriteFrameBuffer.io.frameBuffer, gpu.io.spriteFrameBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 192:36]
    connect memSys.io.spriteFrameBuffer, spriteFrameBuffer.io.ddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 193:28]
    inst systemFrameBuffer of SystemFrameBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 196:33]
    connect systemFrameBuffer.clock, clock
    connect systemFrameBuffer.reset, reset
    connect systemFrameBuffer.io.videoClock, videoClock @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 197:35]
    connect systemFrameBuffer.io.enable, memSys.io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 198:31]
    connect systemFrameBuffer.io.rotate, options.rotate @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 199:31]
    node _systemFrameBuffer_io_forceBlank_T = eq(memSys.io.ready, UInt<1>(0h0)) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 200:38]
    connect systemFrameBuffer.io.forceBlank, _systemFrameBuffer_io_forceBlank_T @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 200:35]
    connect systemFrameBuffer.io.video.changeMode, videoSys.io.video.changeMode @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.regs.retrace.y, videoSys.io.video.regs.retrace.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.regs.retrace.x, videoSys.io.video.regs.retrace.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.regs.frontPorch.y, videoSys.io.video.regs.frontPorch.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.regs.frontPorch.x, videoSys.io.video.regs.frontPorch.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.regs.size.y, videoSys.io.video.regs.size.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.regs.size.x, videoSys.io.video.regs.size.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.vBlank, videoSys.io.video.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.hBlank, videoSys.io.video.hBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.vSync, videoSys.io.video.vSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.hSync, videoSys.io.video.hSync @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.pos.y, videoSys.io.video.pos.y @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.pos.x, videoSys.io.video.pos.x @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.displayEnable, videoSys.io.video.displayEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect systemFrameBuffer.io.video.clockEnable, videoSys.io.video.clockEnable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 201:30]
    connect frameBufferCtrl.forceBlank, systemFrameBuffer.io.frameBufferCtrl.forceBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect systemFrameBuffer.io.frameBufferCtrl.lowLat, frameBufferCtrl.lowLat @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect systemFrameBuffer.io.frameBufferCtrl.vBlank, frameBufferCtrl.vBlank @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect frameBufferCtrl.stride, systemFrameBuffer.io.frameBufferCtrl.stride @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect frameBufferCtrl.baseAddr, systemFrameBuffer.io.frameBufferCtrl.baseAddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect frameBufferCtrl.format, systemFrameBuffer.io.frameBufferCtrl.format @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect frameBufferCtrl.vSize, systemFrameBuffer.io.frameBufferCtrl.vSize @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect frameBufferCtrl.hSize, systemFrameBuffer.io.frameBufferCtrl.hSize @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect frameBufferCtrl.enable, systemFrameBuffer.io.frameBufferCtrl.enable @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 202:40]
    connect systemFrameBuffer.io.frameBuffer, gpu.io.systemFrameBuffer @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 203:36]
    connect memSys.io.systemFrameBuffer, systemFrameBuffer.io.ddr @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 204:28]
    connect video, videoSys.io.video @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 207:12]
    connect rgb, gpu.io.rgb @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 208:10]
    connect audio, sound.io.audio @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 209:12]
    connect led.power, UInt<1>(0h0) @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 210:16]
    connect led.disk, ioctl.download @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 211:15]
    connect led.user, memSys.io.ready @[Users/schuylereldridge/repos/github.com/MiSTer-devel/Arcade-Cave_MiSTer/cave/src/Cave.scala 212:15]

