// Seed: 2288737103
module module_0 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wand id_9,
    input supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    output wor id_13,
    output supply0 id_14,
    input wire id_15
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5
);
  supply0 id_7;
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_5, id_1, id_0, id_3, id_3, id_7, id_1, id_3, id_7, id_4, id_0, id_0, id_7, id_5, id_0
  );
  assign id_7 = id_3;
  wor  id_10 = 1;
  wire id_11;
endmodule
