#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* I2C_SCB */
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2C_SCB_IRQ */
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x100u
#define I2C_SCB_IRQ__INTC_NUMBER 8u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_SCBCLK */
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_SCBCLK__DIV_ID 0x00000042u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu

/* I2C_scl */
#define I2C_scl__0__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__0__SHIFT 0
#define I2C_scl__DR CYREG_GPIO_PRT4_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT4_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_GPIO_PRT4_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_GPIO_PRT4_PS
#define I2C_scl__SHIFT 0

/* I2C_sda */
#define I2C_sda__0__DR CYREG_GPIO_PRT4_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT4_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PC CYREG_GPIO_PRT4_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_sda__0__PORT 4u
#define I2C_sda__0__PS CYREG_GPIO_PRT4_PS
#define I2C_sda__0__SHIFT 1
#define I2C_sda__DR CYREG_GPIO_PRT4_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT4_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT4_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT4_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT4_INTR
#define I2C_sda__MASK 0x02u
#define I2C_sda__PC CYREG_GPIO_PRT4_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT4_PC2
#define I2C_sda__PORT 4u
#define I2C_sda__PS CYREG_GPIO_PRT4_PS
#define I2C_sda__SHIFT 1

/* Pin_1 */
#define Pin_1__0__DR CYREG_GPIO_PRT4_DR
#define Pin_1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Pin_1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Pin_1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Pin_1__0__HSIOM_MASK 0x00F00000u
#define Pin_1__0__HSIOM_SHIFT 20u
#define Pin_1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Pin_1__0__INTR CYREG_GPIO_PRT4_INTR
#define Pin_1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Pin_1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Pin_1__0__MASK 0x20u
#define Pin_1__0__PC CYREG_GPIO_PRT4_PC
#define Pin_1__0__PC2 CYREG_GPIO_PRT4_PC2
#define Pin_1__0__PORT 4u
#define Pin_1__0__PS CYREG_GPIO_PRT4_PS
#define Pin_1__0__SHIFT 5
#define Pin_1__DR CYREG_GPIO_PRT4_DR
#define Pin_1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Pin_1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Pin_1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Pin_1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Pin_1__INTR CYREG_GPIO_PRT4_INTR
#define Pin_1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Pin_1__INTSTAT CYREG_GPIO_PRT4_INTR
#define Pin_1__MASK 0x20u
#define Pin_1__PC CYREG_GPIO_PRT4_PC
#define Pin_1__PC2 CYREG_GPIO_PRT4_PC2
#define Pin_1__PORT 4u
#define Pin_1__PS CYREG_GPIO_PRT4_PS
#define Pin_1__SHIFT 5

/* Pin_2 */
#define Pin_2__0__DR CYREG_GPIO_PRT4_DR
#define Pin_2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Pin_2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Pin_2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Pin_2__0__HSIOM_MASK 0x0F000000u
#define Pin_2__0__HSIOM_SHIFT 24u
#define Pin_2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Pin_2__0__INTR CYREG_GPIO_PRT4_INTR
#define Pin_2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Pin_2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Pin_2__0__MASK 0x40u
#define Pin_2__0__PC CYREG_GPIO_PRT4_PC
#define Pin_2__0__PC2 CYREG_GPIO_PRT4_PC2
#define Pin_2__0__PORT 4u
#define Pin_2__0__PS CYREG_GPIO_PRT4_PS
#define Pin_2__0__SHIFT 6
#define Pin_2__DR CYREG_GPIO_PRT4_DR
#define Pin_2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Pin_2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Pin_2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Pin_2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Pin_2__INTR CYREG_GPIO_PRT4_INTR
#define Pin_2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Pin_2__INTSTAT CYREG_GPIO_PRT4_INTR
#define Pin_2__MASK 0x40u
#define Pin_2__PC CYREG_GPIO_PRT4_PC
#define Pin_2__PC2 CYREG_GPIO_PRT4_PC2
#define Pin_2__PORT 4u
#define Pin_2__PS CYREG_GPIO_PRT4_PS
#define Pin_2__SHIFT 6

/* Enc1CW */
#define Enc1CW__0__DR CYREG_GPIO_PRT1_DR
#define Enc1CW__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Enc1CW__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Enc1CW__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Enc1CW__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Enc1CW__0__HSIOM_MASK 0x000F0000u
#define Enc1CW__0__HSIOM_SHIFT 16u
#define Enc1CW__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc1CW__0__INTR CYREG_GPIO_PRT1_INTR
#define Enc1CW__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc1CW__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Enc1CW__0__MASK 0x10u
#define Enc1CW__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Enc1CW__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Enc1CW__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Enc1CW__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Enc1CW__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Enc1CW__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Enc1CW__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Enc1CW__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Enc1CW__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Enc1CW__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Enc1CW__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Enc1CW__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Enc1CW__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Enc1CW__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Enc1CW__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Enc1CW__0__PC CYREG_GPIO_PRT1_PC
#define Enc1CW__0__PC2 CYREG_GPIO_PRT1_PC2
#define Enc1CW__0__PORT 1u
#define Enc1CW__0__PS CYREG_GPIO_PRT1_PS
#define Enc1CW__0__SHIFT 4
#define Enc1CW__DR CYREG_GPIO_PRT1_DR
#define Enc1CW__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Enc1CW__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Enc1CW__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Enc1CW__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc1CW__INTR CYREG_GPIO_PRT1_INTR
#define Enc1CW__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc1CW__INTSTAT CYREG_GPIO_PRT1_INTR
#define Enc1CW__MASK 0x10u
#define Enc1CW__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Enc1CW__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Enc1CW__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Enc1CW__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Enc1CW__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Enc1CW__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Enc1CW__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Enc1CW__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Enc1CW__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Enc1CW__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Enc1CW__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Enc1CW__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Enc1CW__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Enc1CW__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Enc1CW__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Enc1CW__PC CYREG_GPIO_PRT1_PC
#define Enc1CW__PC2 CYREG_GPIO_PRT1_PC2
#define Enc1CW__PORT 1u
#define Enc1CW__PS CYREG_GPIO_PRT1_PS
#define Enc1CW__SHIFT 4

/* Enc2CW */
#define Enc2CW__0__DR CYREG_GPIO_PRT1_DR
#define Enc2CW__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Enc2CW__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Enc2CW__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Enc2CW__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Enc2CW__0__HSIOM_MASK 0xF0000000u
#define Enc2CW__0__HSIOM_SHIFT 28u
#define Enc2CW__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc2CW__0__INTR CYREG_GPIO_PRT1_INTR
#define Enc2CW__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc2CW__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Enc2CW__0__MASK 0x80u
#define Enc2CW__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Enc2CW__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Enc2CW__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Enc2CW__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Enc2CW__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Enc2CW__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Enc2CW__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Enc2CW__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Enc2CW__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Enc2CW__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Enc2CW__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Enc2CW__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Enc2CW__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Enc2CW__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Enc2CW__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Enc2CW__0__PC CYREG_GPIO_PRT1_PC
#define Enc2CW__0__PC2 CYREG_GPIO_PRT1_PC2
#define Enc2CW__0__PORT 1u
#define Enc2CW__0__PS CYREG_GPIO_PRT1_PS
#define Enc2CW__0__SHIFT 7
#define Enc2CW__DR CYREG_GPIO_PRT1_DR
#define Enc2CW__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Enc2CW__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Enc2CW__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Enc2CW__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc2CW__INTR CYREG_GPIO_PRT1_INTR
#define Enc2CW__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc2CW__INTSTAT CYREG_GPIO_PRT1_INTR
#define Enc2CW__MASK 0x80u
#define Enc2CW__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Enc2CW__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Enc2CW__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Enc2CW__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Enc2CW__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Enc2CW__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Enc2CW__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Enc2CW__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Enc2CW__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Enc2CW__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Enc2CW__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Enc2CW__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Enc2CW__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Enc2CW__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Enc2CW__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Enc2CW__PC CYREG_GPIO_PRT1_PC
#define Enc2CW__PC2 CYREG_GPIO_PRT1_PC2
#define Enc2CW__PORT 1u
#define Enc2CW__PS CYREG_GPIO_PRT1_PS
#define Enc2CW__SHIFT 7

/* Enc3CW */
#define Enc3CW__0__DR CYREG_GPIO_PRT2_DR
#define Enc3CW__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Enc3CW__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Enc3CW__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Enc3CW__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Enc3CW__0__HSIOM_MASK 0x000000F0u
#define Enc3CW__0__HSIOM_SHIFT 4u
#define Enc3CW__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc3CW__0__INTR CYREG_GPIO_PRT2_INTR
#define Enc3CW__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc3CW__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Enc3CW__0__MASK 0x02u
#define Enc3CW__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enc3CW__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enc3CW__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enc3CW__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enc3CW__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enc3CW__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enc3CW__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enc3CW__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enc3CW__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enc3CW__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enc3CW__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enc3CW__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enc3CW__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enc3CW__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enc3CW__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enc3CW__0__PC CYREG_GPIO_PRT2_PC
#define Enc3CW__0__PC2 CYREG_GPIO_PRT2_PC2
#define Enc3CW__0__PORT 2u
#define Enc3CW__0__PS CYREG_GPIO_PRT2_PS
#define Enc3CW__0__SHIFT 1
#define Enc3CW__DR CYREG_GPIO_PRT2_DR
#define Enc3CW__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Enc3CW__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Enc3CW__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Enc3CW__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc3CW__INTR CYREG_GPIO_PRT2_INTR
#define Enc3CW__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc3CW__INTSTAT CYREG_GPIO_PRT2_INTR
#define Enc3CW__MASK 0x02u
#define Enc3CW__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enc3CW__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enc3CW__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enc3CW__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enc3CW__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enc3CW__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enc3CW__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enc3CW__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enc3CW__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enc3CW__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enc3CW__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enc3CW__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enc3CW__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enc3CW__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enc3CW__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enc3CW__PC CYREG_GPIO_PRT2_PC
#define Enc3CW__PC2 CYREG_GPIO_PRT2_PC2
#define Enc3CW__PORT 2u
#define Enc3CW__PS CYREG_GPIO_PRT2_PS
#define Enc3CW__SHIFT 1

/* Enc4CW */
#define Enc4CW__0__DR CYREG_GPIO_PRT2_DR
#define Enc4CW__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Enc4CW__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Enc4CW__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Enc4CW__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Enc4CW__0__HSIOM_MASK 0x0000F000u
#define Enc4CW__0__HSIOM_SHIFT 12u
#define Enc4CW__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc4CW__0__INTR CYREG_GPIO_PRT2_INTR
#define Enc4CW__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc4CW__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Enc4CW__0__MASK 0x08u
#define Enc4CW__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enc4CW__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enc4CW__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enc4CW__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enc4CW__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enc4CW__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enc4CW__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enc4CW__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enc4CW__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enc4CW__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enc4CW__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enc4CW__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enc4CW__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enc4CW__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enc4CW__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enc4CW__0__PC CYREG_GPIO_PRT2_PC
#define Enc4CW__0__PC2 CYREG_GPIO_PRT2_PC2
#define Enc4CW__0__PORT 2u
#define Enc4CW__0__PS CYREG_GPIO_PRT2_PS
#define Enc4CW__0__SHIFT 3
#define Enc4CW__DR CYREG_GPIO_PRT2_DR
#define Enc4CW__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Enc4CW__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Enc4CW__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Enc4CW__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc4CW__INTR CYREG_GPIO_PRT2_INTR
#define Enc4CW__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc4CW__INTSTAT CYREG_GPIO_PRT2_INTR
#define Enc4CW__MASK 0x08u
#define Enc4CW__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enc4CW__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enc4CW__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enc4CW__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enc4CW__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enc4CW__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enc4CW__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enc4CW__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enc4CW__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enc4CW__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enc4CW__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enc4CW__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enc4CW__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enc4CW__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enc4CW__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enc4CW__PC CYREG_GPIO_PRT2_PC
#define Enc4CW__PC2 CYREG_GPIO_PRT2_PC2
#define Enc4CW__PORT 2u
#define Enc4CW__PS CYREG_GPIO_PRT2_PS
#define Enc4CW__SHIFT 3

/* QuadD1_cy_m0s8_tcpwm_1 */
#define QuadD1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define QuadD1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define QuadD1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define QuadD1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define QuadD1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define QuadD1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define QuadD1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define QuadD1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define QuadD1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define QuadD1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define QuadD1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define QuadD1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define QuadD1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define QuadD1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define QuadD1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* QuadD2_cy_m0s8_tcpwm_1 */
#define QuadD2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define QuadD2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define QuadD2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define QuadD2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define QuadD2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define QuadD2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define QuadD2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define QuadD2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define QuadD2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define QuadD2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define QuadD2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define QuadD2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define QuadD2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define QuadD2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define QuadD2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* QuadD3_cy_m0s8_tcpwm_1 */
#define QuadD3_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define QuadD3_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define QuadD3_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define QuadD3_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define QuadD3_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define QuadD3_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define QuadD3_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define QuadD3_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define QuadD3_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define QuadD3_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define QuadD3_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define QuadD3_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define QuadD3_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define QuadD3_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define QuadD3_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* QuadD4_cy_m0s8_tcpwm_1 */
#define QuadD4_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define QuadD4_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define QuadD4_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define QuadD4_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define QuadD4_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define QuadD4_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define QuadD4_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define QuadD4_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define QuadD4_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define QuadD4_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define QuadD4_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3
#define QuadD4_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define QuadD4_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define QuadD4_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define QuadD4_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL14
#define Clock_2__DIV_ID 0x00000043u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Enc1CCW */
#define Enc1CCW__0__DR CYREG_GPIO_PRT1_DR
#define Enc1CCW__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Enc1CCW__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Enc1CCW__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Enc1CCW__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Enc1CCW__0__HSIOM_MASK 0x00F00000u
#define Enc1CCW__0__HSIOM_SHIFT 20u
#define Enc1CCW__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc1CCW__0__INTR CYREG_GPIO_PRT1_INTR
#define Enc1CCW__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc1CCW__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Enc1CCW__0__MASK 0x20u
#define Enc1CCW__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Enc1CCW__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Enc1CCW__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Enc1CCW__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Enc1CCW__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Enc1CCW__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Enc1CCW__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Enc1CCW__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Enc1CCW__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Enc1CCW__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Enc1CCW__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Enc1CCW__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Enc1CCW__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Enc1CCW__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Enc1CCW__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Enc1CCW__0__PC CYREG_GPIO_PRT1_PC
#define Enc1CCW__0__PC2 CYREG_GPIO_PRT1_PC2
#define Enc1CCW__0__PORT 1u
#define Enc1CCW__0__PS CYREG_GPIO_PRT1_PS
#define Enc1CCW__0__SHIFT 5
#define Enc1CCW__DR CYREG_GPIO_PRT1_DR
#define Enc1CCW__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Enc1CCW__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Enc1CCW__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Enc1CCW__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc1CCW__INTR CYREG_GPIO_PRT1_INTR
#define Enc1CCW__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc1CCW__INTSTAT CYREG_GPIO_PRT1_INTR
#define Enc1CCW__MASK 0x20u
#define Enc1CCW__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Enc1CCW__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Enc1CCW__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Enc1CCW__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Enc1CCW__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Enc1CCW__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Enc1CCW__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Enc1CCW__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Enc1CCW__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Enc1CCW__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Enc1CCW__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Enc1CCW__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Enc1CCW__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Enc1CCW__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Enc1CCW__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Enc1CCW__PC CYREG_GPIO_PRT1_PC
#define Enc1CCW__PC2 CYREG_GPIO_PRT1_PC2
#define Enc1CCW__PORT 1u
#define Enc1CCW__PS CYREG_GPIO_PRT1_PS
#define Enc1CCW__SHIFT 5

/* Enc2CCW */
#define Enc2CCW__0__DR CYREG_GPIO_PRT1_DR
#define Enc2CCW__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Enc2CCW__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Enc2CCW__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Enc2CCW__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Enc2CCW__0__HSIOM_MASK 0x0F000000u
#define Enc2CCW__0__HSIOM_SHIFT 24u
#define Enc2CCW__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc2CCW__0__INTR CYREG_GPIO_PRT1_INTR
#define Enc2CCW__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc2CCW__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Enc2CCW__0__MASK 0x40u
#define Enc2CCW__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Enc2CCW__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Enc2CCW__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Enc2CCW__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Enc2CCW__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Enc2CCW__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Enc2CCW__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Enc2CCW__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Enc2CCW__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Enc2CCW__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Enc2CCW__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Enc2CCW__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Enc2CCW__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Enc2CCW__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Enc2CCW__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Enc2CCW__0__PC CYREG_GPIO_PRT1_PC
#define Enc2CCW__0__PC2 CYREG_GPIO_PRT1_PC2
#define Enc2CCW__0__PORT 1u
#define Enc2CCW__0__PS CYREG_GPIO_PRT1_PS
#define Enc2CCW__0__SHIFT 6
#define Enc2CCW__DR CYREG_GPIO_PRT1_DR
#define Enc2CCW__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Enc2CCW__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Enc2CCW__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Enc2CCW__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc2CCW__INTR CYREG_GPIO_PRT1_INTR
#define Enc2CCW__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Enc2CCW__INTSTAT CYREG_GPIO_PRT1_INTR
#define Enc2CCW__MASK 0x40u
#define Enc2CCW__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Enc2CCW__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Enc2CCW__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Enc2CCW__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Enc2CCW__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Enc2CCW__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Enc2CCW__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Enc2CCW__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Enc2CCW__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Enc2CCW__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Enc2CCW__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Enc2CCW__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Enc2CCW__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Enc2CCW__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Enc2CCW__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Enc2CCW__PC CYREG_GPIO_PRT1_PC
#define Enc2CCW__PC2 CYREG_GPIO_PRT1_PC2
#define Enc2CCW__PORT 1u
#define Enc2CCW__PS CYREG_GPIO_PRT1_PS
#define Enc2CCW__SHIFT 6

/* Enc3CCW */
#define Enc3CCW__0__DR CYREG_GPIO_PRT2_DR
#define Enc3CCW__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Enc3CCW__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Enc3CCW__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Enc3CCW__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Enc3CCW__0__HSIOM_MASK 0x0000000Fu
#define Enc3CCW__0__HSIOM_SHIFT 0u
#define Enc3CCW__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc3CCW__0__INTR CYREG_GPIO_PRT2_INTR
#define Enc3CCW__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc3CCW__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Enc3CCW__0__MASK 0x01u
#define Enc3CCW__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enc3CCW__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enc3CCW__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enc3CCW__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enc3CCW__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enc3CCW__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enc3CCW__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enc3CCW__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enc3CCW__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enc3CCW__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enc3CCW__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enc3CCW__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enc3CCW__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enc3CCW__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enc3CCW__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enc3CCW__0__PC CYREG_GPIO_PRT2_PC
#define Enc3CCW__0__PC2 CYREG_GPIO_PRT2_PC2
#define Enc3CCW__0__PORT 2u
#define Enc3CCW__0__PS CYREG_GPIO_PRT2_PS
#define Enc3CCW__0__SHIFT 0
#define Enc3CCW__DR CYREG_GPIO_PRT2_DR
#define Enc3CCW__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Enc3CCW__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Enc3CCW__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Enc3CCW__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc3CCW__INTR CYREG_GPIO_PRT2_INTR
#define Enc3CCW__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc3CCW__INTSTAT CYREG_GPIO_PRT2_INTR
#define Enc3CCW__MASK 0x01u
#define Enc3CCW__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enc3CCW__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enc3CCW__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enc3CCW__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enc3CCW__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enc3CCW__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enc3CCW__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enc3CCW__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enc3CCW__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enc3CCW__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enc3CCW__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enc3CCW__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enc3CCW__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enc3CCW__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enc3CCW__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enc3CCW__PC CYREG_GPIO_PRT2_PC
#define Enc3CCW__PC2 CYREG_GPIO_PRT2_PC2
#define Enc3CCW__PORT 2u
#define Enc3CCW__PS CYREG_GPIO_PRT2_PS
#define Enc3CCW__SHIFT 0

/* Enc4CCW */
#define Enc4CCW__0__DR CYREG_GPIO_PRT2_DR
#define Enc4CCW__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Enc4CCW__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Enc4CCW__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Enc4CCW__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Enc4CCW__0__HSIOM_MASK 0x00000F00u
#define Enc4CCW__0__HSIOM_SHIFT 8u
#define Enc4CCW__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc4CCW__0__INTR CYREG_GPIO_PRT2_INTR
#define Enc4CCW__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc4CCW__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Enc4CCW__0__MASK 0x04u
#define Enc4CCW__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enc4CCW__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enc4CCW__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enc4CCW__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enc4CCW__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enc4CCW__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enc4CCW__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enc4CCW__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enc4CCW__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enc4CCW__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enc4CCW__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enc4CCW__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enc4CCW__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enc4CCW__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enc4CCW__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enc4CCW__0__PC CYREG_GPIO_PRT2_PC
#define Enc4CCW__0__PC2 CYREG_GPIO_PRT2_PC2
#define Enc4CCW__0__PORT 2u
#define Enc4CCW__0__PS CYREG_GPIO_PRT2_PS
#define Enc4CCW__0__SHIFT 2
#define Enc4CCW__DR CYREG_GPIO_PRT2_DR
#define Enc4CCW__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Enc4CCW__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Enc4CCW__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Enc4CCW__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc4CCW__INTR CYREG_GPIO_PRT2_INTR
#define Enc4CCW__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Enc4CCW__INTSTAT CYREG_GPIO_PRT2_INTR
#define Enc4CCW__MASK 0x04u
#define Enc4CCW__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Enc4CCW__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Enc4CCW__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Enc4CCW__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Enc4CCW__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Enc4CCW__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Enc4CCW__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Enc4CCW__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Enc4CCW__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Enc4CCW__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Enc4CCW__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Enc4CCW__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Enc4CCW__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Enc4CCW__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Enc4CCW__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Enc4CCW__PC CYREG_GPIO_PRT2_PC
#define Enc4CCW__PC2 CYREG_GPIO_PRT2_PC2
#define Enc4CCW__PORT 2u
#define Enc4CCW__PS CYREG_GPIO_PRT2_PS
#define Enc4CCW__SHIFT 2

/* CapSense_Cmod */
#define CapSense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2
#define CapSense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2
#define CapSense_Cmod__DR CYREG_GPIO_PRT4_DR
#define CapSense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_GPIO_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_GPIO_PRT4_PS
#define CapSense_Cmod__SHIFT 2

/* CapSense_CSD_FFB */
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD0_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD0_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD0_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD0_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD0_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_PWM CYREG_CSD0_PWM
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD0_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
#define CapSense_IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16

/* CapSense_IDAC2_cy_psoc4_idac */
#define CapSense_IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4
#define CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17

/* CapSense_ISR */
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x20000u
#define CapSense_ISR__INTC_NUMBER 17u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_SampleClk */
#define CapSense_SampleClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define CapSense_SampleClk__DIV_ID 0x00000040u
#define CapSense_SampleClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_SampleClk__PA_DIV_ID 0x000000FFu

/* CapSense_SenseClk */
#define CapSense_SenseClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define CapSense_SenseClk__DIV_ID 0x00000041u
#define CapSense_SenseClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CapSense_SenseClk__PA_DIV_ID 0x000000FFu

/* CapSense_Sns */
#define CapSense_Sns__0__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__0__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__0__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__0__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__0__PORT 0u
#define CapSense_Sns__0__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__0__SHIFT 0
#define CapSense_Sns__1__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__1__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__1__HSIOM_SHIFT 4u
#define CapSense_Sns__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__1__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__1__MASK 0x02u
#define CapSense_Sns__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__1__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__1__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__1__PORT 0u
#define CapSense_Sns__1__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__1__SHIFT 1
#define CapSense_Sns__10__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__10__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__10__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__10__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__10__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__10__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__10__HSIOM_SHIFT 8u
#define CapSense_Sns__10__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__10__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__10__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__10__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__10__MASK 0x04u
#define CapSense_Sns__10__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__10__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__10__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__10__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__10__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__10__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__10__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__10__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__10__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__10__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__10__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__10__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__10__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__10__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__10__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__10__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__10__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__10__PORT 1u
#define CapSense_Sns__10__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__10__SHIFT 2
#define CapSense_Sns__11__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__11__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__11__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__11__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__11__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__11__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__11__HSIOM_SHIFT 12u
#define CapSense_Sns__11__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__11__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__11__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__11__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__11__MASK 0x08u
#define CapSense_Sns__11__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__11__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__11__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__11__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__11__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__11__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__11__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__11__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__11__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__11__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__11__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__11__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__11__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__11__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__11__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__11__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__11__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__11__PORT 1u
#define CapSense_Sns__11__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__11__SHIFT 3
#define CapSense_Sns__2__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__2__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__2__HSIOM_SHIFT 8u
#define CapSense_Sns__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__2__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__2__MASK 0x04u
#define CapSense_Sns__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__2__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__2__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__2__PORT 0u
#define CapSense_Sns__2__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__2__SHIFT 2
#define CapSense_Sns__3__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__3__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__3__HSIOM_SHIFT 12u
#define CapSense_Sns__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__3__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__3__MASK 0x08u
#define CapSense_Sns__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__3__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__3__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__3__PORT 0u
#define CapSense_Sns__3__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__3__SHIFT 3
#define CapSense_Sns__4__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__4__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__4__HSIOM_SHIFT 16u
#define CapSense_Sns__4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__4__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__4__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__4__MASK 0x10u
#define CapSense_Sns__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__4__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__4__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__4__PORT 0u
#define CapSense_Sns__4__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__4__SHIFT 4
#define CapSense_Sns__5__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__5__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__5__HSIOM_SHIFT 20u
#define CapSense_Sns__5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__5__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__5__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__5__MASK 0x20u
#define CapSense_Sns__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__5__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__5__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__5__PORT 0u
#define CapSense_Sns__5__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__5__SHIFT 5
#define CapSense_Sns__6__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__6__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__6__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__6__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__6__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__6__HSIOM_SHIFT 24u
#define CapSense_Sns__6__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__6__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__6__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__6__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__6__MASK 0x40u
#define CapSense_Sns__6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__6__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__6__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__6__PORT 0u
#define CapSense_Sns__6__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__6__SHIFT 6
#define CapSense_Sns__7__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__7__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__7__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__7__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__7__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__7__HSIOM_MASK 0xF0000000u
#define CapSense_Sns__7__HSIOM_SHIFT 28u
#define CapSense_Sns__7__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__7__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__7__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__7__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__7__MASK 0x80u
#define CapSense_Sns__7__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__7__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__7__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__7__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__7__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__7__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__7__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__7__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__7__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__7__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__7__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__7__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__7__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__7__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__7__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__7__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__7__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__7__PORT 0u
#define CapSense_Sns__7__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__7__SHIFT 7
#define CapSense_Sns__8__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__8__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__8__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__8__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__8__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__8__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__8__HSIOM_SHIFT 0u
#define CapSense_Sns__8__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__8__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__8__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__8__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__8__MASK 0x01u
#define CapSense_Sns__8__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__8__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__8__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__8__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__8__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__8__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__8__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__8__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__8__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__8__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__8__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__8__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__8__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__8__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__8__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__8__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__8__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__8__PORT 1u
#define CapSense_Sns__8__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__8__SHIFT 0
#define CapSense_Sns__9__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__9__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__9__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__9__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__9__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__9__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__9__HSIOM_SHIFT 4u
#define CapSense_Sns__9__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__9__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__9__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__9__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__9__MASK 0x02u
#define CapSense_Sns__9__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__9__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__9__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__9__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__9__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__9__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__9__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__9__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__9__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__9__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__9__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__9__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__9__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__9__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__9__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__9__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__9__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__9__PORT 1u
#define CapSense_Sns__9__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__9__SHIFT 1
#define CapSense_Sns__Button1__BTN__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button1__BTN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button1__BTN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button1__BTN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button1__BTN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button1__BTN__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button1__BTN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button1__BTN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button1__BTN__MASK 0x01u
#define CapSense_Sns__Button1__BTN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__Button1__BTN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__Button1__BTN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__Button1__BTN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__Button1__BTN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__Button1__BTN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__Button1__BTN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__Button1__BTN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__Button1__BTN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__Button1__BTN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__Button1__BTN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__Button1__BTN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__Button1__BTN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__Button1__BTN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__Button1__BTN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__Button1__BTN__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button1__BTN__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button1__BTN__PORT 0u
#define CapSense_Sns__Button1__BTN__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button1__BTN__SHIFT 0
#define CapSense_Sns__Button10__BTN__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button10__BTN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button10__BTN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button10__BTN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button10__BTN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button10__BTN__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button10__BTN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button10__BTN__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button10__BTN__MASK 0x02u
#define CapSense_Sns__Button10__BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button10__BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button10__BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button10__BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button10__BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button10__BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button10__BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button10__BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button10__BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button10__BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button10__BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button10__BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button10__BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button10__BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button10__BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button10__BTN__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button10__BTN__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button10__BTN__PORT 1u
#define CapSense_Sns__Button10__BTN__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button10__BTN__SHIFT 1
#define CapSense_Sns__Button11__BTN__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button11__BTN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button11__BTN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button11__BTN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button11__BTN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button11__BTN__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button11__BTN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button11__BTN__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button11__BTN__MASK 0x04u
#define CapSense_Sns__Button11__BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button11__BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button11__BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button11__BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button11__BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button11__BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button11__BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button11__BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button11__BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button11__BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button11__BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button11__BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button11__BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button11__BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button11__BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button11__BTN__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button11__BTN__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button11__BTN__PORT 1u
#define CapSense_Sns__Button11__BTN__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button11__BTN__SHIFT 2
#define CapSense_Sns__Button12__BTN__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button12__BTN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button12__BTN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button12__BTN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button12__BTN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button12__BTN__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button12__BTN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button12__BTN__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button12__BTN__MASK 0x08u
#define CapSense_Sns__Button12__BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button12__BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button12__BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button12__BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button12__BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button12__BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button12__BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button12__BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button12__BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button12__BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button12__BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button12__BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button12__BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button12__BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button12__BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button12__BTN__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button12__BTN__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button12__BTN__PORT 1u
#define CapSense_Sns__Button12__BTN__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button12__BTN__SHIFT 3
#define CapSense_Sns__Button2__BTN__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button2__BTN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button2__BTN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button2__BTN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button2__BTN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button2__BTN__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button2__BTN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button2__BTN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button2__BTN__MASK 0x02u
#define CapSense_Sns__Button2__BTN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__Button2__BTN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__Button2__BTN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__Button2__BTN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__Button2__BTN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__Button2__BTN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__Button2__BTN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__Button2__BTN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__Button2__BTN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__Button2__BTN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__Button2__BTN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__Button2__BTN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__Button2__BTN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__Button2__BTN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__Button2__BTN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__Button2__BTN__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button2__BTN__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button2__BTN__PORT 0u
#define CapSense_Sns__Button2__BTN__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button2__BTN__SHIFT 1
#define CapSense_Sns__Button3__BTN__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button3__BTN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button3__BTN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button3__BTN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button3__BTN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button3__BTN__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button3__BTN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button3__BTN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button3__BTN__MASK 0x04u
#define CapSense_Sns__Button3__BTN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__Button3__BTN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__Button3__BTN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__Button3__BTN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__Button3__BTN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__Button3__BTN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__Button3__BTN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__Button3__BTN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__Button3__BTN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__Button3__BTN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__Button3__BTN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__Button3__BTN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__Button3__BTN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__Button3__BTN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__Button3__BTN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__Button3__BTN__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button3__BTN__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button3__BTN__PORT 0u
#define CapSense_Sns__Button3__BTN__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button3__BTN__SHIFT 2
#define CapSense_Sns__Button4__BTN__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button4__BTN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button4__BTN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button4__BTN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button4__BTN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button4__BTN__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button4__BTN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button4__BTN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button4__BTN__MASK 0x08u
#define CapSense_Sns__Button4__BTN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__Button4__BTN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__Button4__BTN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__Button4__BTN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__Button4__BTN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__Button4__BTN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__Button4__BTN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__Button4__BTN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__Button4__BTN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__Button4__BTN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__Button4__BTN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__Button4__BTN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__Button4__BTN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__Button4__BTN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__Button4__BTN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__Button4__BTN__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button4__BTN__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button4__BTN__PORT 0u
#define CapSense_Sns__Button4__BTN__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button4__BTN__SHIFT 3
#define CapSense_Sns__Button5__BTN__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button5__BTN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button5__BTN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button5__BTN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button5__BTN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button5__BTN__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button5__BTN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button5__BTN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button5__BTN__MASK 0x10u
#define CapSense_Sns__Button5__BTN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__Button5__BTN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__Button5__BTN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__Button5__BTN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__Button5__BTN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__Button5__BTN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__Button5__BTN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__Button5__BTN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__Button5__BTN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__Button5__BTN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__Button5__BTN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__Button5__BTN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__Button5__BTN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__Button5__BTN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__Button5__BTN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__Button5__BTN__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button5__BTN__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button5__BTN__PORT 0u
#define CapSense_Sns__Button5__BTN__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button5__BTN__SHIFT 4
#define CapSense_Sns__Button6__BTN__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button6__BTN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button6__BTN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button6__BTN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button6__BTN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button6__BTN__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button6__BTN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button6__BTN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button6__BTN__MASK 0x20u
#define CapSense_Sns__Button6__BTN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__Button6__BTN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__Button6__BTN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__Button6__BTN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__Button6__BTN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__Button6__BTN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__Button6__BTN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__Button6__BTN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__Button6__BTN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__Button6__BTN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__Button6__BTN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__Button6__BTN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__Button6__BTN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__Button6__BTN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__Button6__BTN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__Button6__BTN__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button6__BTN__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button6__BTN__PORT 0u
#define CapSense_Sns__Button6__BTN__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button6__BTN__SHIFT 5
#define CapSense_Sns__Button7__BTN__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button7__BTN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button7__BTN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button7__BTN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button7__BTN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button7__BTN__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button7__BTN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button7__BTN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button7__BTN__MASK 0x40u
#define CapSense_Sns__Button7__BTN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__Button7__BTN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__Button7__BTN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__Button7__BTN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__Button7__BTN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__Button7__BTN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__Button7__BTN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__Button7__BTN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__Button7__BTN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__Button7__BTN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__Button7__BTN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__Button7__BTN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__Button7__BTN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__Button7__BTN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__Button7__BTN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__Button7__BTN__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button7__BTN__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button7__BTN__PORT 0u
#define CapSense_Sns__Button7__BTN__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button7__BTN__SHIFT 6
#define CapSense_Sns__Button8__BTN__DR CYREG_GPIO_PRT0_DR
#define CapSense_Sns__Button8__BTN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CapSense_Sns__Button8__BTN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CapSense_Sns__Button8__BTN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CapSense_Sns__Button8__BTN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button8__BTN__INTR CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button8__BTN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CapSense_Sns__Button8__BTN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CapSense_Sns__Button8__BTN__MASK 0x80u
#define CapSense_Sns__Button8__BTN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__Button8__BTN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__Button8__BTN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__Button8__BTN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__Button8__BTN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__Button8__BTN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__Button8__BTN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__Button8__BTN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__Button8__BTN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__Button8__BTN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__Button8__BTN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__Button8__BTN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__Button8__BTN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__Button8__BTN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__Button8__BTN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__Button8__BTN__PC CYREG_GPIO_PRT0_PC
#define CapSense_Sns__Button8__BTN__PC2 CYREG_GPIO_PRT0_PC2
#define CapSense_Sns__Button8__BTN__PORT 0u
#define CapSense_Sns__Button8__BTN__PS CYREG_GPIO_PRT0_PS
#define CapSense_Sns__Button8__BTN__SHIFT 7
#define CapSense_Sns__Button9__BTN__DR CYREG_GPIO_PRT1_DR
#define CapSense_Sns__Button9__BTN__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Sns__Button9__BTN__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Sns__Button9__BTN__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Sns__Button9__BTN__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button9__BTN__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button9__BTN__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Sns__Button9__BTN__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Sns__Button9__BTN__MASK 0x01u
#define CapSense_Sns__Button9__BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button9__BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button9__BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button9__BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button9__BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button9__BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button9__BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button9__BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button9__BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button9__BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button9__BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button9__BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button9__BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button9__BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button9__BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button9__BTN__PC CYREG_GPIO_PRT1_PC
#define CapSense_Sns__Button9__BTN__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Sns__Button9__BTN__PORT 1u
#define CapSense_Sns__Button9__BTN__PS CYREG_GPIO_PRT1_PS
#define CapSense_Sns__Button9__BTN__SHIFT 0

/* Miscellaneous */
#define CY_PROJECT_NAME "SoftwarePianPsoc"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO 5
#define CYDEV_VDDIO_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
