
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039211                       # Number of seconds simulated
sim_ticks                                 39211197216                       # Number of ticks simulated
final_tick                               566177560401                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284134                       # Simulator instruction rate (inst/s)
host_op_rate                                   358372                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2521106                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923108                       # Number of bytes of host memory used
host_seconds                                 15553.17                       # Real time elapsed on the host
sim_insts                                  4419177260                       # Number of instructions simulated
sim_ops                                    5573813693                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4270080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1610112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1108736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2396544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9393024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3341312                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3341312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        33360                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12579                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8662                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18723                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 73383                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           26104                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                26104                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        45701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    108899506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     41062556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28276005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        42437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     61118868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               239549533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        45701                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48966                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55494                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        42437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             192598                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85213210                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85213210                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85213210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        45701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    108899506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     41062556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28276005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        42437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     61118868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              324762744                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                94031649                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31096332                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25275240                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120908                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13077560                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12135491                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281941                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90061                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31215851                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172504623                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31096332                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15417432                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37933674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11403537                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8395156                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15285699                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86779702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.455505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48846028     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3334783      3.84%     60.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687035      3.10%     63.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550445      7.55%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769977      2.04%     72.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2283148      2.63%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653241      1.91%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          927650      1.07%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18727395     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86779702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.330701                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.834538                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32655430                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8202342                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36476999                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       251038                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9193891                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309642                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41443                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206225978                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75732                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9193891                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35044468                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1764878                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2880717                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34279434                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3616312                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198970952                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43006                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1496917                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        12413                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278581910                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928887487                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928887487                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107886290                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41024                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23189                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9867659                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18549030                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9453213                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149046                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2991881                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188151354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149471827                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       300027                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65030379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198484325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86779702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.722428                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.882967                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31338215     36.11%     36.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18342865     21.14%     57.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11944976     13.76%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8858549     10.21%     81.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7623182      8.78%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3937849      4.54%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378747      3.89%     98.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633644      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721675      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86779702                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874565     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176344     14.36%     85.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177001     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124535389     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2128030      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14841472      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7950402      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149471827                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.589591                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1227916                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008215                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    387251297                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253221962                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145663106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150699743                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       563296                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7315059                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2848                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          657                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2427437                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9193891                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         764568                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        84741                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188190927                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       405872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18549030                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9453213                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23039                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         75682                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          657                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462276                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147095349                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13926151                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376476                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21665880                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20746499                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7739729                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.564317                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145759678                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145663106                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94924280                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267979953                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.549086                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354222                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65382653                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126970                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77585811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.582885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.128154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31362626     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20956182     27.01%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8526318     10.99%     78.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795454      6.18%     84.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3915154      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1587073      2.05%     91.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888310      2.43%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949136      1.22%     95.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3605558      4.65%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77585811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3605558                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           262172343                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385584098                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                7251947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.940316                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.940316                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.063472                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.063472                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661758220                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201324113                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190309876                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                94031649                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        33453429                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27271748                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2233163                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14180747                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        13081389                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3609916                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99322                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33466372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             183729181                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           33453429                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16691305                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             40821800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11863141                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6785453                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16523612                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1084816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     90676042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.285382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49854242     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2702556      2.98%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         5048962      5.57%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5033947      5.55%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3120248      3.44%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2484987      2.74%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1552701      1.71%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1459005      1.61%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        19419394     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     90676042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355768                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953908                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34899550                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6721076                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         39212002                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       241236                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9602174                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5661365                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     220432539                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9602174                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37435322                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1090597                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2154339                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         36869177                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3524429                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     212534402                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           52                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1470995                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1075844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    298452970                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    991503565                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    991503565                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184697331                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       113755575                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37763                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18187                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9790551                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19659706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10032987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126953                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3628843                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         200409935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159678466                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       314173                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     67708395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    207115035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     90676042                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760977                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894734                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31702792     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19461418     21.46%     56.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12968561     14.30%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8429576      9.30%     80.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8873702      9.79%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4292876      4.73%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3387122      3.74%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       770682      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       789313      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     90676042                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         994302     72.60%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188189     13.74%     86.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       186979     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    133571392     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2145391      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18186      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15450586      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8492911      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159678466                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.698135                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1369470                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008576                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    411716614                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    268155087                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156031141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     161047936                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       497890                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7619160                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          385                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2405357                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9602174                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         563678                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        95520                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    200446308                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       400964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19659706                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10032987                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18187                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          385                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1398354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1239078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2637432                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157569064                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14741429                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2109399                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23037227                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22342032                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8295798                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.675702                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156079990                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156031141                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         99453293                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        285399044                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.659347                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348471                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107567418                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132447318                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     67999453                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2260202                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     81073868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633662                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     31365122     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22437578     27.68%     66.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9319798     11.50%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4648606      5.73%     83.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4642826      5.73%     89.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1880623      2.32%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1887798      2.33%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1009017      1.24%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3882500      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     81073868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107567418                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132447318                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19668176                       # Number of memory references committed
system.switch_cpus1.commit.loads             12040546                       # Number of loads committed
system.switch_cpus1.commit.membars              18186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19117414                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119324880                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2731782                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3882500                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           277638139                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          410501919                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3355607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107567418                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132447318                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107567418                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.874165                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.874165                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.143949                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.143949                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       707831140                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      216757089                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202499632                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                94031649                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        34567323                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     28220744                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2305866                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14663375                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13625038                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3579975                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       101426                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35788357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             187769103                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           34567323                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17205013                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             40725030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       12026851                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7459339                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17431810                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       903225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     93674670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.478230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        52949640     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3357793      3.58%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         5015392      5.35%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3466096      3.70%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2426447      2.59%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2366635      2.53%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1434691      1.53%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3050407      3.26%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        19607569     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     93674670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367614                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.996871                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36793394                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7710363                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38901409                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       567873                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9701630                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5810619                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          353                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     224935633                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1650                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9701630                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38868536                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         538475                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4191957                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         37352340                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3021728                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     218238935                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1261978                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1027634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    306152902                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1015883077                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1015883077                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    188534595                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       117618253                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39338                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18797                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8964940                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20015421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10235133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122213                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3344925                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         203375966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        162478956                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       321844                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     67741953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    207378016                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     93674670                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.734503                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911925                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     34823836     37.18%     37.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18232285     19.46%     56.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13403394     14.31%     70.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8803772      9.40%     80.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8805689      9.40%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4257604      4.55%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3779512      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       707905      0.76%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       860673      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     93674670                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         885425     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175638     14.13%     85.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       181854     14.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    135920000     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2052128      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18729      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15973569      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8514530      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     162478956                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.727918                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1242917                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007650                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    420197341                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    271155871                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    157999043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     163721873                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       510510                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7764645                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6809                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2444750                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9701630                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         278548                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53277                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    203413497                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       774728                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20015421                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10235133                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18797                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1403483                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1256176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2659659                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159514210                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14930398                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2964744                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23247293                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22673134                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8316895                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.696389                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158067003                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            157999043                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        102387460                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        290889416                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.680275                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351981                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109619256                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    135121139                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     68292554                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2324381                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     83973040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609101                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.162729                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     33405107     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23447353     27.92%     67.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8854008     10.54%     78.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4965397      5.91%     84.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4213118      5.02%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1883849      2.24%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1804323      2.15%     93.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1227156      1.46%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4172729      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     83973040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109619256                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     135121139                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20041154                       # Number of memory references committed
system.switch_cpus2.commit.loads             12250773                       # Number of loads committed
system.switch_cpus2.commit.membars              18730                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19604650                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        121643775                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2794675                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4172729                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           283214004                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          416535253                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 356979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109619256                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            135121139                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109619256                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.857802                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.857802                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.165770                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.165770                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       716409677                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      219810998                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      206699145                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37460                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                94031649                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32507043                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26458115                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2171618                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13861510                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12817609                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3346323                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95954                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35931908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             177544052                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32507043                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16163932                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37310239                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11142258                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7439895                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17564419                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       872933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     89615369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.440082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        52305130     58.37%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2016758      2.25%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2626295      2.93%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3950348      4.41%     67.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3838612      4.28%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2921053      3.26%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1736328      1.94%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2596004      2.90%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17624841     19.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     89615369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345703                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.888131                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        37118537                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7317564                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35965156                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       281063                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8933047                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5502375                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     212400712                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1332                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8933047                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        39087769                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1139693                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3312621                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34230914                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2911318                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     206213672                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1263                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1257849                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       913763                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          279                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    287336449                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    960361210                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    960361210                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178711003                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       108625446                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        43876                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24851                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8228589                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19111689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10130123                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       196811                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3381631                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         191666778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        41718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        154413232                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       285409                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62290660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    189417003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6826                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     89615369                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.723066                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893967                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32245521     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     19329199     21.57%     57.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12502899     13.95%     71.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8500035      9.49%     80.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7950158      8.87%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4245934      4.74%     94.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3123059      3.48%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       939038      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       779526      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     89615369                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         758623     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        156399     14.26%     83.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       181539     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    128490123     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2181764      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17446      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15244101      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8479798      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     154413232                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.642141                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1096566                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    399823808                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    254000027                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    150083259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     155509798                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       524552                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7318493                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2267                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          910                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2571116                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          423                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8933047                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         691110                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       103799                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    191708501                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1312960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19111689                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     10130123                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        24272                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         78600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          910                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1330140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1222682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2552822                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    151463330                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14352081                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2949902                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22645240                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21215188                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8293159                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.610770                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             150123228                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            150083259                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96437702                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        270801450                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.596093                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104662627                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    128634967                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63073821                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34892                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2207667                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     80682322                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.594339                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     32153138     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22695720     28.13%     67.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8355787     10.36%     78.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4785887      5.93%     84.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3997517      4.95%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1980920      2.46%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1947299      2.41%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       836882      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3929172      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     80682322                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104662627                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     128634967                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19352203                       # Number of memory references committed
system.switch_cpus3.commit.loads             11793196                       # Number of loads committed
system.switch_cpus3.commit.membars              17446                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18449275                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115947002                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2624709                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3929172                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           268461938                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          392355331                       # The number of ROB writes
system.switch_cpus3.timesIdled                  37324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4416280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104662627                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            128634967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104662627                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.898426                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.898426                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.113057                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.113057                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       681599662                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      207293975                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      196184413                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34892                       # number of misc regfile writes
system.l20.replacements                         33375                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          148278                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35423                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.185924                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.034203                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.925591                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1684.159100                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           357.881105                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000452                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.822343                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.174747                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39298                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39298                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8547                       # number of Writeback hits
system.l20.Writeback_hits::total                 8547                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39298                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39298                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39298                       # number of overall hits
system.l20.overall_hits::total                  39298                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        33360                       # number of ReadReq misses
system.l20.ReadReq_misses::total                33374                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        33360                       # number of demand (read+write) misses
system.l20.demand_misses::total                 33374                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        33360                       # number of overall misses
system.l20.overall_misses::total                33374                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2345784                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5893210528                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5895556312                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2345784                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5893210528                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5895556312                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2345784                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5893210528                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5895556312                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72658                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72672                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8547                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8547                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72658                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72672                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72658                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72672                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.459137                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.459242                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.459137                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.459242                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.459137                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.459242                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       167556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 176654.991847                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 176651.174927                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       167556                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 176654.991847                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 176651.174927                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       167556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 176654.991847                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 176651.174927                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4856                       # number of writebacks
system.l20.writebacks::total                     4856                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        33360                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           33374                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        33360                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            33374                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        33360                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           33374                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2186783                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5513013966                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5515200749                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2186783                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5513013966                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5515200749                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2186783                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5513013966                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5515200749                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.459137                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.459242                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.459137                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.459242                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.459137                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.459242                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156198.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165258.212410                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 165254.412087                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156198.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 165258.212410                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 165254.412087                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156198.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 165258.212410                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 165254.412087                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12600                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          188532                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14648                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.870836                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.391857                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.764079                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1530.547164                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           491.296900                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011910                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000861                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.747337                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.239891                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29186                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29186                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9583                       # number of Writeback hits
system.l21.Writeback_hits::total                 9583                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29186                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29186                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29186                       # number of overall hits
system.l21.overall_hits::total                  29186                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12579                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12594                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12579                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12594                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12579                       # number of overall misses
system.l21.overall_misses::total                12594                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2106729                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2022762992                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2024869721                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2106729                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2022762992                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2024869721                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2106729                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2022762992                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2024869721                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41765                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41780                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9583                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9583                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41765                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41780                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41765                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41780                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.301185                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.301436                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.301185                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.301436                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.301185                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.301436                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140448.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 160804.753319                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 160780.508258                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140448.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 160804.753319                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 160780.508258                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140448.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 160804.753319                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 160780.508258                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5653                       # number of writebacks
system.l21.writebacks::total                     5653                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12579                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12594                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12579                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12594                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12579                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12594                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1929550                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1876149179                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1878078729                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1929550                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1876149179                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1878078729                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1929550                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1876149179                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1878078729                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.301185                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.301436                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.301185                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.301436                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.301185                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.301436                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128636.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149149.310677                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 149124.879228                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128636.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 149149.310677                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 149124.879228                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128636.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 149149.310677                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 149124.879228                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8679                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          200582                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10727                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.698797                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           35.591076                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.359237                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1404.734779                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           605.314908                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017378                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001152                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.685906                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.295564                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27509                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27509                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8818                       # number of Writeback hits
system.l22.Writeback_hits::total                 8818                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27509                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27509                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27509                       # number of overall hits
system.l22.overall_hits::total                  27509                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8662                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8679                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8662                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8679                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8662                       # number of overall misses
system.l22.overall_misses::total                 8679                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3483841                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1414990264                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1418474105                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3483841                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1414990264                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1418474105                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3483841                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1414990264                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1418474105                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36171                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36188                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8818                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8818                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36171                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36188                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36171                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36188                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.239474                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.239831                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.239474                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.239831                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.239474                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.239831                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 204931.823529                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163356.068344                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163437.504897                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 204931.823529                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163356.068344                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163437.504897                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 204931.823529                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163356.068344                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163437.504897                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4696                       # number of writebacks
system.l22.writebacks::total                     4696                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8662                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8679                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8662                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8679                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8662                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8679                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3290288                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1316249267                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1319539555                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3290288                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1316249267                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1319539555                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3290288                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1316249267                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1319539555                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239474                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.239831                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.239474                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.239831                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.239474                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.239831                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 193546.352941                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151956.738282                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152038.201982                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 193546.352941                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151956.738282                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152038.201982                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 193546.352941                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151956.738282                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152038.201982                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18743                       # number of replacements
system.l23.tagsinuse                      2047.972112                       # Cycle average of tags in use
system.l23.total_refs                          209268                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20791                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.065317                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           18.184341                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     0.894927                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1661.725858                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           367.166986                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008879                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000437                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.811390                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.179281                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999986                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        36061                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  36061                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           20295                       # number of Writeback hits
system.l23.Writeback_hits::total                20295                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        36061                       # number of demand (read+write) hits
system.l23.demand_hits::total                   36061                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        36061                       # number of overall hits
system.l23.overall_hits::total                  36061                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18714                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18727                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            9                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18723                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18736                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18723                       # number of overall misses
system.l23.overall_misses::total                18736                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1973355                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2816618540                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2818591895                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1313981                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1313981                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1973355                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2817932521                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2819905876                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1973355                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2817932521                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2819905876                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54775                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54788                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        20295                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            20295                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54784                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54797                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54784                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54797                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341652                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341808                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341760                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341917                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341760                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341917                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 151796.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150508.632040                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150509.526085                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 145997.888889                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 145997.888889                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 151796.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150506.463761                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150507.358881                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 151796.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150506.463761                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150507.358881                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10899                       # number of writebacks
system.l23.writebacks::total                    10899                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18714                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18727                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            9                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18723                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18736                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18723                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18736                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1826065                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2602937077                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2604763142                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1211796                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1211796                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1826065                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2604148873                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2605974938                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1826065                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2604148873                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2605974938                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341652                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341808                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341760                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341917                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341760                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341917                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 140466.538462                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139090.364273                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139091.319592                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       134644                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       134644                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 140466.538462                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139088.226940                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139089.183284                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 140466.538462                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139088.226940                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139089.183284                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996162                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015293299                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042843.659960                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996162                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15285682                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15285682                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15285682                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15285682                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15285682                       # number of overall hits
system.cpu0.icache.overall_hits::total       15285682                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2745311                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2745311                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2745311                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2745311                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2745311                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2745311                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15285699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15285699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15285699                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15285699                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15285699                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15285699                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161488.882353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161488.882353                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161488.882353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161488.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161488.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161488.882353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2359784                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2359784                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2359784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2359784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2359784                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2359784                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       168556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       168556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       168556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       168556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       168556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       168556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72658                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562781                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72914                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2476.380133                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510442                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489558                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900431                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099569                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570346                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570346                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22712                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22712                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17563051                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17563051                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17563051                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17563051                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       162682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       162682                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       162682                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        162682                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       162682                       # number of overall misses
system.cpu0.dcache.overall_misses::total       162682                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15868533880                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15868533880                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15868533880                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15868533880                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15868533880                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15868533880                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10733028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10733028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17725733                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17725733                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17725733                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17725733                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015157                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015157                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009178                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009178                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009178                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009178                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97543.267725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97543.267725                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97543.267725                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97543.267725                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97543.267725                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97543.267725                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8547                       # number of writebacks
system.cpu0.dcache.writebacks::total             8547                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90024                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90024                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90024                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90024                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72658                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72658                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72658                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72658                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72658                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72658                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6203941650                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6203941650                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6203941650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6203941650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6203941650                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6203941650                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85385.527402                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85385.527402                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85385.527402                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85385.527402                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85385.527402                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85385.527402                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997236                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014423902                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2186258.409483                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997236                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16523593                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16523593                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16523593                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16523593                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16523593                       # number of overall hits
system.cpu1.icache.overall_hits::total       16523593                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3016900                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3016900                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3016900                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3016900                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3016900                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3016900                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16523612                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16523612                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16523612                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16523612                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16523612                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16523612                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158784.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158784.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158784.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158784.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158784.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158784.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2126399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2126399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2126399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2126399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2126399                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2126399                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 141759.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 141759.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 141759.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 141759.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 141759.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 141759.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41765                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170205127                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42021                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4050.477785                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.870315                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.129685                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905743                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094257                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11249207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11249207                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7591849                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7591849                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18187                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18187                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18841056                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18841056                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18841056                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18841056                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       108093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       108093                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       108093                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        108093                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       108093                       # number of overall misses
system.cpu1.dcache.overall_misses::total       108093                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8673586859                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8673586859                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8673586859                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8673586859                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8673586859                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8673586859                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11357300                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11357300                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7591849                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7591849                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18949149                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18949149                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18949149                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18949149                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009517                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009517                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 80241.892250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80241.892250                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 80241.892250                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80241.892250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 80241.892250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80241.892250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9583                       # number of writebacks
system.cpu1.dcache.writebacks::total             9583                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        66328                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        66328                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        66328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        66328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        66328                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        66328                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41765                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41765                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41765                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2218675806                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2218675806                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2218675806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2218675806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2218675806                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2218675806                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002204                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002204                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002204                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002204                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53122.849419                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53122.849419                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53122.849419                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53122.849419                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53122.849419                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53122.849419                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.037017                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018728076                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200276.622030                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.037017                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025700                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740444                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17431790                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17431790                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17431790                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17431790                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17431790                       # number of overall hits
system.cpu2.icache.overall_hits::total       17431790                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4474290                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4474290                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4474290                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4474290                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4474290                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4474290                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17431810                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17431810                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17431810                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17431810                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17431810                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17431810                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 223714.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 223714.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 223714.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 223714.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 223714.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 223714.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3501965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3501965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3501965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3501965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3501965                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3501965                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 205997.941176                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 205997.941176                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 205997.941176                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 205997.941176                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 205997.941176                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 205997.941176                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36171                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165524421                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36427                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4544.003651                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.201514                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.798486                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903131                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096869                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11364484                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11364484                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7752921                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7752921                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18763                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18763                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18730                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18730                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19117405                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19117405                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19117405                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19117405                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        72938                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        72938                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        72938                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         72938                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        72938                       # number of overall misses
system.cpu2.dcache.overall_misses::total        72938                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4008094924                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4008094924                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4008094924                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4008094924                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4008094924                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4008094924                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11437422                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11437422                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7752921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7752921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18730                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18730                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19190343                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19190343                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19190343                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19190343                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006377                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006377                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003801                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003801                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003801                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003801                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54952.081549                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54952.081549                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54952.081549                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54952.081549                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54952.081549                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54952.081549                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8818                       # number of writebacks
system.cpu2.dcache.writebacks::total             8818                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        36767                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        36767                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        36767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        36767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        36767                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        36767                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36171                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36171                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36171                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36171                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36171                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36171                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1624774184                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1624774184                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1624774184                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1624774184                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1624774184                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1624774184                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44919.249786                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44919.249786                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 44919.249786                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44919.249786                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 44919.249786                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44919.249786                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996689                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015718678                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2047819.915323                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996689                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17564402                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17564402                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17564402                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17564402                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17564402                       # number of overall hits
system.cpu3.icache.overall_hits::total       17564402                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2624545                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2624545                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2624545                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2624545                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2624545                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2624545                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17564419                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17564419                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17564419                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17564419                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17564419                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17564419                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       154385                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       154385                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       154385                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       154385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       154385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       154385                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1986539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1986539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1986539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1986539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1986539                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1986539                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 152810.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 152810.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 152810.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 152810.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 152810.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 152810.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54784                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174159654                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55040                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3164.237900                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236083                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763917                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911078                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088922                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10918147                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10918147                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7519021                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7519021                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18438                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18438                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17446                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17446                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18437168                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18437168                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18437168                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18437168                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       139090                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       139090                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4044                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4044                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       143134                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        143134                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       143134                       # number of overall misses
system.cpu3.dcache.overall_misses::total       143134                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11443377272                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11443377272                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    582872537                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    582872537                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  12026249809                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12026249809                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  12026249809                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12026249809                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11057237                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11057237                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7523065                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7523065                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18580302                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18580302                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18580302                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18580302                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012579                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012579                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000538                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000538                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007704                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007704                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007704                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007704                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82273.184787                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82273.184787                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 144132.674827                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 144132.674827                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84020.916128                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84020.916128                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84020.916128                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84020.916128                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1955560                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 130370.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20295                       # number of writebacks
system.cpu3.dcache.writebacks::total            20295                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        84315                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        84315                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4035                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4035                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88350                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88350                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88350                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88350                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54775                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54775                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54784                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54784                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3127928838                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3127928838                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1322981                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1322981                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3129251819                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3129251819                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3129251819                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3129251819                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004954                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004954                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002948                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002948                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002948                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002948                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57105.044966                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57105.044966                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 146997.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 146997.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57119.812701                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57119.812701                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57119.812701                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57119.812701                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
