// Seed: 3634233990
module module_0 (
    output tri0 id_0,
    output tri0 id_1[-1 'b0 : 1],
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4
);
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd27
) (
    output tri _id_0,
    output wand id_1[id_0 : id_0],
    input wor id_2,
    input tri id_3,
    output tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    output logic id_8,
    input tri1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    output tri1 id_12
);
  assign id_1 = -1;
  logic id_14;
  always id_8 = id_10;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_5,
      id_12
  );
endmodule
