INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/imports/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/Datapath_Simulations/imports/Assignment2.srcs/register_file_sim/new/registerfile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registerfile_tb
