<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › platform › coldfire › intc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>intc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * intc.c  -- support for the old ColdFire interrupt controller</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2009, Greg Ungerer &lt;gerg@snapgear.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file COPYING in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>
<span class="cp">#include &lt;asm/coldfire.h&gt;</span>
<span class="cp">#include &lt;asm/mcfsim.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * The mapping of irq number to a mask register bit is not one-to-one.</span>
<span class="cm"> * The irq numbers are either based on &quot;level&quot; of interrupt or fixed</span>
<span class="cm"> * for an autovector-able interrupt. So we keep a local data structure</span>
<span class="cm"> * that maps from irq to mask register. Not all interrupts will have</span>
<span class="cm"> * an IMR bit.</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mcf_irq2imr</span><span class="p">[</span><span class="n">NR_IRQS</span><span class="p">];</span>

<span class="cm">/*</span>
<span class="cm"> * Define the miniumun and maximum external interrupt numbers.</span>
<span class="cm"> * This is also used as the &quot;level&quot; interrupt numbers.</span>
<span class="cm"> */</span>
<span class="cp">#define	EIRQ1	25</span>
<span class="cp">#define	EIRQ7	31</span>

<span class="cm">/*</span>
<span class="cm"> * In the early version 2 core ColdFire parts the IMR register was 16 bits</span>
<span class="cm"> * in size. Version 3 (and later version 2) core parts have a 32 bit</span>
<span class="cm"> * sized IMR register. Provide some size independent methods to access the</span>
<span class="cm"> * IMR register.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef MCFSIM_IMR_IS_16BITS</span>

<span class="kt">void</span> <span class="nf">mcf_setimr</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">imr</span><span class="p">;</span>
	<span class="n">imr</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">imr</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">),</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mcf_clrimr</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">imr</span><span class="p">;</span>
	<span class="n">imr</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">imr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">),</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mcf_maskimr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">imr</span><span class="p">;</span>
	<span class="n">imr</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
	<span class="n">imr</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">imr</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#else</span>

<span class="kt">void</span> <span class="nf">mcf_setimr</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">imr</span><span class="p">;</span>
	<span class="n">imr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">imr</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">),</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mcf_clrimr</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">imr</span><span class="p">;</span>
	<span class="n">imr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">imr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">),</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mcf_maskimr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">imr</span><span class="p">;</span>
	<span class="n">imr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
	<span class="n">imr</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">imr</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_IMR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupts can be &quot;vectored&quot; on the ColdFire cores that support this old</span>
<span class="cm"> * interrupt controller. That is, the device raising the interrupt can also</span>
<span class="cm"> * supply the vector number to interrupt through. The AVR register of the</span>
<span class="cm"> * interrupt controller enables or disables this for each external interrupt,</span>
<span class="cm"> * so provide generic support for this. Setting this up is out-of-band for</span>
<span class="cm"> * the interrupt system API&#39;s, and needs to be done by the driver that</span>
<span class="cm"> * supports this device. Very few devices actually use this.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">mcf_autovector</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef MCFSIM_AVR</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">EIRQ1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">EIRQ7</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">avec</span><span class="p">;</span>
		<span class="n">avec</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_AVR</span><span class="p">);</span>
		<span class="n">avec</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EIRQ1</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">avec</span><span class="p">,</span> <span class="n">MCF_MBAR</span> <span class="o">+</span> <span class="n">MCFSIM_AVR</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mcf_irq2imr</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">])</span>
		<span class="n">mcf_setimr</span><span class="p">(</span><span class="n">mcf_irq2imr</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mcf_irq2imr</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">])</span>
		<span class="n">mcf_clrimr</span><span class="p">(</span><span class="n">mcf_irq2imr</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intc_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">intc_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;CF-INTC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">intc_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">intc_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">intc_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">mcf_maskimr</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">);</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intc_irq_chip</span><span class="p">);</span>
		<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">);</span>
		<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
