$date
	Mon Jan 04 14:27:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module free_register_test $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ serial_in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ serial_in $end
$var wire 1 ! serial_out $end
$var wire 8 % r_next [7:0] $end
$var reg 8 & r_contents [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
x#
0"
x!
$end
#5
1"
#10
bx0000000 %
0!
b0 &
1#
0"
#11
b10000000 %
1$
0#
#15
b11000000 %
b10000000 &
1"
#20
0"
#21
b1000000 %
0$
#25
b100000 %
b1000000 &
1"
#30
0"
#35
b10000 %
b100000 &
1"
#40
0"
#41
b10010000 %
1$
#45
b11001000 %
b10010000 &
1"
#50
0"
#51
b1001000 %
0$
#55
b100100 %
b1001000 &
1"
#60
0"
#61
b10100100 %
1$
#65
b11010010 %
b10100100 &
1"
#70
0"
#75
b11101001 %
b11010010 &
1"
#76
