---
title: "æ•¸ä½é›»å­ä¹™ç´š"
description: ""
date: 2025-11-10
tags: ["cpp"]
---

## å­¸ç§‘

- ~~[ä¹™ç´šå­¸ç§‘é¡Œåº«ç·šä¸Šæ¸¬é©—](https://onlinetest3-1.onlinetest.tw/bestcontent.asp?examid=t11700)~~ (æœ‰æœªä¿®å¾©çš„é¡Œç›®éŒ¯èª¤)
- [æ‰‹æ©Ÿ æŠ€èƒ½æª¢å®šé¡Œåº« APP](https://play.google.com/store/apps/details?id=com.SkillExamination&hl=zh_TW)

<hr>

## è¡“ç§‘

### ğŸ”¹ æ¸¬è©¦è³‡æ–™

- [è¡“ç§‘ç°¡ç« ](https://owinform.wdasec.gov.tw/owInform/DLowFile/117002B13.pdf?13)
- [è¡“ç§‘è³‡æ–™ (Library & ç‡’éŒ„æª”)](https://owinform.wdasec.gov.tw/owInform/DLowFile/117002B14.7z?13)
- [KiCad](https://www.kicad.org/)
- [Quartus](https://www.intel.com.tw/content/www/tw/zh/software-kit/711791/intel-quartus-ii-web-edition-design-software-version-13-0sp1-for-windows.html)

### ğŸ”¹ é¡Œç›®

<font color="#ff7000">æœªä½¿ç”¨çš„è¦å®šæ¥è§’ æ¯éš»æ‰£10åˆ†</font>

![qustion](../../../src/assets/notes/digital_electronic/q_pin.png)

![qustion](../../../src/assets/notes/digital_electronic/q_seg.png)

### ğŸ”¹ è¦ç¯„

#### KiCad åœ–æ¡†

<font color="#ff7000">æœªå®Œæˆæ¯é …æ‰£10åˆ†</font>

Title: `[è¡“ç§‘æ¸¬è©¦ç·¨è™Ÿ(8ç¢¼)]-[å´—ä½ç·¨è™Ÿ]`<br>
Date: `æ¸¬è©¦æ—¥æœŸ`

#### è³‡æ–™å¤¾

<font color="#ff7000">æœªå®Œæˆæ¯é …æ‰£10åˆ†</font>

è¦æ±‚åœ¨ `D:\` æ”¾ç½®å…©è³‡æ–™å¤¾

- `[å´—ä½ç·¨è™Ÿ]_CPLD` : KiCad å°ˆæ¡ˆ
- `[å´—ä½ç·¨è™Ÿ]_Layout` : Quartus å°ˆæ¡ˆ

```text
(å»ºè­°)
(å‡è¨­å·¥ä½œå´—ä½ç‚º 01)

D:
â”œâ”€â”€ 01_CPLD
â”‚   â””â”€â”€ cpld      : Quartus å°ˆæ¡ˆ
â””â”€â”€ 01_Layout
    â”œâ”€â”€ layout    : KiCad å°ˆæ¡ˆ
    â”œâ”€â”€ sch_f.pdf : æ­£é¢ä½ˆç·šåœ–
    â””â”€â”€ sch_b.pdf : èƒŒé¢ä½ˆç·šåœ–
```

ç”±æ–¼å°ˆæ¡ˆåç¨±ä¸èƒ½ä»¥ æ•¸å­— é–‹é ­<br>
æ‰€ä»¥å®Œæˆå¾Œå†å°‡æ•´å€‹å°ˆæ¡ˆè¤‡è£½é€²è³‡æ–™å¤¾

### ğŸ”¹ æµç¨‹

|  | å…§å®¹ | æè¿° | å»ºè­°èŠ±è²»æ™‚é–“ |
|---|---|---|:-:|
| ä¸€ | æª¢æŸ¥ææ–™ |  | |
| äºŒ | KiCad | 1. åŸç†åœ–<br>2. ä½ˆç·šåœ–<br>3. åˆ—å° | < 1 hr |
| ä¸‰ | ç„Šæ¥ | 1. å­æ¿<br>2. æ¯æ¿ | < 2.5 hr |
| å›› | Quartus | 1. verilog<br>2. è…³ä½é…ç½®<br>3. ç‡’å…¥ | < 0.5 hr |
| äº” | è©•åˆ† | | |

### ğŸ”¸ è©¦é¡Œä¸€ã€å››ä½æ•¸é¡¯ç¤º

#### Layout

b f a e d c<br>
g dp

![schematic](../../../src/assets/notes/digital_electronic/schematic_q1.png)

![layout](../../../src/assets/notes/digital_electronic/layout_q1.png)

#### CPLD

å…±é™°æ¥µä¸ƒæ®µé¡¯ç¤º:<br>
å°æ–¼ `output reg[6:0] seg`<br>

- 1 = ON
- 0 = OFF

```verilog
module cpld(
    input clk,
    output reg[3:0] scan
    output reg[7:0] seg
);

reg[11:0] div;
always @(posedge clk) begin
    div <= div + 1'b1;
end

always @(posedge div[11]) begin
    case(scan)
        4'b0001: begin scan <= 4'b0010; seg <= 8'b11111111; end // 8
        4'b0010: begin scan <= 4'b0100; seg <= 8'b11111111; end // 8
        4'b0100: begin scan <= 4'b1000; seg <= 8'b11111111; end // 8
        default: begin scan <= 4'b0001; seg <= 8'b11111111; end // 8
    endcase
end

endmodule
```

### ğŸ”¸ è©¦é¡ŒäºŒã€éµç›¤è¼¸å…¥é¡¯ç¤º

#### Layout

b a f g e d c<br>

![schematic](../../../src/assets/notes/digital_electronic/schematic_q2.png)

![layout](../../../src/assets/notes/digital_electronic/layout_q2.png)

#### CPLD

å…±é™½æ¥µä¸ƒæ®µé¡¯ç¤º:<br>
å°æ–¼ `output reg[6:0] seg`<br>

- 0 = ON
- 1 = OFF

```verilog
module cpld(
    input clk,
    input [2:0] receive, 
    output reg[3:0] scan,
    output reg[6:0] seg
);

always @(posedge clk) begin
    case(scan)
        4'b1110: begin
                scan <= 4'b1101;
                if     (receive == 3'b110) seg <= 7'b1001111; // 1
                else if(receive == 3'b101) seg <= 7'b0010010; // 2
                else if(receive == 3'b011) seg <= 7'b0000110; // 3
        end
            
        4'b1101: begin
                scan <= 4'b1011;
                if     (receive == 3'b110) seg <= 7'b1001100; // 4
                else if(receive == 3'b101) seg <= 7'b0100100; // 5
                else if(receive == 3'b011) seg <= 7'b0100000; // 6
        end
            
        4'b1011: begin
                scan <= 4'b0111;
                if     (receive == 3'b110) seg <= 7'b0001101; // 7
                else if(receive == 3'b101) seg <= 7'b0000000; // 8
                else if(receive == 3'b011) seg <= 7'b0001100; // 9
        end
            
        default: begin
                scan <= 4'b1110;
                if     (receive == 3'b110) seg <= 7'b1111110; // -
                else if(receive == 3'b101) seg <= 7'b0000001; // 0
                else if(receive == 3'b011) seg <= 7'b1111110; // -
        end
    endcase
end

endmodule
```
