// Seed: 1477317977
module module_0;
  wire id_0;
  always @(*) id_0 = id_0;
  logic id_1;
  assign id_0[1'h0] = 1'b0 - 1 && 1 + id_1 && 1'b0;
  wor id_2, id_3, id_4, id_5;
  logic id_6;
  assign id_5[1] = 1'b0;
endmodule
