$comment
	File created using the following command:
		vcd file Relogio.msim.vcd -direction
$end
$date
	Thu Apr 18 14:47:39 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! adrs [5] $end
$var wire 1 " adrs [4] $end
$var wire 1 # adrs [3] $end
$var wire 1 $ adrs [2] $end
$var wire 1 % adrs [1] $end
$var wire 1 & adrs [0] $end
$var wire 1 ' bolso [7] $end
$var wire 1 ( bolso [6] $end
$var wire 1 ) bolso [5] $end
$var wire 1 * bolso [4] $end
$var wire 1 + bolso [3] $end
$var wire 1 , bolso [2] $end
$var wire 1 - bolso [1] $end
$var wire 1 . bolso [0] $end
$var wire 1 / CLOCK_50 $end
$var wire 1 0 FPGA_RESET_N $end
$var wire 1 1 HEX0 [6] $end
$var wire 1 2 HEX0 [5] $end
$var wire 1 3 HEX0 [4] $end
$var wire 1 4 HEX0 [3] $end
$var wire 1 5 HEX0 [2] $end
$var wire 1 6 HEX0 [1] $end
$var wire 1 7 HEX0 [0] $end
$var wire 1 8 HEX1 [6] $end
$var wire 1 9 HEX1 [5] $end
$var wire 1 : HEX1 [4] $end
$var wire 1 ; HEX1 [3] $end
$var wire 1 < HEX1 [2] $end
$var wire 1 = HEX1 [1] $end
$var wire 1 > HEX1 [0] $end
$var wire 1 ? HEX2 [6] $end
$var wire 1 @ HEX2 [5] $end
$var wire 1 A HEX2 [4] $end
$var wire 1 B HEX2 [3] $end
$var wire 1 C HEX2 [2] $end
$var wire 1 D HEX2 [1] $end
$var wire 1 E HEX2 [0] $end
$var wire 1 F HEX3 [6] $end
$var wire 1 G HEX3 [5] $end
$var wire 1 H HEX3 [4] $end
$var wire 1 I HEX3 [3] $end
$var wire 1 J HEX3 [2] $end
$var wire 1 K HEX3 [1] $end
$var wire 1 L HEX3 [0] $end
$var wire 1 M HEX4 [6] $end
$var wire 1 N HEX4 [5] $end
$var wire 1 O HEX4 [4] $end
$var wire 1 P HEX4 [3] $end
$var wire 1 Q HEX4 [2] $end
$var wire 1 R HEX4 [1] $end
$var wire 1 S HEX4 [0] $end
$var wire 1 T HEX5 [6] $end
$var wire 1 U HEX5 [5] $end
$var wire 1 V HEX5 [4] $end
$var wire 1 W HEX5 [3] $end
$var wire 1 X HEX5 [2] $end
$var wire 1 Y HEX5 [1] $end
$var wire 1 Z HEX5 [0] $end
$var wire 1 [ KEY [3] $end
$var wire 1 \ KEY [2] $end
$var wire 1 ] KEY [1] $end
$var wire 1 ^ KEY [0] $end
$var wire 1 _ LEDR [9] $end
$var wire 1 ` LEDR [8] $end
$var wire 1 a LEDR [7] $end
$var wire 1 b LEDR [6] $end
$var wire 1 c LEDR [5] $end
$var wire 1 d LEDR [4] $end
$var wire 1 e LEDR [3] $end
$var wire 1 f LEDR [2] $end
$var wire 1 g LEDR [1] $end
$var wire 1 h LEDR [0] $end
$var wire 1 i MEM [7] $end
$var wire 1 j MEM [6] $end
$var wire 1 k MEM [5] $end
$var wire 1 l MEM [4] $end
$var wire 1 m MEM [3] $end
$var wire 1 n MEM [2] $end
$var wire 1 o MEM [1] $end
$var wire 1 p MEM [0] $end
$var wire 1 q PC_OUT [8] $end
$var wire 1 r PC_OUT [7] $end
$var wire 1 s PC_OUT [6] $end
$var wire 1 t PC_OUT [5] $end
$var wire 1 u PC_OUT [4] $end
$var wire 1 v PC_OUT [3] $end
$var wire 1 w PC_OUT [2] $end
$var wire 1 x PC_OUT [1] $end
$var wire 1 y PC_OUT [0] $end
$var wire 1 z SW [9] $end
$var wire 1 { SW [8] $end
$var wire 1 | SW [7] $end
$var wire 1 } SW [6] $end
$var wire 1 ~ SW [5] $end
$var wire 1 !! SW [4] $end
$var wire 1 "! SW [3] $end
$var wire 1 #! SW [2] $end
$var wire 1 $! SW [1] $end
$var wire 1 %! SW [0] $end

$scope module i1 $end
$var wire 1 &! gnd $end
$var wire 1 '! vcc $end
$var wire 1 (! unknown $end
$var wire 1 )! devoe $end
$var wire 1 *! devclrn $end
$var wire 1 +! devpor $end
$var wire 1 ,! ww_devoe $end
$var wire 1 -! ww_devclrn $end
$var wire 1 .! ww_devpor $end
$var wire 1 /! ww_CLOCK_50 $end
$var wire 1 0! ww_KEY [3] $end
$var wire 1 1! ww_KEY [2] $end
$var wire 1 2! ww_KEY [1] $end
$var wire 1 3! ww_KEY [0] $end
$var wire 1 4! ww_SW [9] $end
$var wire 1 5! ww_SW [8] $end
$var wire 1 6! ww_SW [7] $end
$var wire 1 7! ww_SW [6] $end
$var wire 1 8! ww_SW [5] $end
$var wire 1 9! ww_SW [4] $end
$var wire 1 :! ww_SW [3] $end
$var wire 1 ;! ww_SW [2] $end
$var wire 1 <! ww_SW [1] $end
$var wire 1 =! ww_SW [0] $end
$var wire 1 >! ww_FPGA_RESET_N $end
$var wire 1 ?! ww_LEDR [9] $end
$var wire 1 @! ww_LEDR [8] $end
$var wire 1 A! ww_LEDR [7] $end
$var wire 1 B! ww_LEDR [6] $end
$var wire 1 C! ww_LEDR [5] $end
$var wire 1 D! ww_LEDR [4] $end
$var wire 1 E! ww_LEDR [3] $end
$var wire 1 F! ww_LEDR [2] $end
$var wire 1 G! ww_LEDR [1] $end
$var wire 1 H! ww_LEDR [0] $end
$var wire 1 I! ww_PC_OUT [8] $end
$var wire 1 J! ww_PC_OUT [7] $end
$var wire 1 K! ww_PC_OUT [6] $end
$var wire 1 L! ww_PC_OUT [5] $end
$var wire 1 M! ww_PC_OUT [4] $end
$var wire 1 N! ww_PC_OUT [3] $end
$var wire 1 O! ww_PC_OUT [2] $end
$var wire 1 P! ww_PC_OUT [1] $end
$var wire 1 Q! ww_PC_OUT [0] $end
$var wire 1 R! ww_HEX0 [6] $end
$var wire 1 S! ww_HEX0 [5] $end
$var wire 1 T! ww_HEX0 [4] $end
$var wire 1 U! ww_HEX0 [3] $end
$var wire 1 V! ww_HEX0 [2] $end
$var wire 1 W! ww_HEX0 [1] $end
$var wire 1 X! ww_HEX0 [0] $end
$var wire 1 Y! ww_HEX1 [6] $end
$var wire 1 Z! ww_HEX1 [5] $end
$var wire 1 [! ww_HEX1 [4] $end
$var wire 1 \! ww_HEX1 [3] $end
$var wire 1 ]! ww_HEX1 [2] $end
$var wire 1 ^! ww_HEX1 [1] $end
$var wire 1 _! ww_HEX1 [0] $end
$var wire 1 `! ww_HEX2 [6] $end
$var wire 1 a! ww_HEX2 [5] $end
$var wire 1 b! ww_HEX2 [4] $end
$var wire 1 c! ww_HEX2 [3] $end
$var wire 1 d! ww_HEX2 [2] $end
$var wire 1 e! ww_HEX2 [1] $end
$var wire 1 f! ww_HEX2 [0] $end
$var wire 1 g! ww_HEX3 [6] $end
$var wire 1 h! ww_HEX3 [5] $end
$var wire 1 i! ww_HEX3 [4] $end
$var wire 1 j! ww_HEX3 [3] $end
$var wire 1 k! ww_HEX3 [2] $end
$var wire 1 l! ww_HEX3 [1] $end
$var wire 1 m! ww_HEX3 [0] $end
$var wire 1 n! ww_HEX4 [6] $end
$var wire 1 o! ww_HEX4 [5] $end
$var wire 1 p! ww_HEX4 [4] $end
$var wire 1 q! ww_HEX4 [3] $end
$var wire 1 r! ww_HEX4 [2] $end
$var wire 1 s! ww_HEX4 [1] $end
$var wire 1 t! ww_HEX4 [0] $end
$var wire 1 u! ww_HEX5 [6] $end
$var wire 1 v! ww_HEX5 [5] $end
$var wire 1 w! ww_HEX5 [4] $end
$var wire 1 x! ww_HEX5 [3] $end
$var wire 1 y! ww_HEX5 [2] $end
$var wire 1 z! ww_HEX5 [1] $end
$var wire 1 {! ww_HEX5 [0] $end
$var wire 1 |! ww_MEM [7] $end
$var wire 1 }! ww_MEM [6] $end
$var wire 1 ~! ww_MEM [5] $end
$var wire 1 !" ww_MEM [4] $end
$var wire 1 "" ww_MEM [3] $end
$var wire 1 #" ww_MEM [2] $end
$var wire 1 $" ww_MEM [1] $end
$var wire 1 %" ww_MEM [0] $end
$var wire 1 &" ww_bolso [7] $end
$var wire 1 '" ww_bolso [6] $end
$var wire 1 (" ww_bolso [5] $end
$var wire 1 )" ww_bolso [4] $end
$var wire 1 *" ww_bolso [3] $end
$var wire 1 +" ww_bolso [2] $end
$var wire 1 ," ww_bolso [1] $end
$var wire 1 -" ww_bolso [0] $end
$var wire 1 ." ww_adrs [5] $end
$var wire 1 /" ww_adrs [4] $end
$var wire 1 0" ww_adrs [3] $end
$var wire 1 1" ww_adrs [2] $end
$var wire 1 2" ww_adrs [1] $end
$var wire 1 3" ww_adrs [0] $end
$var wire 1 4" \KEY[0]~input_o\ $end
$var wire 1 5" \KEY[1]~input_o\ $end
$var wire 1 6" \SW[0]~input_o\ $end
$var wire 1 7" \SW[8]~input_o\ $end
$var wire 1 8" \SW[9]~input_o\ $end
$var wire 1 9" \KEY[2]~input_o\ $end
$var wire 1 :" \KEY[3]~input_o\ $end
$var wire 1 ;" \FPGA_RESET_N~input_o\ $end
$var wire 1 <" \SW[1]~input_o\ $end
$var wire 1 =" \SW[2]~input_o\ $end
$var wire 1 >" \SW[3]~input_o\ $end
$var wire 1 ?" \SW[4]~input_o\ $end
$var wire 1 @" \SW[5]~input_o\ $end
$var wire 1 A" \SW[6]~input_o\ $end
$var wire 1 B" \SW[7]~input_o\ $end
$var wire 1 C" \MEM[0]~output_o\ $end
$var wire 1 D" \MEM[1]~output_o\ $end
$var wire 1 E" \MEM[2]~output_o\ $end
$var wire 1 F" \MEM[3]~output_o\ $end
$var wire 1 G" \MEM[4]~output_o\ $end
$var wire 1 H" \MEM[5]~output_o\ $end
$var wire 1 I" \MEM[6]~output_o\ $end
$var wire 1 J" \MEM[7]~output_o\ $end
$var wire 1 K" \LEDR[0]~output_o\ $end
$var wire 1 L" \LEDR[1]~output_o\ $end
$var wire 1 M" \LEDR[2]~output_o\ $end
$var wire 1 N" \LEDR[3]~output_o\ $end
$var wire 1 O" \LEDR[4]~output_o\ $end
$var wire 1 P" \LEDR[5]~output_o\ $end
$var wire 1 Q" \LEDR[6]~output_o\ $end
$var wire 1 R" \LEDR[7]~output_o\ $end
$var wire 1 S" \LEDR[8]~output_o\ $end
$var wire 1 T" \LEDR[9]~output_o\ $end
$var wire 1 U" \PC_OUT[0]~output_o\ $end
$var wire 1 V" \PC_OUT[1]~output_o\ $end
$var wire 1 W" \PC_OUT[2]~output_o\ $end
$var wire 1 X" \PC_OUT[3]~output_o\ $end
$var wire 1 Y" \PC_OUT[4]~output_o\ $end
$var wire 1 Z" \PC_OUT[5]~output_o\ $end
$var wire 1 [" \PC_OUT[6]~output_o\ $end
$var wire 1 \" \PC_OUT[7]~output_o\ $end
$var wire 1 ]" \PC_OUT[8]~output_o\ $end
$var wire 1 ^" \HEX0[0]~output_o\ $end
$var wire 1 _" \HEX0[1]~output_o\ $end
$var wire 1 `" \HEX0[2]~output_o\ $end
$var wire 1 a" \HEX0[3]~output_o\ $end
$var wire 1 b" \HEX0[4]~output_o\ $end
$var wire 1 c" \HEX0[5]~output_o\ $end
$var wire 1 d" \HEX0[6]~output_o\ $end
$var wire 1 e" \HEX1[0]~output_o\ $end
$var wire 1 f" \HEX1[1]~output_o\ $end
$var wire 1 g" \HEX1[2]~output_o\ $end
$var wire 1 h" \HEX1[3]~output_o\ $end
$var wire 1 i" \HEX1[4]~output_o\ $end
$var wire 1 j" \HEX1[5]~output_o\ $end
$var wire 1 k" \HEX1[6]~output_o\ $end
$var wire 1 l" \HEX2[0]~output_o\ $end
$var wire 1 m" \HEX2[1]~output_o\ $end
$var wire 1 n" \HEX2[2]~output_o\ $end
$var wire 1 o" \HEX2[3]~output_o\ $end
$var wire 1 p" \HEX2[4]~output_o\ $end
$var wire 1 q" \HEX2[5]~output_o\ $end
$var wire 1 r" \HEX2[6]~output_o\ $end
$var wire 1 s" \HEX3[0]~output_o\ $end
$var wire 1 t" \HEX3[1]~output_o\ $end
$var wire 1 u" \HEX3[2]~output_o\ $end
$var wire 1 v" \HEX3[3]~output_o\ $end
$var wire 1 w" \HEX3[4]~output_o\ $end
$var wire 1 x" \HEX3[5]~output_o\ $end
$var wire 1 y" \HEX3[6]~output_o\ $end
$var wire 1 z" \HEX4[0]~output_o\ $end
$var wire 1 {" \HEX4[1]~output_o\ $end
$var wire 1 |" \HEX4[2]~output_o\ $end
$var wire 1 }" \HEX4[3]~output_o\ $end
$var wire 1 ~" \HEX4[4]~output_o\ $end
$var wire 1 !# \HEX4[5]~output_o\ $end
$var wire 1 "# \HEX4[6]~output_o\ $end
$var wire 1 ## \HEX5[0]~output_o\ $end
$var wire 1 $# \HEX5[1]~output_o\ $end
$var wire 1 %# \HEX5[2]~output_o\ $end
$var wire 1 &# \HEX5[3]~output_o\ $end
$var wire 1 '# \HEX5[4]~output_o\ $end
$var wire 1 (# \HEX5[5]~output_o\ $end
$var wire 1 )# \HEX5[6]~output_o\ $end
$var wire 1 *# \bolso[0]~output_o\ $end
$var wire 1 +# \bolso[1]~output_o\ $end
$var wire 1 ,# \bolso[2]~output_o\ $end
$var wire 1 -# \bolso[3]~output_o\ $end
$var wire 1 .# \bolso[4]~output_o\ $end
$var wire 1 /# \bolso[5]~output_o\ $end
$var wire 1 0# \bolso[6]~output_o\ $end
$var wire 1 1# \bolso[7]~output_o\ $end
$var wire 1 2# \adrs[0]~output_o\ $end
$var wire 1 3# \adrs[1]~output_o\ $end
$var wire 1 4# \adrs[2]~output_o\ $end
$var wire 1 5# \adrs[3]~output_o\ $end
$var wire 1 6# \adrs[4]~output_o\ $end
$var wire 1 7# \adrs[5]~output_o\ $end
$var wire 1 8# \CLOCK_50~input_o\ $end
$var wire 1 9# \CPU|incrementaPC|Add0~2\ $end
$var wire 1 :# \CPU|incrementaPC|Add0~6\ $end
$var wire 1 ;# \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 <# \CPU|decoderInstru|saida~4_combout\ $end
$var wire 1 =# \CPU|ULA_sr|Add0~1_sumout\ $end
$var wire 1 ># \CPU|MUXRET|saida_MUX[0]~0_combout\ $end
$var wire 1 ?# \CPU|decoderInstru|Equal11~0_combout\ $end
$var wire 1 @# \CPU|decoderInstru|saida[4]~8_combout\ $end
$var wire 1 A# \CPU|decoderInstru|saida~3_combout\ $end
$var wire 1 B# \ROM1|memROM~7_combout\ $end
$var wire 1 C# \CPU|decoderInstru|saida~2_combout\ $end
$var wire 1 D# \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 E# \CPU|decoderInstru|saida[5]~7_combout\ $end
$var wire 1 F# \CPU|REGS|registrador~17_q\ $end
$var wire 1 G# \CPU|MUX1|saida_MUX[5]~3_combout\ $end
$var wire 1 H# \CPU|MUX1|saida_MUX[4]~2_combout\ $end
$var wire 1 I# \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 J# \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 K# \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 L# \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 M# \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 N# \CPU|REGS|registrador~12_q\ $end
$var wire 1 O# \CPU|ULA1|Add0~2\ $end
$var wire 1 P# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 Q# \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 R# \CPU|REGS|registrador~13_q\ $end
$var wire 1 S# \CPU|ULA1|Add0~6\ $end
$var wire 1 T# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 U# \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 V# \CPU|REGS|registrador~14_q\ $end
$var wire 1 W# \CPU|ULA1|Add0~10\ $end
$var wire 1 X# \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 Y# \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 Z# \CPU|REGS|registrador~15_q\ $end
$var wire 1 [# \CPU|ULA1|Add0~14\ $end
$var wire 1 \# \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 ]# \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 ^# \CPU|REGS|registrador~16_q\ $end
$var wire 1 _# \CPU|ULA1|Add0~18\ $end
$var wire 1 `# \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 a# \CPU|FLAG|DOUT~2_combout\ $end
$var wire 1 b# \CPU|REGS|registrador~18_q\ $end
$var wire 1 c# \CPU|ULA1|Add0~22\ $end
$var wire 1 d# \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 e# \CPU|FLAG|DOUT~7_combout\ $end
$var wire 1 f# \CPU|FLAG|DOUT~0_combout\ $end
$var wire 1 g# \CPU|FLAG|DOUT~1_combout\ $end
$var wire 1 h# \CPU|decoderInstru|saida[2]~5_combout\ $end
$var wire 1 i# \CPU|REGS|registrador~19_q\ $end
$var wire 1 j# \CPU|ULA1|Add0~26\ $end
$var wire 1 k# \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 l# \CPU|FLAG|DOUT~3_combout\ $end
$var wire 1 m# \CPU|FLAG|DOUT~q\ $end
$var wire 1 n# \CPU|decoderInstru|saida[13]~6_combout\ $end
$var wire 1 o# \CPU|decoderInstru|Equal11~1_combout\ $end
$var wire 1 p# \CPU|decoderInstru|Equal11~2_combout\ $end
$var wire 1 q# \CPU|ULA_sr|Add0~2\ $end
$var wire 1 r# \CPU|ULA_sr|Add0~5_sumout\ $end
$var wire 1 s# \CPU|MUXRET|saida_MUX[1]~1_combout\ $end
$var wire 1 t# \CPU|ULA_sr|Add0~6\ $end
$var wire 1 u# \CPU|ULA_sr|Add0~9_sumout\ $end
$var wire 1 v# \CPU|MUXRET|saida_MUX[2]~2_combout\ $end
$var wire 1 w# \CPU|ULA_sr|Add0~10\ $end
$var wire 1 x# \CPU|ULA_sr|Add0~13_sumout\ $end
$var wire 1 y# \CPU|MUXRET|saida_MUX[3]~3_combout\ $end
$var wire 1 z# \CPU|ULA_sr|Add0~14\ $end
$var wire 1 {# \CPU|ULA_sr|Add0~17_sumout\ $end
$var wire 1 |# \CPU|MUXRET|saida_MUX[4]~4_combout\ $end
$var wire 1 }# \CPU|ULA_sr|Add0~18\ $end
$var wire 1 ~# \CPU|ULA_sr|Add0~21_sumout\ $end
$var wire 1 !$ \CPU|MUXRET|saida_MUX[5]~5_combout\ $end
$var wire 1 "$ \CPU|RAM_RET|ram~784_combout\ $end
$var wire 1 #$ \rtl~0_combout\ $end
$var wire 1 $$ \CPU|RAM_RET|ram~21_q\ $end
$var wire 1 %$ \CPU|RAM_RET|ram~785_combout\ $end
$var wire 1 &$ \rtl~1_combout\ $end
$var wire 1 '$ \CPU|RAM_RET|ram~30_q\ $end
$var wire 1 ($ \CPU|RAM_RET|ram~786_combout\ $end
$var wire 1 )$ \rtl~2_combout\ $end
$var wire 1 *$ \CPU|RAM_RET|ram~39_q\ $end
$var wire 1 +$ \CPU|RAM_RET|ram~787_combout\ $end
$var wire 1 ,$ \rtl~3_combout\ $end
$var wire 1 -$ \CPU|RAM_RET|ram~48_q\ $end
$var wire 1 .$ \CPU|RAM_RET|ram~637_combout\ $end
$var wire 1 /$ \CPU|RAM_RET|ram~800_combout\ $end
$var wire 1 0$ \rtl~16_combout\ $end
$var wire 1 1$ \CPU|RAM_RET|ram~165_q\ $end
$var wire 1 2$ \CPU|RAM_RET|ram~804_combout\ $end
$var wire 1 3$ \rtl~20_combout\ $end
$var wire 1 4$ \CPU|RAM_RET|ram~174_q\ $end
$var wire 1 5$ \CPU|RAM_RET|ram~808_combout\ $end
$var wire 1 6$ \rtl~24_combout\ $end
$var wire 1 7$ \CPU|RAM_RET|ram~183_q\ $end
$var wire 1 8$ \CPU|RAM_RET|ram~812_combout\ $end
$var wire 1 9$ \rtl~28_combout\ $end
$var wire 1 :$ \CPU|RAM_RET|ram~192_q\ $end
$var wire 1 ;$ \CPU|RAM_RET|ram~638_combout\ $end
$var wire 1 <$ \CPU|RAM_RET|ram~816_combout\ $end
$var wire 1 =$ \rtl~32_combout\ $end
$var wire 1 >$ \CPU|RAM_RET|ram~309_q\ $end
$var wire 1 ?$ \CPU|RAM_RET|ram~817_combout\ $end
$var wire 1 @$ \rtl~33_combout\ $end
$var wire 1 A$ \CPU|RAM_RET|ram~318_q\ $end
$var wire 1 B$ \CPU|RAM_RET|ram~818_combout\ $end
$var wire 1 C$ \rtl~34_combout\ $end
$var wire 1 D$ \CPU|RAM_RET|ram~327_q\ $end
$var wire 1 E$ \CPU|RAM_RET|ram~819_combout\ $end
$var wire 1 F$ \rtl~35_combout\ $end
$var wire 1 G$ \CPU|RAM_RET|ram~336_q\ $end
$var wire 1 H$ \CPU|RAM_RET|ram~639_combout\ $end
$var wire 1 I$ \CPU|RAM_RET|ram~832_combout\ $end
$var wire 1 J$ \rtl~48_combout\ $end
$var wire 1 K$ \CPU|RAM_RET|ram~453_q\ $end
$var wire 1 L$ \CPU|RAM_RET|ram~836_combout\ $end
$var wire 1 M$ \rtl~52_combout\ $end
$var wire 1 N$ \CPU|RAM_RET|ram~462_q\ $end
$var wire 1 O$ \CPU|RAM_RET|ram~840_combout\ $end
$var wire 1 P$ \rtl~56_combout\ $end
$var wire 1 Q$ \CPU|RAM_RET|ram~471_q\ $end
$var wire 1 R$ \CPU|RAM_RET|ram~844_combout\ $end
$var wire 1 S$ \rtl~60_combout\ $end
$var wire 1 T$ \CPU|RAM_RET|ram~480_q\ $end
$var wire 1 U$ \CPU|RAM_RET|ram~640_combout\ $end
$var wire 1 V$ \CPU|RAM_RET|ram~641_combout\ $end
$var wire 1 W$ \CPU|RAM_RET|ram~788_combout\ $end
$var wire 1 X$ \rtl~4_combout\ $end
$var wire 1 Y$ \CPU|RAM_RET|ram~57_q\ $end
$var wire 1 Z$ \CPU|RAM_RET|ram~789_combout\ $end
$var wire 1 [$ \rtl~5_combout\ $end
$var wire 1 \$ \CPU|RAM_RET|ram~66_q\ $end
$var wire 1 ]$ \CPU|RAM_RET|ram~790_combout\ $end
$var wire 1 ^$ \rtl~6_combout\ $end
$var wire 1 _$ \CPU|RAM_RET|ram~75_q\ $end
$var wire 1 `$ \CPU|RAM_RET|ram~791_combout\ $end
$var wire 1 a$ \rtl~7_combout\ $end
$var wire 1 b$ \CPU|RAM_RET|ram~84_q\ $end
$var wire 1 c$ \CPU|RAM_RET|ram~642_combout\ $end
$var wire 1 d$ \CPU|RAM_RET|ram~801_combout\ $end
$var wire 1 e$ \rtl~17_combout\ $end
$var wire 1 f$ \CPU|RAM_RET|ram~201_q\ $end
$var wire 1 g$ \CPU|RAM_RET|ram~805_combout\ $end
$var wire 1 h$ \rtl~21_combout\ $end
$var wire 1 i$ \CPU|RAM_RET|ram~210_q\ $end
$var wire 1 j$ \CPU|RAM_RET|ram~809_combout\ $end
$var wire 1 k$ \rtl~25_combout\ $end
$var wire 1 l$ \CPU|RAM_RET|ram~219_q\ $end
$var wire 1 m$ \CPU|RAM_RET|ram~813_combout\ $end
$var wire 1 n$ \rtl~29_combout\ $end
$var wire 1 o$ \CPU|RAM_RET|ram~228_q\ $end
$var wire 1 p$ \CPU|RAM_RET|ram~643_combout\ $end
$var wire 1 q$ \CPU|RAM_RET|ram~820_combout\ $end
$var wire 1 r$ \rtl~36_combout\ $end
$var wire 1 s$ \CPU|RAM_RET|ram~345_q\ $end
$var wire 1 t$ \CPU|RAM_RET|ram~821_combout\ $end
$var wire 1 u$ \rtl~37_combout\ $end
$var wire 1 v$ \CPU|RAM_RET|ram~354_q\ $end
$var wire 1 w$ \CPU|RAM_RET|ram~822_combout\ $end
$var wire 1 x$ \rtl~38_combout\ $end
$var wire 1 y$ \CPU|RAM_RET|ram~363_q\ $end
$var wire 1 z$ \CPU|RAM_RET|ram~823_combout\ $end
$var wire 1 {$ \rtl~39_combout\ $end
$var wire 1 |$ \CPU|RAM_RET|ram~372_q\ $end
$var wire 1 }$ \CPU|RAM_RET|ram~644_combout\ $end
$var wire 1 ~$ \CPU|RAM_RET|ram~833_combout\ $end
$var wire 1 !% \rtl~49_combout\ $end
$var wire 1 "% \CPU|RAM_RET|ram~489_q\ $end
$var wire 1 #% \CPU|RAM_RET|ram~837_combout\ $end
$var wire 1 $% \rtl~53_combout\ $end
$var wire 1 %% \CPU|RAM_RET|ram~498_q\ $end
$var wire 1 &% \CPU|RAM_RET|ram~841_combout\ $end
$var wire 1 '% \rtl~57_combout\ $end
$var wire 1 (% \CPU|RAM_RET|ram~507_q\ $end
$var wire 1 )% \CPU|RAM_RET|ram~845_combout\ $end
$var wire 1 *% \rtl~61_combout\ $end
$var wire 1 +% \CPU|RAM_RET|ram~516_q\ $end
$var wire 1 ,% \CPU|RAM_RET|ram~645_combout\ $end
$var wire 1 -% \CPU|RAM_RET|ram~646_combout\ $end
$var wire 1 .% \CPU|RAM_RET|ram~792_combout\ $end
$var wire 1 /% \rtl~8_combout\ $end
$var wire 1 0% \CPU|RAM_RET|ram~93_q\ $end
$var wire 1 1% \CPU|RAM_RET|ram~793_combout\ $end
$var wire 1 2% \rtl~9_combout\ $end
$var wire 1 3% \CPU|RAM_RET|ram~102_q\ $end
$var wire 1 4% \CPU|RAM_RET|ram~794_combout\ $end
$var wire 1 5% \rtl~10_combout\ $end
$var wire 1 6% \CPU|RAM_RET|ram~111_q\ $end
$var wire 1 7% \CPU|RAM_RET|ram~795_combout\ $end
$var wire 1 8% \rtl~11_combout\ $end
$var wire 1 9% \CPU|RAM_RET|ram~120_q\ $end
$var wire 1 :% \CPU|RAM_RET|ram~647_combout\ $end
$var wire 1 ;% \CPU|RAM_RET|ram~802_combout\ $end
$var wire 1 <% \rtl~18_combout\ $end
$var wire 1 =% \CPU|RAM_RET|ram~237_q\ $end
$var wire 1 >% \CPU|RAM_RET|ram~806_combout\ $end
$var wire 1 ?% \rtl~22_combout\ $end
$var wire 1 @% \CPU|RAM_RET|ram~246_q\ $end
$var wire 1 A% \CPU|RAM_RET|ram~810_combout\ $end
$var wire 1 B% \rtl~26_combout\ $end
$var wire 1 C% \CPU|RAM_RET|ram~255_q\ $end
$var wire 1 D% \CPU|RAM_RET|ram~814_combout\ $end
$var wire 1 E% \rtl~30_combout\ $end
$var wire 1 F% \CPU|RAM_RET|ram~264_q\ $end
$var wire 1 G% \CPU|RAM_RET|ram~648_combout\ $end
$var wire 1 H% \CPU|RAM_RET|ram~824_combout\ $end
$var wire 1 I% \rtl~40_combout\ $end
$var wire 1 J% \CPU|RAM_RET|ram~381_q\ $end
$var wire 1 K% \CPU|RAM_RET|ram~825_combout\ $end
$var wire 1 L% \rtl~41_combout\ $end
$var wire 1 M% \CPU|RAM_RET|ram~390_q\ $end
$var wire 1 N% \CPU|RAM_RET|ram~826_combout\ $end
$var wire 1 O% \rtl~42_combout\ $end
$var wire 1 P% \CPU|RAM_RET|ram~399_q\ $end
$var wire 1 Q% \CPU|RAM_RET|ram~827_combout\ $end
$var wire 1 R% \rtl~43_combout\ $end
$var wire 1 S% \CPU|RAM_RET|ram~408_q\ $end
$var wire 1 T% \CPU|RAM_RET|ram~649_combout\ $end
$var wire 1 U% \CPU|RAM_RET|ram~834_combout\ $end
$var wire 1 V% \rtl~50_combout\ $end
$var wire 1 W% \CPU|RAM_RET|ram~525_q\ $end
$var wire 1 X% \CPU|RAM_RET|ram~838_combout\ $end
$var wire 1 Y% \rtl~54_combout\ $end
$var wire 1 Z% \CPU|RAM_RET|ram~534_q\ $end
$var wire 1 [% \CPU|RAM_RET|ram~842_combout\ $end
$var wire 1 \% \rtl~58_combout\ $end
$var wire 1 ]% \CPU|RAM_RET|ram~543_q\ $end
$var wire 1 ^% \CPU|RAM_RET|ram~846_combout\ $end
$var wire 1 _% \rtl~62_combout\ $end
$var wire 1 `% \CPU|RAM_RET|ram~552_q\ $end
$var wire 1 a% \CPU|RAM_RET|ram~650_combout\ $end
$var wire 1 b% \CPU|RAM_RET|ram~651_combout\ $end
$var wire 1 c% \CPU|RAM_RET|ram~796_combout\ $end
$var wire 1 d% \rtl~12_combout\ $end
$var wire 1 e% \CPU|RAM_RET|ram~129_q\ $end
$var wire 1 f% \CPU|RAM_RET|ram~803_combout\ $end
$var wire 1 g% \rtl~19_combout\ $end
$var wire 1 h% \CPU|RAM_RET|ram~273_q\ $end
$var wire 1 i% \CPU|RAM_RET|ram~828_combout\ $end
$var wire 1 j% \rtl~44_combout\ $end
$var wire 1 k% \CPU|RAM_RET|ram~417_q\ $end
$var wire 1 l% \CPU|RAM_RET|ram~835_combout\ $end
$var wire 1 m% \rtl~51_combout\ $end
$var wire 1 n% \CPU|RAM_RET|ram~561_q\ $end
$var wire 1 o% \CPU|RAM_RET|ram~652_combout\ $end
$var wire 1 p% \CPU|RAM_RET|ram~797_combout\ $end
$var wire 1 q% \rtl~13_combout\ $end
$var wire 1 r% \CPU|RAM_RET|ram~138_q\ $end
$var wire 1 s% \CPU|RAM_RET|ram~807_combout\ $end
$var wire 1 t% \rtl~23_combout\ $end
$var wire 1 u% \CPU|RAM_RET|ram~282_q\ $end
$var wire 1 v% \CPU|RAM_RET|ram~829_combout\ $end
$var wire 1 w% \rtl~45_combout\ $end
$var wire 1 x% \CPU|RAM_RET|ram~426_q\ $end
$var wire 1 y% \CPU|RAM_RET|ram~839_combout\ $end
$var wire 1 z% \rtl~55_combout\ $end
$var wire 1 {% \CPU|RAM_RET|ram~570_q\ $end
$var wire 1 |% \CPU|RAM_RET|ram~653_combout\ $end
$var wire 1 }% \CPU|RAM_RET|ram~798_combout\ $end
$var wire 1 ~% \rtl~14_combout\ $end
$var wire 1 !& \CPU|RAM_RET|ram~147_q\ $end
$var wire 1 "& \CPU|RAM_RET|ram~811_combout\ $end
$var wire 1 #& \rtl~27_combout\ $end
$var wire 1 $& \CPU|RAM_RET|ram~291_q\ $end
$var wire 1 %& \CPU|RAM_RET|ram~830_combout\ $end
$var wire 1 && \rtl~46_combout\ $end
$var wire 1 '& \CPU|RAM_RET|ram~435_q\ $end
$var wire 1 (& \CPU|RAM_RET|ram~843_combout\ $end
$var wire 1 )& \rtl~59_combout\ $end
$var wire 1 *& \CPU|RAM_RET|ram~579_q\ $end
$var wire 1 +& \CPU|RAM_RET|ram~654_combout\ $end
$var wire 1 ,& \CPU|RAM_RET|ram~799_combout\ $end
$var wire 1 -& \rtl~15_combout\ $end
$var wire 1 .& \CPU|RAM_RET|ram~156_q\ $end
$var wire 1 /& \CPU|RAM_RET|ram~815_combout\ $end
$var wire 1 0& \rtl~31_combout\ $end
$var wire 1 1& \CPU|RAM_RET|ram~300_q\ $end
$var wire 1 2& \CPU|RAM_RET|ram~831_combout\ $end
$var wire 1 3& \rtl~47_combout\ $end
$var wire 1 4& \CPU|RAM_RET|ram~444_q\ $end
$var wire 1 5& \CPU|RAM_RET|ram~847_combout\ $end
$var wire 1 6& \rtl~63_combout\ $end
$var wire 1 7& \CPU|RAM_RET|ram~588_q\ $end
$var wire 1 8& \CPU|RAM_RET|ram~655_combout\ $end
$var wire 1 9& \CPU|RAM_RET|ram~656_combout\ $end
$var wire 1 :& \CPU|RAM_RET|ram~657_combout\ $end
$var wire 1 ;& \CPU|MUX2|saida_MUX[2]~3_combout\ $end
$var wire 1 <& \CPU|incrementaPC|Add0~26\ $end
$var wire 1 =& \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 >& \CPU|RAM_RET|ram~26_q\ $end
$var wire 1 ?& \CPU|RAM_RET|ram~170_q\ $end
$var wire 1 @& \CPU|RAM_RET|ram~314_q\ $end
$var wire 1 A& \CPU|RAM_RET|ram~458_q\ $end
$var wire 1 B& \CPU|RAM_RET|ram~742_combout\ $end
$var wire 1 C& \CPU|RAM_RET|ram~62_q\ $end
$var wire 1 D& \CPU|RAM_RET|ram~206_q\ $end
$var wire 1 E& \CPU|RAM_RET|ram~350_q\ $end
$var wire 1 F& \CPU|RAM_RET|ram~494_q\ $end
$var wire 1 G& \CPU|RAM_RET|ram~743_combout\ $end
$var wire 1 H& \CPU|RAM_RET|ram~98_q\ $end
$var wire 1 I& \CPU|RAM_RET|ram~242_q\ $end
$var wire 1 J& \CPU|RAM_RET|ram~386_q\ $end
$var wire 1 K& \CPU|RAM_RET|ram~530_q\ $end
$var wire 1 L& \CPU|RAM_RET|ram~744_combout\ $end
$var wire 1 M& \CPU|RAM_RET|ram~134_q\ $end
$var wire 1 N& \CPU|RAM_RET|ram~278_q\ $end
$var wire 1 O& \CPU|RAM_RET|ram~422_q\ $end
$var wire 1 P& \CPU|RAM_RET|ram~566_q\ $end
$var wire 1 Q& \CPU|RAM_RET|ram~745_combout\ $end
$var wire 1 R& \CPU|RAM_RET|ram~746_combout\ $end
$var wire 1 S& \CPU|RAM_RET|ram~35_q\ $end
$var wire 1 T& \CPU|RAM_RET|ram~179_q\ $end
$var wire 1 U& \CPU|RAM_RET|ram~323_q\ $end
$var wire 1 V& \CPU|RAM_RET|ram~467_q\ $end
$var wire 1 W& \CPU|RAM_RET|ram~747_combout\ $end
$var wire 1 X& \CPU|RAM_RET|ram~71_q\ $end
$var wire 1 Y& \CPU|RAM_RET|ram~215_q\ $end
$var wire 1 Z& \CPU|RAM_RET|ram~359_q\ $end
$var wire 1 [& \CPU|RAM_RET|ram~503_q\ $end
$var wire 1 \& \CPU|RAM_RET|ram~748_combout\ $end
$var wire 1 ]& \CPU|RAM_RET|ram~107_q\ $end
$var wire 1 ^& \CPU|RAM_RET|ram~251_q\ $end
$var wire 1 _& \CPU|RAM_RET|ram~395_q\ $end
$var wire 1 `& \CPU|RAM_RET|ram~539_q\ $end
$var wire 1 a& \CPU|RAM_RET|ram~749_combout\ $end
$var wire 1 b& \CPU|RAM_RET|ram~143_q\ $end
$var wire 1 c& \CPU|RAM_RET|ram~287_q\ $end
$var wire 1 d& \CPU|RAM_RET|ram~431_q\ $end
$var wire 1 e& \CPU|RAM_RET|ram~575_q\ $end
$var wire 1 f& \CPU|RAM_RET|ram~750_combout\ $end
$var wire 1 g& \CPU|RAM_RET|ram~751_combout\ $end
$var wire 1 h& \CPU|RAM_RET|ram~44_q\ $end
$var wire 1 i& \CPU|RAM_RET|ram~80_q\ $end
$var wire 1 j& \CPU|RAM_RET|ram~116_q\ $end
$var wire 1 k& \CPU|RAM_RET|ram~152_q\ $end
$var wire 1 l& \CPU|RAM_RET|ram~752_combout\ $end
$var wire 1 m& \CPU|RAM_RET|ram~188_q\ $end
$var wire 1 n& \CPU|RAM_RET|ram~224_q\ $end
$var wire 1 o& \CPU|RAM_RET|ram~260_q\ $end
$var wire 1 p& \CPU|RAM_RET|ram~296_q\ $end
$var wire 1 q& \CPU|RAM_RET|ram~753_combout\ $end
$var wire 1 r& \CPU|RAM_RET|ram~332_q\ $end
$var wire 1 s& \CPU|RAM_RET|ram~368_q\ $end
$var wire 1 t& \CPU|RAM_RET|ram~404_q\ $end
$var wire 1 u& \CPU|RAM_RET|ram~440_q\ $end
$var wire 1 v& \CPU|RAM_RET|ram~754_combout\ $end
$var wire 1 w& \CPU|RAM_RET|ram~476_q\ $end
$var wire 1 x& \CPU|RAM_RET|ram~512_q\ $end
$var wire 1 y& \CPU|RAM_RET|ram~548_q\ $end
$var wire 1 z& \CPU|RAM_RET|ram~584_q\ $end
$var wire 1 {& \CPU|RAM_RET|ram~755_combout\ $end
$var wire 1 |& \CPU|RAM_RET|ram~756_combout\ $end
$var wire 1 }& \CPU|RAM_RET|ram~53_q\ $end
$var wire 1 ~& \CPU|RAM_RET|ram~197_q\ $end
$var wire 1 !' \CPU|RAM_RET|ram~341_q\ $end
$var wire 1 "' \CPU|RAM_RET|ram~485_q\ $end
$var wire 1 #' \CPU|RAM_RET|ram~757_combout\ $end
$var wire 1 $' \CPU|RAM_RET|ram~89_q\ $end
$var wire 1 %' \CPU|RAM_RET|ram~233_q\ $end
$var wire 1 &' \CPU|RAM_RET|ram~377_q\ $end
$var wire 1 '' \CPU|RAM_RET|ram~521_q\ $end
$var wire 1 (' \CPU|RAM_RET|ram~758_combout\ $end
$var wire 1 )' \CPU|RAM_RET|ram~125_q\ $end
$var wire 1 *' \CPU|RAM_RET|ram~269_q\ $end
$var wire 1 +' \CPU|RAM_RET|ram~413_q\ $end
$var wire 1 ,' \CPU|RAM_RET|ram~557_q\ $end
$var wire 1 -' \CPU|RAM_RET|ram~759_combout\ $end
$var wire 1 .' \CPU|RAM_RET|ram~161_q\ $end
$var wire 1 /' \CPU|RAM_RET|ram~305_q\ $end
$var wire 1 0' \CPU|RAM_RET|ram~449_q\ $end
$var wire 1 1' \CPU|RAM_RET|ram~593_q\ $end
$var wire 1 2' \CPU|RAM_RET|ram~760_combout\ $end
$var wire 1 3' \CPU|RAM_RET|ram~761_combout\ $end
$var wire 1 4' \CPU|RAM_RET|ram~762_combout\ $end
$var wire 1 5' \CPU|MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 6' \CPU|incrementaPC|Add0~30\ $end
$var wire 1 7' \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 8' \CPU|RAM_RET|ram~27_q\ $end
$var wire 1 9' \CPU|RAM_RET|ram~36_q\ $end
$var wire 1 :' \CPU|RAM_RET|ram~45_q\ $end
$var wire 1 ;' \CPU|RAM_RET|ram~54_q\ $end
$var wire 1 <' \CPU|RAM_RET|ram~763_combout\ $end
$var wire 1 =' \CPU|RAM_RET|ram~171_q\ $end
$var wire 1 >' \CPU|RAM_RET|ram~180_q\ $end
$var wire 1 ?' \CPU|RAM_RET|ram~189_q\ $end
$var wire 1 @' \CPU|RAM_RET|ram~198_q\ $end
$var wire 1 A' \CPU|RAM_RET|ram~764_combout\ $end
$var wire 1 B' \CPU|RAM_RET|ram~315_q\ $end
$var wire 1 C' \CPU|RAM_RET|ram~324_q\ $end
$var wire 1 D' \CPU|RAM_RET|ram~333_q\ $end
$var wire 1 E' \CPU|RAM_RET|ram~342_q\ $end
$var wire 1 F' \CPU|RAM_RET|ram~765_combout\ $end
$var wire 1 G' \CPU|RAM_RET|ram~459_q\ $end
$var wire 1 H' \CPU|RAM_RET|ram~468_q\ $end
$var wire 1 I' \CPU|RAM_RET|ram~477_q\ $end
$var wire 1 J' \CPU|RAM_RET|ram~486_q\ $end
$var wire 1 K' \CPU|RAM_RET|ram~766_combout\ $end
$var wire 1 L' \CPU|RAM_RET|ram~767_combout\ $end
$var wire 1 M' \CPU|RAM_RET|ram~63_q\ $end
$var wire 1 N' \CPU|RAM_RET|ram~72_q\ $end
$var wire 1 O' \CPU|RAM_RET|ram~81_q\ $end
$var wire 1 P' \CPU|RAM_RET|ram~90_q\ $end
$var wire 1 Q' \CPU|RAM_RET|ram~768_combout\ $end
$var wire 1 R' \CPU|RAM_RET|ram~207_q\ $end
$var wire 1 S' \CPU|RAM_RET|ram~216_q\ $end
$var wire 1 T' \CPU|RAM_RET|ram~225_q\ $end
$var wire 1 U' \CPU|RAM_RET|ram~234_q\ $end
$var wire 1 V' \CPU|RAM_RET|ram~769_combout\ $end
$var wire 1 W' \CPU|RAM_RET|ram~351_q\ $end
$var wire 1 X' \CPU|RAM_RET|ram~360_q\ $end
$var wire 1 Y' \CPU|RAM_RET|ram~369_q\ $end
$var wire 1 Z' \CPU|RAM_RET|ram~378_q\ $end
$var wire 1 [' \CPU|RAM_RET|ram~770_combout\ $end
$var wire 1 \' \CPU|RAM_RET|ram~495_q\ $end
$var wire 1 ]' \CPU|RAM_RET|ram~504_q\ $end
$var wire 1 ^' \CPU|RAM_RET|ram~513_q\ $end
$var wire 1 _' \CPU|RAM_RET|ram~522_q\ $end
$var wire 1 `' \CPU|RAM_RET|ram~771_combout\ $end
$var wire 1 a' \CPU|RAM_RET|ram~772_combout\ $end
$var wire 1 b' \CPU|RAM_RET|ram~99_q\ $end
$var wire 1 c' \CPU|RAM_RET|ram~108_q\ $end
$var wire 1 d' \CPU|RAM_RET|ram~117_q\ $end
$var wire 1 e' \CPU|RAM_RET|ram~126_q\ $end
$var wire 1 f' \CPU|RAM_RET|ram~773_combout\ $end
$var wire 1 g' \CPU|RAM_RET|ram~243_q\ $end
$var wire 1 h' \CPU|RAM_RET|ram~252_q\ $end
$var wire 1 i' \CPU|RAM_RET|ram~261_q\ $end
$var wire 1 j' \CPU|RAM_RET|ram~270_q\ $end
$var wire 1 k' \CPU|RAM_RET|ram~774_combout\ $end
$var wire 1 l' \CPU|RAM_RET|ram~387_q\ $end
$var wire 1 m' \CPU|RAM_RET|ram~396_q\ $end
$var wire 1 n' \CPU|RAM_RET|ram~405_q\ $end
$var wire 1 o' \CPU|RAM_RET|ram~414_q\ $end
$var wire 1 p' \CPU|RAM_RET|ram~775_combout\ $end
$var wire 1 q' \CPU|RAM_RET|ram~531_q\ $end
$var wire 1 r' \CPU|RAM_RET|ram~540_q\ $end
$var wire 1 s' \CPU|RAM_RET|ram~549_q\ $end
$var wire 1 t' \CPU|RAM_RET|ram~558_q\ $end
$var wire 1 u' \CPU|RAM_RET|ram~776_combout\ $end
$var wire 1 v' \CPU|RAM_RET|ram~777_combout\ $end
$var wire 1 w' \CPU|RAM_RET|ram~135_q\ $end
$var wire 1 x' \CPU|RAM_RET|ram~279_q\ $end
$var wire 1 y' \CPU|RAM_RET|ram~423_q\ $end
$var wire 1 z' \CPU|RAM_RET|ram~567_q\ $end
$var wire 1 {' \CPU|RAM_RET|ram~778_combout\ $end
$var wire 1 |' \CPU|RAM_RET|ram~144_q\ $end
$var wire 1 }' \CPU|RAM_RET|ram~288_q\ $end
$var wire 1 ~' \CPU|RAM_RET|ram~432_q\ $end
$var wire 1 !( \CPU|RAM_RET|ram~576_q\ $end
$var wire 1 "( \CPU|RAM_RET|ram~779_combout\ $end
$var wire 1 #( \CPU|RAM_RET|ram~153_q\ $end
$var wire 1 $( \CPU|RAM_RET|ram~297_q\ $end
$var wire 1 %( \CPU|RAM_RET|ram~441_q\ $end
$var wire 1 &( \CPU|RAM_RET|ram~585_q\ $end
$var wire 1 '( \CPU|RAM_RET|ram~780_combout\ $end
$var wire 1 (( \CPU|RAM_RET|ram~162_q\ $end
$var wire 1 )( \CPU|RAM_RET|ram~306_q\ $end
$var wire 1 *( \CPU|RAM_RET|ram~450_q\ $end
$var wire 1 +( \CPU|RAM_RET|ram~594_q\ $end
$var wire 1 ,( \CPU|RAM_RET|ram~781_combout\ $end
$var wire 1 -( \CPU|RAM_RET|ram~782_combout\ $end
$var wire 1 .( \CPU|RAM_RET|ram~783_combout\ $end
$var wire 1 /( \CPU|MUX2|saida_MUX[8]~9_combout\ $end
$var wire 1 0( \ROM1|memROM~1_combout\ $end
$var wire 1 1( \ROM1|memROM~5_combout\ $end
$var wire 1 2( \CPU|incrementaPC|Add0~10\ $end
$var wire 1 3( \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 4( \CPU|RAM_RET|ram~22_q\ $end
$var wire 1 5( \CPU|RAM_RET|ram~58_q\ $end
$var wire 1 6( \CPU|RAM_RET|ram~94_q\ $end
$var wire 1 7( \CPU|RAM_RET|ram~130_q\ $end
$var wire 1 8( \CPU|RAM_RET|ram~658_combout\ $end
$var wire 1 9( \CPU|RAM_RET|ram~31_q\ $end
$var wire 1 :( \CPU|RAM_RET|ram~67_q\ $end
$var wire 1 ;( \CPU|RAM_RET|ram~103_q\ $end
$var wire 1 <( \CPU|RAM_RET|ram~139_q\ $end
$var wire 1 =( \CPU|RAM_RET|ram~659_combout\ $end
$var wire 1 >( \CPU|RAM_RET|ram~40_q\ $end
$var wire 1 ?( \CPU|RAM_RET|ram~76_q\ $end
$var wire 1 @( \CPU|RAM_RET|ram~112_q\ $end
$var wire 1 A( \CPU|RAM_RET|ram~148_q\ $end
$var wire 1 B( \CPU|RAM_RET|ram~660_combout\ $end
$var wire 1 C( \CPU|RAM_RET|ram~49_q\ $end
$var wire 1 D( \CPU|RAM_RET|ram~85_q\ $end
$var wire 1 E( \CPU|RAM_RET|ram~121_q\ $end
$var wire 1 F( \CPU|RAM_RET|ram~157_q\ $end
$var wire 1 G( \CPU|RAM_RET|ram~661_combout\ $end
$var wire 1 H( \CPU|RAM_RET|ram~662_combout\ $end
$var wire 1 I( \CPU|RAM_RET|ram~166_q\ $end
$var wire 1 J( \CPU|RAM_RET|ram~202_q\ $end
$var wire 1 K( \CPU|RAM_RET|ram~238_q\ $end
$var wire 1 L( \CPU|RAM_RET|ram~274_q\ $end
$var wire 1 M( \CPU|RAM_RET|ram~663_combout\ $end
$var wire 1 N( \CPU|RAM_RET|ram~175_q\ $end
$var wire 1 O( \CPU|RAM_RET|ram~211_q\ $end
$var wire 1 P( \CPU|RAM_RET|ram~247_q\ $end
$var wire 1 Q( \CPU|RAM_RET|ram~283_q\ $end
$var wire 1 R( \CPU|RAM_RET|ram~664_combout\ $end
$var wire 1 S( \CPU|RAM_RET|ram~184_q\ $end
$var wire 1 T( \CPU|RAM_RET|ram~220_q\ $end
$var wire 1 U( \CPU|RAM_RET|ram~256_q\ $end
$var wire 1 V( \CPU|RAM_RET|ram~292_q\ $end
$var wire 1 W( \CPU|RAM_RET|ram~665_combout\ $end
$var wire 1 X( \CPU|RAM_RET|ram~193_q\ $end
$var wire 1 Y( \CPU|RAM_RET|ram~229_q\ $end
$var wire 1 Z( \CPU|RAM_RET|ram~265_q\ $end
$var wire 1 [( \CPU|RAM_RET|ram~301_q\ $end
$var wire 1 \( \CPU|RAM_RET|ram~666_combout\ $end
$var wire 1 ]( \CPU|RAM_RET|ram~667_combout\ $end
$var wire 1 ^( \CPU|RAM_RET|ram~310_q\ $end
$var wire 1 _( \CPU|RAM_RET|ram~346_q\ $end
$var wire 1 `( \CPU|RAM_RET|ram~382_q\ $end
$var wire 1 a( \CPU|RAM_RET|ram~418_q\ $end
$var wire 1 b( \CPU|RAM_RET|ram~668_combout\ $end
$var wire 1 c( \CPU|RAM_RET|ram~319_q\ $end
$var wire 1 d( \CPU|RAM_RET|ram~355_q\ $end
$var wire 1 e( \CPU|RAM_RET|ram~391_q\ $end
$var wire 1 f( \CPU|RAM_RET|ram~427_q\ $end
$var wire 1 g( \CPU|RAM_RET|ram~669_combout\ $end
$var wire 1 h( \CPU|RAM_RET|ram~328_q\ $end
$var wire 1 i( \CPU|RAM_RET|ram~364_q\ $end
$var wire 1 j( \CPU|RAM_RET|ram~400_q\ $end
$var wire 1 k( \CPU|RAM_RET|ram~436_q\ $end
$var wire 1 l( \CPU|RAM_RET|ram~670_combout\ $end
$var wire 1 m( \CPU|RAM_RET|ram~337_q\ $end
$var wire 1 n( \CPU|RAM_RET|ram~373_q\ $end
$var wire 1 o( \CPU|RAM_RET|ram~409_q\ $end
$var wire 1 p( \CPU|RAM_RET|ram~445_q\ $end
$var wire 1 q( \CPU|RAM_RET|ram~671_combout\ $end
$var wire 1 r( \CPU|RAM_RET|ram~672_combout\ $end
$var wire 1 s( \CPU|RAM_RET|ram~454_q\ $end
$var wire 1 t( \CPU|RAM_RET|ram~463_q\ $end
$var wire 1 u( \CPU|RAM_RET|ram~472_q\ $end
$var wire 1 v( \CPU|RAM_RET|ram~481_q\ $end
$var wire 1 w( \CPU|RAM_RET|ram~673_combout\ $end
$var wire 1 x( \CPU|RAM_RET|ram~490_q\ $end
$var wire 1 y( \CPU|RAM_RET|ram~499_q\ $end
$var wire 1 z( \CPU|RAM_RET|ram~508_q\ $end
$var wire 1 {( \CPU|RAM_RET|ram~517_q\ $end
$var wire 1 |( \CPU|RAM_RET|ram~674_combout\ $end
$var wire 1 }( \CPU|RAM_RET|ram~526_q\ $end
$var wire 1 ~( \CPU|RAM_RET|ram~535_q\ $end
$var wire 1 !) \CPU|RAM_RET|ram~544_q\ $end
$var wire 1 ") \CPU|RAM_RET|ram~553_q\ $end
$var wire 1 #) \CPU|RAM_RET|ram~675_combout\ $end
$var wire 1 $) \CPU|RAM_RET|ram~562_q\ $end
$var wire 1 %) \CPU|RAM_RET|ram~571_q\ $end
$var wire 1 &) \CPU|RAM_RET|ram~580_q\ $end
$var wire 1 ') \CPU|RAM_RET|ram~589_q\ $end
$var wire 1 () \CPU|RAM_RET|ram~676_combout\ $end
$var wire 1 )) \CPU|RAM_RET|ram~677_combout\ $end
$var wire 1 *) \CPU|RAM_RET|ram~678_combout\ $end
$var wire 1 +) \CPU|MUX2|saida_MUX[3]~4_combout\ $end
$var wire 1 ,) \ROM1|memROM~6_combout\ $end
$var wire 1 -) \CPU|incrementaPC|Add0~14\ $end
$var wire 1 .) \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 /) \CPU|RAM_RET|ram~23_q\ $end
$var wire 1 0) \CPU|RAM_RET|ram~167_q\ $end
$var wire 1 1) \CPU|RAM_RET|ram~311_q\ $end
$var wire 1 2) \CPU|RAM_RET|ram~455_q\ $end
$var wire 1 3) \CPU|RAM_RET|ram~679_combout\ $end
$var wire 1 4) \CPU|RAM_RET|ram~59_q\ $end
$var wire 1 5) \CPU|RAM_RET|ram~203_q\ $end
$var wire 1 6) \CPU|RAM_RET|ram~347_q\ $end
$var wire 1 7) \CPU|RAM_RET|ram~491_q\ $end
$var wire 1 8) \CPU|RAM_RET|ram~680_combout\ $end
$var wire 1 9) \CPU|RAM_RET|ram~95_q\ $end
$var wire 1 :) \CPU|RAM_RET|ram~239_q\ $end
$var wire 1 ;) \CPU|RAM_RET|ram~383_q\ $end
$var wire 1 <) \CPU|RAM_RET|ram~527_q\ $end
$var wire 1 =) \CPU|RAM_RET|ram~681_combout\ $end
$var wire 1 >) \CPU|RAM_RET|ram~131_q\ $end
$var wire 1 ?) \CPU|RAM_RET|ram~275_q\ $end
$var wire 1 @) \CPU|RAM_RET|ram~419_q\ $end
$var wire 1 A) \CPU|RAM_RET|ram~563_q\ $end
$var wire 1 B) \CPU|RAM_RET|ram~682_combout\ $end
$var wire 1 C) \CPU|RAM_RET|ram~683_combout\ $end
$var wire 1 D) \CPU|RAM_RET|ram~32_q\ $end
$var wire 1 E) \CPU|RAM_RET|ram~176_q\ $end
$var wire 1 F) \CPU|RAM_RET|ram~320_q\ $end
$var wire 1 G) \CPU|RAM_RET|ram~464_q\ $end
$var wire 1 H) \CPU|RAM_RET|ram~684_combout\ $end
$var wire 1 I) \CPU|RAM_RET|ram~68_q\ $end
$var wire 1 J) \CPU|RAM_RET|ram~212_q\ $end
$var wire 1 K) \CPU|RAM_RET|ram~356_q\ $end
$var wire 1 L) \CPU|RAM_RET|ram~500_q\ $end
$var wire 1 M) \CPU|RAM_RET|ram~685_combout\ $end
$var wire 1 N) \CPU|RAM_RET|ram~104_q\ $end
$var wire 1 O) \CPU|RAM_RET|ram~248_q\ $end
$var wire 1 P) \CPU|RAM_RET|ram~392_q\ $end
$var wire 1 Q) \CPU|RAM_RET|ram~536_q\ $end
$var wire 1 R) \CPU|RAM_RET|ram~686_combout\ $end
$var wire 1 S) \CPU|RAM_RET|ram~140_q\ $end
$var wire 1 T) \CPU|RAM_RET|ram~284_q\ $end
$var wire 1 U) \CPU|RAM_RET|ram~428_q\ $end
$var wire 1 V) \CPU|RAM_RET|ram~572_q\ $end
$var wire 1 W) \CPU|RAM_RET|ram~687_combout\ $end
$var wire 1 X) \CPU|RAM_RET|ram~688_combout\ $end
$var wire 1 Y) \CPU|RAM_RET|ram~41_q\ $end
$var wire 1 Z) \CPU|RAM_RET|ram~77_q\ $end
$var wire 1 [) \CPU|RAM_RET|ram~113_q\ $end
$var wire 1 \) \CPU|RAM_RET|ram~149_q\ $end
$var wire 1 ]) \CPU|RAM_RET|ram~689_combout\ $end
$var wire 1 ^) \CPU|RAM_RET|ram~185_q\ $end
$var wire 1 _) \CPU|RAM_RET|ram~221_q\ $end
$var wire 1 `) \CPU|RAM_RET|ram~257_q\ $end
$var wire 1 a) \CPU|RAM_RET|ram~293_q\ $end
$var wire 1 b) \CPU|RAM_RET|ram~690_combout\ $end
$var wire 1 c) \CPU|RAM_RET|ram~329_q\ $end
$var wire 1 d) \CPU|RAM_RET|ram~365_q\ $end
$var wire 1 e) \CPU|RAM_RET|ram~401_q\ $end
$var wire 1 f) \CPU|RAM_RET|ram~437_q\ $end
$var wire 1 g) \CPU|RAM_RET|ram~691_combout\ $end
$var wire 1 h) \CPU|RAM_RET|ram~473_q\ $end
$var wire 1 i) \CPU|RAM_RET|ram~509_q\ $end
$var wire 1 j) \CPU|RAM_RET|ram~545_q\ $end
$var wire 1 k) \CPU|RAM_RET|ram~581_q\ $end
$var wire 1 l) \CPU|RAM_RET|ram~692_combout\ $end
$var wire 1 m) \CPU|RAM_RET|ram~693_combout\ $end
$var wire 1 n) \CPU|RAM_RET|ram~50_q\ $end
$var wire 1 o) \CPU|RAM_RET|ram~194_q\ $end
$var wire 1 p) \CPU|RAM_RET|ram~338_q\ $end
$var wire 1 q) \CPU|RAM_RET|ram~482_q\ $end
$var wire 1 r) \CPU|RAM_RET|ram~694_combout\ $end
$var wire 1 s) \CPU|RAM_RET|ram~86_q\ $end
$var wire 1 t) \CPU|RAM_RET|ram~230_q\ $end
$var wire 1 u) \CPU|RAM_RET|ram~374_q\ $end
$var wire 1 v) \CPU|RAM_RET|ram~518_q\ $end
$var wire 1 w) \CPU|RAM_RET|ram~695_combout\ $end
$var wire 1 x) \CPU|RAM_RET|ram~122_q\ $end
$var wire 1 y) \CPU|RAM_RET|ram~266_q\ $end
$var wire 1 z) \CPU|RAM_RET|ram~410_q\ $end
$var wire 1 {) \CPU|RAM_RET|ram~554_q\ $end
$var wire 1 |) \CPU|RAM_RET|ram~696_combout\ $end
$var wire 1 }) \CPU|RAM_RET|ram~158_q\ $end
$var wire 1 ~) \CPU|RAM_RET|ram~302_q\ $end
$var wire 1 !* \CPU|RAM_RET|ram~446_q\ $end
$var wire 1 "* \CPU|RAM_RET|ram~590_q\ $end
$var wire 1 #* \CPU|RAM_RET|ram~697_combout\ $end
$var wire 1 $* \CPU|RAM_RET|ram~698_combout\ $end
$var wire 1 %* \CPU|RAM_RET|ram~699_combout\ $end
$var wire 1 &* \CPU|MUX2|saida_MUX[4]~5_combout\ $end
$var wire 1 '* \CPU|incrementaPC|Add0~18\ $end
$var wire 1 (* \CPU|incrementaPC|Add0~22\ $end
$var wire 1 )* \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 ** \CPU|RAM_RET|ram~25_q\ $end
$var wire 1 +* \CPU|RAM_RET|ram~61_q\ $end
$var wire 1 ,* \CPU|RAM_RET|ram~97_q\ $end
$var wire 1 -* \CPU|RAM_RET|ram~133_q\ $end
$var wire 1 .* \CPU|RAM_RET|ram~721_combout\ $end
$var wire 1 /* \CPU|RAM_RET|ram~34_q\ $end
$var wire 1 0* \CPU|RAM_RET|ram~70_q\ $end
$var wire 1 1* \CPU|RAM_RET|ram~106_q\ $end
$var wire 1 2* \CPU|RAM_RET|ram~142_q\ $end
$var wire 1 3* \CPU|RAM_RET|ram~722_combout\ $end
$var wire 1 4* \CPU|RAM_RET|ram~43_q\ $end
$var wire 1 5* \CPU|RAM_RET|ram~79_q\ $end
$var wire 1 6* \CPU|RAM_RET|ram~115_q\ $end
$var wire 1 7* \CPU|RAM_RET|ram~151_q\ $end
$var wire 1 8* \CPU|RAM_RET|ram~723_combout\ $end
$var wire 1 9* \CPU|RAM_RET|ram~52_q\ $end
$var wire 1 :* \CPU|RAM_RET|ram~88_q\ $end
$var wire 1 ;* \CPU|RAM_RET|ram~124_q\ $end
$var wire 1 <* \CPU|RAM_RET|ram~160_q\ $end
$var wire 1 =* \CPU|RAM_RET|ram~724_combout\ $end
$var wire 1 >* \CPU|RAM_RET|ram~725_combout\ $end
$var wire 1 ?* \CPU|RAM_RET|ram~169_q\ $end
$var wire 1 @* \CPU|RAM_RET|ram~205_q\ $end
$var wire 1 A* \CPU|RAM_RET|ram~241_q\ $end
$var wire 1 B* \CPU|RAM_RET|ram~277_q\ $end
$var wire 1 C* \CPU|RAM_RET|ram~726_combout\ $end
$var wire 1 D* \CPU|RAM_RET|ram~178_q\ $end
$var wire 1 E* \CPU|RAM_RET|ram~214_q\ $end
$var wire 1 F* \CPU|RAM_RET|ram~250_q\ $end
$var wire 1 G* \CPU|RAM_RET|ram~286_q\ $end
$var wire 1 H* \CPU|RAM_RET|ram~727_combout\ $end
$var wire 1 I* \CPU|RAM_RET|ram~187_q\ $end
$var wire 1 J* \CPU|RAM_RET|ram~223_q\ $end
$var wire 1 K* \CPU|RAM_RET|ram~259_q\ $end
$var wire 1 L* \CPU|RAM_RET|ram~295_q\ $end
$var wire 1 M* \CPU|RAM_RET|ram~728_combout\ $end
$var wire 1 N* \CPU|RAM_RET|ram~196_q\ $end
$var wire 1 O* \CPU|RAM_RET|ram~232_q\ $end
$var wire 1 P* \CPU|RAM_RET|ram~268_q\ $end
$var wire 1 Q* \CPU|RAM_RET|ram~304_q\ $end
$var wire 1 R* \CPU|RAM_RET|ram~729_combout\ $end
$var wire 1 S* \CPU|RAM_RET|ram~730_combout\ $end
$var wire 1 T* \CPU|RAM_RET|ram~313_q\ $end
$var wire 1 U* \CPU|RAM_RET|ram~349_q\ $end
$var wire 1 V* \CPU|RAM_RET|ram~385_q\ $end
$var wire 1 W* \CPU|RAM_RET|ram~421_q\ $end
$var wire 1 X* \CPU|RAM_RET|ram~731_combout\ $end
$var wire 1 Y* \CPU|RAM_RET|ram~322_q\ $end
$var wire 1 Z* \CPU|RAM_RET|ram~358_q\ $end
$var wire 1 [* \CPU|RAM_RET|ram~394_q\ $end
$var wire 1 \* \CPU|RAM_RET|ram~430_q\ $end
$var wire 1 ]* \CPU|RAM_RET|ram~732_combout\ $end
$var wire 1 ^* \CPU|RAM_RET|ram~331_q\ $end
$var wire 1 _* \CPU|RAM_RET|ram~367_q\ $end
$var wire 1 `* \CPU|RAM_RET|ram~403_q\ $end
$var wire 1 a* \CPU|RAM_RET|ram~439_q\ $end
$var wire 1 b* \CPU|RAM_RET|ram~733_combout\ $end
$var wire 1 c* \CPU|RAM_RET|ram~340_q\ $end
$var wire 1 d* \CPU|RAM_RET|ram~376_q\ $end
$var wire 1 e* \CPU|RAM_RET|ram~412_q\ $end
$var wire 1 f* \CPU|RAM_RET|ram~448_q\ $end
$var wire 1 g* \CPU|RAM_RET|ram~734_combout\ $end
$var wire 1 h* \CPU|RAM_RET|ram~735_combout\ $end
$var wire 1 i* \CPU|RAM_RET|ram~457_q\ $end
$var wire 1 j* \CPU|RAM_RET|ram~466_q\ $end
$var wire 1 k* \CPU|RAM_RET|ram~475_q\ $end
$var wire 1 l* \CPU|RAM_RET|ram~484_q\ $end
$var wire 1 m* \CPU|RAM_RET|ram~736_combout\ $end
$var wire 1 n* \CPU|RAM_RET|ram~493_q\ $end
$var wire 1 o* \CPU|RAM_RET|ram~502_q\ $end
$var wire 1 p* \CPU|RAM_RET|ram~511_q\ $end
$var wire 1 q* \CPU|RAM_RET|ram~520_q\ $end
$var wire 1 r* \CPU|RAM_RET|ram~737_combout\ $end
$var wire 1 s* \CPU|RAM_RET|ram~529_q\ $end
$var wire 1 t* \CPU|RAM_RET|ram~538_q\ $end
$var wire 1 u* \CPU|RAM_RET|ram~547_q\ $end
$var wire 1 v* \CPU|RAM_RET|ram~556_q\ $end
$var wire 1 w* \CPU|RAM_RET|ram~738_combout\ $end
$var wire 1 x* \CPU|RAM_RET|ram~565_q\ $end
$var wire 1 y* \CPU|RAM_RET|ram~574_q\ $end
$var wire 1 z* \CPU|RAM_RET|ram~583_q\ $end
$var wire 1 {* \CPU|RAM_RET|ram~592_q\ $end
$var wire 1 |* \CPU|RAM_RET|ram~739_combout\ $end
$var wire 1 }* \CPU|RAM_RET|ram~740_combout\ $end
$var wire 1 ~* \CPU|RAM_RET|ram~741_combout\ $end
$var wire 1 !+ \CPU|MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 "+ \ROM1|memROM~9_combout\ $end
$var wire 1 #+ \ROM1|memROM~3_combout\ $end
$var wire 1 $+ \CPU|MUX2|saida_MUX[2]~0_combout\ $end
$var wire 1 %+ \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 &+ \CPU|RAM_RET|ram~20_q\ $end
$var wire 1 '+ \CPU|RAM_RET|ram~164_q\ $end
$var wire 1 (+ \CPU|RAM_RET|ram~308_q\ $end
$var wire 1 )+ \CPU|RAM_RET|ram~452_q\ $end
$var wire 1 *+ \CPU|RAM_RET|ram~616_combout\ $end
$var wire 1 ++ \CPU|RAM_RET|ram~56_q\ $end
$var wire 1 ,+ \CPU|RAM_RET|ram~200_q\ $end
$var wire 1 -+ \CPU|RAM_RET|ram~344_q\ $end
$var wire 1 .+ \CPU|RAM_RET|ram~488_q\ $end
$var wire 1 /+ \CPU|RAM_RET|ram~617_combout\ $end
$var wire 1 0+ \CPU|RAM_RET|ram~92_q\ $end
$var wire 1 1+ \CPU|RAM_RET|ram~236_q\ $end
$var wire 1 2+ \CPU|RAM_RET|ram~380_q\ $end
$var wire 1 3+ \CPU|RAM_RET|ram~524_q\ $end
$var wire 1 4+ \CPU|RAM_RET|ram~618_combout\ $end
$var wire 1 5+ \CPU|RAM_RET|ram~128_q\ $end
$var wire 1 6+ \CPU|RAM_RET|ram~272_q\ $end
$var wire 1 7+ \CPU|RAM_RET|ram~416_q\ $end
$var wire 1 8+ \CPU|RAM_RET|ram~560_q\ $end
$var wire 1 9+ \CPU|RAM_RET|ram~619_combout\ $end
$var wire 1 :+ \CPU|RAM_RET|ram~620_combout\ $end
$var wire 1 ;+ \CPU|RAM_RET|ram~29_q\ $end
$var wire 1 <+ \CPU|RAM_RET|ram~173_q\ $end
$var wire 1 =+ \CPU|RAM_RET|ram~317_q\ $end
$var wire 1 >+ \CPU|RAM_RET|ram~461_q\ $end
$var wire 1 ?+ \CPU|RAM_RET|ram~621_combout\ $end
$var wire 1 @+ \CPU|RAM_RET|ram~65_q\ $end
$var wire 1 A+ \CPU|RAM_RET|ram~209_q\ $end
$var wire 1 B+ \CPU|RAM_RET|ram~353_q\ $end
$var wire 1 C+ \CPU|RAM_RET|ram~497_q\ $end
$var wire 1 D+ \CPU|RAM_RET|ram~622_combout\ $end
$var wire 1 E+ \CPU|RAM_RET|ram~101_q\ $end
$var wire 1 F+ \CPU|RAM_RET|ram~245_q\ $end
$var wire 1 G+ \CPU|RAM_RET|ram~389_q\ $end
$var wire 1 H+ \CPU|RAM_RET|ram~533_q\ $end
$var wire 1 I+ \CPU|RAM_RET|ram~623_combout\ $end
$var wire 1 J+ \CPU|RAM_RET|ram~137_q\ $end
$var wire 1 K+ \CPU|RAM_RET|ram~281_q\ $end
$var wire 1 L+ \CPU|RAM_RET|ram~425_q\ $end
$var wire 1 M+ \CPU|RAM_RET|ram~569_q\ $end
$var wire 1 N+ \CPU|RAM_RET|ram~624_combout\ $end
$var wire 1 O+ \CPU|RAM_RET|ram~625_combout\ $end
$var wire 1 P+ \CPU|RAM_RET|ram~38_q\ $end
$var wire 1 Q+ \CPU|RAM_RET|ram~182_q\ $end
$var wire 1 R+ \CPU|RAM_RET|ram~326_q\ $end
$var wire 1 S+ \CPU|RAM_RET|ram~470_q\ $end
$var wire 1 T+ \CPU|RAM_RET|ram~626_combout\ $end
$var wire 1 U+ \CPU|RAM_RET|ram~74_q\ $end
$var wire 1 V+ \CPU|RAM_RET|ram~218_q\ $end
$var wire 1 W+ \CPU|RAM_RET|ram~362_q\ $end
$var wire 1 X+ \CPU|RAM_RET|ram~506_q\ $end
$var wire 1 Y+ \CPU|RAM_RET|ram~627_combout\ $end
$var wire 1 Z+ \CPU|RAM_RET|ram~110_q\ $end
$var wire 1 [+ \CPU|RAM_RET|ram~254_q\ $end
$var wire 1 \+ \CPU|RAM_RET|ram~398_q\ $end
$var wire 1 ]+ \CPU|RAM_RET|ram~542_q\ $end
$var wire 1 ^+ \CPU|RAM_RET|ram~628_combout\ $end
$var wire 1 _+ \CPU|RAM_RET|ram~146_q\ $end
$var wire 1 `+ \CPU|RAM_RET|ram~290_q\ $end
$var wire 1 a+ \CPU|RAM_RET|ram~434_q\ $end
$var wire 1 b+ \CPU|RAM_RET|ram~578_q\ $end
$var wire 1 c+ \CPU|RAM_RET|ram~629_combout\ $end
$var wire 1 d+ \CPU|RAM_RET|ram~630_combout\ $end
$var wire 1 e+ \CPU|RAM_RET|ram~47_q\ $end
$var wire 1 f+ \CPU|RAM_RET|ram~191_q\ $end
$var wire 1 g+ \CPU|RAM_RET|ram~335_q\ $end
$var wire 1 h+ \CPU|RAM_RET|ram~479_q\ $end
$var wire 1 i+ \CPU|RAM_RET|ram~631_combout\ $end
$var wire 1 j+ \CPU|RAM_RET|ram~83_q\ $end
$var wire 1 k+ \CPU|RAM_RET|ram~227_q\ $end
$var wire 1 l+ \CPU|RAM_RET|ram~371_q\ $end
$var wire 1 m+ \CPU|RAM_RET|ram~515_q\ $end
$var wire 1 n+ \CPU|RAM_RET|ram~632_combout\ $end
$var wire 1 o+ \CPU|RAM_RET|ram~119_q\ $end
$var wire 1 p+ \CPU|RAM_RET|ram~263_q\ $end
$var wire 1 q+ \CPU|RAM_RET|ram~407_q\ $end
$var wire 1 r+ \CPU|RAM_RET|ram~551_q\ $end
$var wire 1 s+ \CPU|RAM_RET|ram~633_combout\ $end
$var wire 1 t+ \CPU|RAM_RET|ram~155_q\ $end
$var wire 1 u+ \CPU|RAM_RET|ram~299_q\ $end
$var wire 1 v+ \CPU|RAM_RET|ram~443_q\ $end
$var wire 1 w+ \CPU|RAM_RET|ram~587_q\ $end
$var wire 1 x+ \CPU|RAM_RET|ram~634_combout\ $end
$var wire 1 y+ \CPU|RAM_RET|ram~635_combout\ $end
$var wire 1 z+ \CPU|RAM_RET|ram~636_combout\ $end
$var wire 1 {+ \CPU|MUX2|saida_MUX[1]~2_combout\ $end
$var wire 1 |+ \ROM1|memROM~4_combout\ $end
$var wire 1 }+ \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 ~+ \CPU|RAM_RET|ram~19_q\ $end
$var wire 1 !, \CPU|RAM_RET|ram~28_q\ $end
$var wire 1 ", \CPU|RAM_RET|ram~37_q\ $end
$var wire 1 #, \CPU|RAM_RET|ram~46_q\ $end
$var wire 1 $, \CPU|RAM_RET|ram~595_combout\ $end
$var wire 1 %, \CPU|RAM_RET|ram~55_q\ $end
$var wire 1 &, \CPU|RAM_RET|ram~64_q\ $end
$var wire 1 ', \CPU|RAM_RET|ram~73_q\ $end
$var wire 1 (, \CPU|RAM_RET|ram~82_q\ $end
$var wire 1 ), \CPU|RAM_RET|ram~596_combout\ $end
$var wire 1 *, \CPU|RAM_RET|ram~91_q\ $end
$var wire 1 +, \CPU|RAM_RET|ram~100_q\ $end
$var wire 1 ,, \CPU|RAM_RET|ram~109_q\ $end
$var wire 1 -, \CPU|RAM_RET|ram~118_q\ $end
$var wire 1 ., \CPU|RAM_RET|ram~597_combout\ $end
$var wire 1 /, \CPU|RAM_RET|ram~127_q\ $end
$var wire 1 0, \CPU|RAM_RET|ram~136_q\ $end
$var wire 1 1, \CPU|RAM_RET|ram~145_q\ $end
$var wire 1 2, \CPU|RAM_RET|ram~154_q\ $end
$var wire 1 3, \CPU|RAM_RET|ram~598_combout\ $end
$var wire 1 4, \CPU|RAM_RET|ram~599_combout\ $end
$var wire 1 5, \CPU|RAM_RET|ram~163_q\ $end
$var wire 1 6, \CPU|RAM_RET|ram~199_q\ $end
$var wire 1 7, \CPU|RAM_RET|ram~235_q\ $end
$var wire 1 8, \CPU|RAM_RET|ram~271_q\ $end
$var wire 1 9, \CPU|RAM_RET|ram~600_combout\ $end
$var wire 1 :, \CPU|RAM_RET|ram~172_q\ $end
$var wire 1 ;, \CPU|RAM_RET|ram~208_q\ $end
$var wire 1 <, \CPU|RAM_RET|ram~244_q\ $end
$var wire 1 =, \CPU|RAM_RET|ram~280_q\ $end
$var wire 1 >, \CPU|RAM_RET|ram~601_combout\ $end
$var wire 1 ?, \CPU|RAM_RET|ram~181_q\ $end
$var wire 1 @, \CPU|RAM_RET|ram~217_q\ $end
$var wire 1 A, \CPU|RAM_RET|ram~253_q\ $end
$var wire 1 B, \CPU|RAM_RET|ram~289_q\ $end
$var wire 1 C, \CPU|RAM_RET|ram~602_combout\ $end
$var wire 1 D, \CPU|RAM_RET|ram~190_q\ $end
$var wire 1 E, \CPU|RAM_RET|ram~226_q\ $end
$var wire 1 F, \CPU|RAM_RET|ram~262_q\ $end
$var wire 1 G, \CPU|RAM_RET|ram~298_q\ $end
$var wire 1 H, \CPU|RAM_RET|ram~603_combout\ $end
$var wire 1 I, \CPU|RAM_RET|ram~604_combout\ $end
$var wire 1 J, \CPU|RAM_RET|ram~307_q\ $end
$var wire 1 K, \CPU|RAM_RET|ram~316_q\ $end
$var wire 1 L, \CPU|RAM_RET|ram~325_q\ $end
$var wire 1 M, \CPU|RAM_RET|ram~334_q\ $end
$var wire 1 N, \CPU|RAM_RET|ram~605_combout\ $end
$var wire 1 O, \CPU|RAM_RET|ram~343_q\ $end
$var wire 1 P, \CPU|RAM_RET|ram~352_q\ $end
$var wire 1 Q, \CPU|RAM_RET|ram~361_q\ $end
$var wire 1 R, \CPU|RAM_RET|ram~370_q\ $end
$var wire 1 S, \CPU|RAM_RET|ram~606_combout\ $end
$var wire 1 T, \CPU|RAM_RET|ram~379_q\ $end
$var wire 1 U, \CPU|RAM_RET|ram~388_q\ $end
$var wire 1 V, \CPU|RAM_RET|ram~397_q\ $end
$var wire 1 W, \CPU|RAM_RET|ram~406_q\ $end
$var wire 1 X, \CPU|RAM_RET|ram~607_combout\ $end
$var wire 1 Y, \CPU|RAM_RET|ram~415_q\ $end
$var wire 1 Z, \CPU|RAM_RET|ram~424_q\ $end
$var wire 1 [, \CPU|RAM_RET|ram~433_q\ $end
$var wire 1 \, \CPU|RAM_RET|ram~442_q\ $end
$var wire 1 ], \CPU|RAM_RET|ram~608_combout\ $end
$var wire 1 ^, \CPU|RAM_RET|ram~609_combout\ $end
$var wire 1 _, \CPU|RAM_RET|ram~451_q\ $end
$var wire 1 `, \CPU|RAM_RET|ram~487_q\ $end
$var wire 1 a, \CPU|RAM_RET|ram~523_q\ $end
$var wire 1 b, \CPU|RAM_RET|ram~559_q\ $end
$var wire 1 c, \CPU|RAM_RET|ram~610_combout\ $end
$var wire 1 d, \CPU|RAM_RET|ram~460_q\ $end
$var wire 1 e, \CPU|RAM_RET|ram~496_q\ $end
$var wire 1 f, \CPU|RAM_RET|ram~532_q\ $end
$var wire 1 g, \CPU|RAM_RET|ram~568_q\ $end
$var wire 1 h, \CPU|RAM_RET|ram~611_combout\ $end
$var wire 1 i, \CPU|RAM_RET|ram~469_q\ $end
$var wire 1 j, \CPU|RAM_RET|ram~505_q\ $end
$var wire 1 k, \CPU|RAM_RET|ram~541_q\ $end
$var wire 1 l, \CPU|RAM_RET|ram~577_q\ $end
$var wire 1 m, \CPU|RAM_RET|ram~612_combout\ $end
$var wire 1 n, \CPU|RAM_RET|ram~478_q\ $end
$var wire 1 o, \CPU|RAM_RET|ram~514_q\ $end
$var wire 1 p, \CPU|RAM_RET|ram~550_q\ $end
$var wire 1 q, \CPU|RAM_RET|ram~586_q\ $end
$var wire 1 r, \CPU|RAM_RET|ram~613_combout\ $end
$var wire 1 s, \CPU|RAM_RET|ram~614_combout\ $end
$var wire 1 t, \CPU|RAM_RET|ram~615_combout\ $end
$var wire 1 u, \CPU|MUX2|saida_MUX[0]~1_combout\ $end
$var wire 1 v, \ROM1|memROM~2_combout\ $end
$var wire 1 w, \CPU|decoderInstru|saida[13]~0_combout\ $end
$var wire 1 x, \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 y, \CPU|RAM_RET|ram~24_q\ $end
$var wire 1 z, \CPU|RAM_RET|ram~33_q\ $end
$var wire 1 {, \CPU|RAM_RET|ram~42_q\ $end
$var wire 1 |, \CPU|RAM_RET|ram~51_q\ $end
$var wire 1 }, \CPU|RAM_RET|ram~700_combout\ $end
$var wire 1 ~, \CPU|RAM_RET|ram~168_q\ $end
$var wire 1 !- \CPU|RAM_RET|ram~177_q\ $end
$var wire 1 "- \CPU|RAM_RET|ram~186_q\ $end
$var wire 1 #- \CPU|RAM_RET|ram~195_q\ $end
$var wire 1 $- \CPU|RAM_RET|ram~701_combout\ $end
$var wire 1 %- \CPU|RAM_RET|ram~312_q\ $end
$var wire 1 &- \CPU|RAM_RET|ram~321_q\ $end
$var wire 1 '- \CPU|RAM_RET|ram~330_q\ $end
$var wire 1 (- \CPU|RAM_RET|ram~339_q\ $end
$var wire 1 )- \CPU|RAM_RET|ram~702_combout\ $end
$var wire 1 *- \CPU|RAM_RET|ram~456_q\ $end
$var wire 1 +- \CPU|RAM_RET|ram~465_q\ $end
$var wire 1 ,- \CPU|RAM_RET|ram~474_q\ $end
$var wire 1 -- \CPU|RAM_RET|ram~483_q\ $end
$var wire 1 .- \CPU|RAM_RET|ram~703_combout\ $end
$var wire 1 /- \CPU|RAM_RET|ram~704_combout\ $end
$var wire 1 0- \CPU|RAM_RET|ram~60_q\ $end
$var wire 1 1- \CPU|RAM_RET|ram~69_q\ $end
$var wire 1 2- \CPU|RAM_RET|ram~78_q\ $end
$var wire 1 3- \CPU|RAM_RET|ram~87_q\ $end
$var wire 1 4- \CPU|RAM_RET|ram~705_combout\ $end
$var wire 1 5- \CPU|RAM_RET|ram~204_q\ $end
$var wire 1 6- \CPU|RAM_RET|ram~213_q\ $end
$var wire 1 7- \CPU|RAM_RET|ram~222_q\ $end
$var wire 1 8- \CPU|RAM_RET|ram~231_q\ $end
$var wire 1 9- \CPU|RAM_RET|ram~706_combout\ $end
$var wire 1 :- \CPU|RAM_RET|ram~348_q\ $end
$var wire 1 ;- \CPU|RAM_RET|ram~357_q\ $end
$var wire 1 <- \CPU|RAM_RET|ram~366_q\ $end
$var wire 1 =- \CPU|RAM_RET|ram~375_q\ $end
$var wire 1 >- \CPU|RAM_RET|ram~707_combout\ $end
$var wire 1 ?- \CPU|RAM_RET|ram~492_q\ $end
$var wire 1 @- \CPU|RAM_RET|ram~501_q\ $end
$var wire 1 A- \CPU|RAM_RET|ram~510_q\ $end
$var wire 1 B- \CPU|RAM_RET|ram~519_q\ $end
$var wire 1 C- \CPU|RAM_RET|ram~708_combout\ $end
$var wire 1 D- \CPU|RAM_RET|ram~709_combout\ $end
$var wire 1 E- \CPU|RAM_RET|ram~96_q\ $end
$var wire 1 F- \CPU|RAM_RET|ram~105_q\ $end
$var wire 1 G- \CPU|RAM_RET|ram~114_q\ $end
$var wire 1 H- \CPU|RAM_RET|ram~123_q\ $end
$var wire 1 I- \CPU|RAM_RET|ram~710_combout\ $end
$var wire 1 J- \CPU|RAM_RET|ram~240_q\ $end
$var wire 1 K- \CPU|RAM_RET|ram~249_q\ $end
$var wire 1 L- \CPU|RAM_RET|ram~258_q\ $end
$var wire 1 M- \CPU|RAM_RET|ram~267_q\ $end
$var wire 1 N- \CPU|RAM_RET|ram~711_combout\ $end
$var wire 1 O- \CPU|RAM_RET|ram~384_q\ $end
$var wire 1 P- \CPU|RAM_RET|ram~393_q\ $end
$var wire 1 Q- \CPU|RAM_RET|ram~402_q\ $end
$var wire 1 R- \CPU|RAM_RET|ram~411_q\ $end
$var wire 1 S- \CPU|RAM_RET|ram~712_combout\ $end
$var wire 1 T- \CPU|RAM_RET|ram~528_q\ $end
$var wire 1 U- \CPU|RAM_RET|ram~537_q\ $end
$var wire 1 V- \CPU|RAM_RET|ram~546_q\ $end
$var wire 1 W- \CPU|RAM_RET|ram~555_q\ $end
$var wire 1 X- \CPU|RAM_RET|ram~713_combout\ $end
$var wire 1 Y- \CPU|RAM_RET|ram~714_combout\ $end
$var wire 1 Z- \CPU|RAM_RET|ram~132_q\ $end
$var wire 1 [- \CPU|RAM_RET|ram~276_q\ $end
$var wire 1 \- \CPU|RAM_RET|ram~420_q\ $end
$var wire 1 ]- \CPU|RAM_RET|ram~564_q\ $end
$var wire 1 ^- \CPU|RAM_RET|ram~715_combout\ $end
$var wire 1 _- \CPU|RAM_RET|ram~141_q\ $end
$var wire 1 `- \CPU|RAM_RET|ram~285_q\ $end
$var wire 1 a- \CPU|RAM_RET|ram~429_q\ $end
$var wire 1 b- \CPU|RAM_RET|ram~573_q\ $end
$var wire 1 c- \CPU|RAM_RET|ram~716_combout\ $end
$var wire 1 d- \CPU|RAM_RET|ram~150_q\ $end
$var wire 1 e- \CPU|RAM_RET|ram~294_q\ $end
$var wire 1 f- \CPU|RAM_RET|ram~438_q\ $end
$var wire 1 g- \CPU|RAM_RET|ram~582_q\ $end
$var wire 1 h- \CPU|RAM_RET|ram~717_combout\ $end
$var wire 1 i- \CPU|RAM_RET|ram~159_q\ $end
$var wire 1 j- \CPU|RAM_RET|ram~303_q\ $end
$var wire 1 k- \CPU|RAM_RET|ram~447_q\ $end
$var wire 1 l- \CPU|RAM_RET|ram~591_q\ $end
$var wire 1 m- \CPU|RAM_RET|ram~718_combout\ $end
$var wire 1 n- \CPU|RAM_RET|ram~719_combout\ $end
$var wire 1 o- \CPU|RAM_RET|ram~720_combout\ $end
$var wire 1 p- \CPU|MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 q- \ROM1|memROM~8_combout\ $end
$var wire 1 r- \ROM1|memROM~0_combout\ $end
$var wire 1 s- \CPU|decoderInstru|saida[1]~1_combout\ $end
$var wire 1 t- \CPU|RET|DOUT\ [5] $end
$var wire 1 u- \CPU|RET|DOUT\ [4] $end
$var wire 1 v- \CPU|RET|DOUT\ [3] $end
$var wire 1 w- \CPU|RET|DOUT\ [2] $end
$var wire 1 x- \CPU|RET|DOUT\ [1] $end
$var wire 1 y- \CPU|RET|DOUT\ [0] $end
$var wire 1 z- \CPU|PC|DOUT\ [8] $end
$var wire 1 {- \CPU|PC|DOUT\ [7] $end
$var wire 1 |- \CPU|PC|DOUT\ [6] $end
$var wire 1 }- \CPU|PC|DOUT\ [5] $end
$var wire 1 ~- \CPU|PC|DOUT\ [4] $end
$var wire 1 !. \CPU|PC|DOUT\ [3] $end
$var wire 1 ". \CPU|PC|DOUT\ [2] $end
$var wire 1 #. \CPU|PC|DOUT\ [1] $end
$var wire 1 $. \CPU|PC|DOUT\ [0] $end
$var wire 1 %. \CPU|decoderInstru|ALT_INV_saida[4]~8_combout\ $end
$var wire 1 &. \CPU|FLAG|ALT_INV_DOUT~7_combout\ $end
$var wire 1 '. \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 (. \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 ). \CPU|MUX1|ALT_INV_saida_MUX[5]~3_combout\ $end
$var wire 1 *. \CPU|MUX1|ALT_INV_saida_MUX[4]~2_combout\ $end
$var wire 1 +. \CPU|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 ,. \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 -. \CPU|RAM_RET|ALT_INV_ram~847_combout\ $end
$var wire 1 .. \CPU|RAM_RET|ALT_INV_ram~846_combout\ $end
$var wire 1 /. \CPU|RAM_RET|ALT_INV_ram~845_combout\ $end
$var wire 1 0. \CPU|RAM_RET|ALT_INV_ram~844_combout\ $end
$var wire 1 1. \CPU|RAM_RET|ALT_INV_ram~843_combout\ $end
$var wire 1 2. \CPU|RAM_RET|ALT_INV_ram~842_combout\ $end
$var wire 1 3. \CPU|RAM_RET|ALT_INV_ram~841_combout\ $end
$var wire 1 4. \CPU|RAM_RET|ALT_INV_ram~840_combout\ $end
$var wire 1 5. \CPU|RAM_RET|ALT_INV_ram~839_combout\ $end
$var wire 1 6. \CPU|RAM_RET|ALT_INV_ram~838_combout\ $end
$var wire 1 7. \CPU|RAM_RET|ALT_INV_ram~837_combout\ $end
$var wire 1 8. \CPU|RAM_RET|ALT_INV_ram~836_combout\ $end
$var wire 1 9. \CPU|RAM_RET|ALT_INV_ram~835_combout\ $end
$var wire 1 :. \CPU|RAM_RET|ALT_INV_ram~834_combout\ $end
$var wire 1 ;. \CPU|RAM_RET|ALT_INV_ram~833_combout\ $end
$var wire 1 <. \CPU|RAM_RET|ALT_INV_ram~832_combout\ $end
$var wire 1 =. \CPU|RAM_RET|ALT_INV_ram~831_combout\ $end
$var wire 1 >. \CPU|RAM_RET|ALT_INV_ram~830_combout\ $end
$var wire 1 ?. \CPU|RAM_RET|ALT_INV_ram~829_combout\ $end
$var wire 1 @. \CPU|RAM_RET|ALT_INV_ram~828_combout\ $end
$var wire 1 A. \CPU|RAM_RET|ALT_INV_ram~827_combout\ $end
$var wire 1 B. \CPU|RAM_RET|ALT_INV_ram~826_combout\ $end
$var wire 1 C. \CPU|RAM_RET|ALT_INV_ram~825_combout\ $end
$var wire 1 D. \CPU|RAM_RET|ALT_INV_ram~824_combout\ $end
$var wire 1 E. \CPU|RAM_RET|ALT_INV_ram~823_combout\ $end
$var wire 1 F. \CPU|RAM_RET|ALT_INV_ram~822_combout\ $end
$var wire 1 G. \CPU|RAM_RET|ALT_INV_ram~821_combout\ $end
$var wire 1 H. \CPU|RAM_RET|ALT_INV_ram~820_combout\ $end
$var wire 1 I. \CPU|RAM_RET|ALT_INV_ram~819_combout\ $end
$var wire 1 J. \CPU|RAM_RET|ALT_INV_ram~818_combout\ $end
$var wire 1 K. \CPU|RAM_RET|ALT_INV_ram~817_combout\ $end
$var wire 1 L. \CPU|RAM_RET|ALT_INV_ram~816_combout\ $end
$var wire 1 M. \CPU|RAM_RET|ALT_INV_ram~815_combout\ $end
$var wire 1 N. \CPU|RAM_RET|ALT_INV_ram~814_combout\ $end
$var wire 1 O. \CPU|RAM_RET|ALT_INV_ram~813_combout\ $end
$var wire 1 P. \CPU|RAM_RET|ALT_INV_ram~812_combout\ $end
$var wire 1 Q. \CPU|RAM_RET|ALT_INV_ram~811_combout\ $end
$var wire 1 R. \CPU|RAM_RET|ALT_INV_ram~810_combout\ $end
$var wire 1 S. \CPU|RAM_RET|ALT_INV_ram~809_combout\ $end
$var wire 1 T. \CPU|RAM_RET|ALT_INV_ram~808_combout\ $end
$var wire 1 U. \CPU|RAM_RET|ALT_INV_ram~807_combout\ $end
$var wire 1 V. \CPU|RAM_RET|ALT_INV_ram~806_combout\ $end
$var wire 1 W. \CPU|RAM_RET|ALT_INV_ram~805_combout\ $end
$var wire 1 X. \CPU|RAM_RET|ALT_INV_ram~804_combout\ $end
$var wire 1 Y. \CPU|RAM_RET|ALT_INV_ram~803_combout\ $end
$var wire 1 Z. \CPU|RAM_RET|ALT_INV_ram~802_combout\ $end
$var wire 1 [. \CPU|RAM_RET|ALT_INV_ram~801_combout\ $end
$var wire 1 \. \CPU|RAM_RET|ALT_INV_ram~800_combout\ $end
$var wire 1 ]. \CPU|RAM_RET|ALT_INV_ram~799_combout\ $end
$var wire 1 ^. \CPU|RAM_RET|ALT_INV_ram~798_combout\ $end
$var wire 1 _. \CPU|RAM_RET|ALT_INV_ram~797_combout\ $end
$var wire 1 `. \CPU|RAM_RET|ALT_INV_ram~796_combout\ $end
$var wire 1 a. \CPU|RAM_RET|ALT_INV_ram~795_combout\ $end
$var wire 1 b. \CPU|RAM_RET|ALT_INV_ram~794_combout\ $end
$var wire 1 c. \CPU|RAM_RET|ALT_INV_ram~793_combout\ $end
$var wire 1 d. \CPU|RAM_RET|ALT_INV_ram~792_combout\ $end
$var wire 1 e. \CPU|RAM_RET|ALT_INV_ram~791_combout\ $end
$var wire 1 f. \CPU|RAM_RET|ALT_INV_ram~790_combout\ $end
$var wire 1 g. \CPU|RAM_RET|ALT_INV_ram~789_combout\ $end
$var wire 1 h. \CPU|RAM_RET|ALT_INV_ram~788_combout\ $end
$var wire 1 i. \CPU|RAM_RET|ALT_INV_ram~787_combout\ $end
$var wire 1 j. \CPU|RAM_RET|ALT_INV_ram~786_combout\ $end
$var wire 1 k. \CPU|RAM_RET|ALT_INV_ram~785_combout\ $end
$var wire 1 l. \CPU|RAM_RET|ALT_INV_ram~784_combout\ $end
$var wire 1 m. \CPU|decoderInstru|ALT_INV_Equal11~2_combout\ $end
$var wire 1 n. \CPU|decoderInstru|ALT_INV_Equal11~1_combout\ $end
$var wire 1 o. \CPU|decoderInstru|ALT_INV_saida[13]~6_combout\ $end
$var wire 1 p. \CPU|decoderInstru|ALT_INV_Equal11~0_combout\ $end
$var wire 1 q. \CPU|FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 r. \CPU|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 s. \CPU|FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 t. \CPU|decoderInstru|ALT_INV_saida[2]~5_combout\ $end
$var wire 1 u. \CPU|decoderInstru|ALT_INV_saida~4_combout\ $end
$var wire 1 v. \CPU|ULA1|ALT_INV_saida[5]~5_combout\ $end
$var wire 1 w. \CPU|ULA1|ALT_INV_saida[4]~4_combout\ $end
$var wire 1 x. \CPU|ULA1|ALT_INV_saida[3]~3_combout\ $end
$var wire 1 y. \CPU|ULA1|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 z. \CPU|decoderInstru|ALT_INV_saida~3_combout\ $end
$var wire 1 {. \CPU|decoderInstru|ALT_INV_saida~2_combout\ $end
$var wire 1 |. \CPU|decoderInstru|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 }. \CPU|RAM_RET|ALT_INV_ram~783_combout\ $end
$var wire 1 ~. \CPU|RAM_RET|ALT_INV_ram~782_combout\ $end
$var wire 1 !/ \CPU|RAM_RET|ALT_INV_ram~781_combout\ $end
$var wire 1 "/ \CPU|RAM_RET|ALT_INV_ram~780_combout\ $end
$var wire 1 #/ \CPU|RAM_RET|ALT_INV_ram~779_combout\ $end
$var wire 1 $/ \CPU|RAM_RET|ALT_INV_ram~778_combout\ $end
$var wire 1 %/ \CPU|RAM_RET|ALT_INV_ram~777_combout\ $end
$var wire 1 &/ \CPU|RAM_RET|ALT_INV_ram~776_combout\ $end
$var wire 1 '/ \CPU|RAM_RET|ALT_INV_ram~775_combout\ $end
$var wire 1 (/ \CPU|RAM_RET|ALT_INV_ram~774_combout\ $end
$var wire 1 )/ \CPU|RAM_RET|ALT_INV_ram~773_combout\ $end
$var wire 1 */ \CPU|RAM_RET|ALT_INV_ram~772_combout\ $end
$var wire 1 +/ \CPU|RAM_RET|ALT_INV_ram~771_combout\ $end
$var wire 1 ,/ \CPU|RAM_RET|ALT_INV_ram~770_combout\ $end
$var wire 1 -/ \CPU|RAM_RET|ALT_INV_ram~769_combout\ $end
$var wire 1 ./ \CPU|RAM_RET|ALT_INV_ram~768_combout\ $end
$var wire 1 // \CPU|RAM_RET|ALT_INV_ram~767_combout\ $end
$var wire 1 0/ \CPU|RAM_RET|ALT_INV_ram~766_combout\ $end
$var wire 1 1/ \CPU|RAM_RET|ALT_INV_ram~765_combout\ $end
$var wire 1 2/ \CPU|RAM_RET|ALT_INV_ram~764_combout\ $end
$var wire 1 3/ \CPU|RAM_RET|ALT_INV_ram~763_combout\ $end
$var wire 1 4/ \CPU|RAM_RET|ALT_INV_ram~762_combout\ $end
$var wire 1 5/ \CPU|RAM_RET|ALT_INV_ram~761_combout\ $end
$var wire 1 6/ \CPU|RAM_RET|ALT_INV_ram~760_combout\ $end
$var wire 1 7/ \CPU|RAM_RET|ALT_INV_ram~759_combout\ $end
$var wire 1 8/ \CPU|RAM_RET|ALT_INV_ram~758_combout\ $end
$var wire 1 9/ \CPU|RAM_RET|ALT_INV_ram~757_combout\ $end
$var wire 1 :/ \CPU|RAM_RET|ALT_INV_ram~756_combout\ $end
$var wire 1 ;/ \CPU|RAM_RET|ALT_INV_ram~755_combout\ $end
$var wire 1 </ \CPU|RAM_RET|ALT_INV_ram~754_combout\ $end
$var wire 1 =/ \CPU|RAM_RET|ALT_INV_ram~753_combout\ $end
$var wire 1 >/ \CPU|RAM_RET|ALT_INV_ram~752_combout\ $end
$var wire 1 ?/ \CPU|RAM_RET|ALT_INV_ram~751_combout\ $end
$var wire 1 @/ \CPU|RAM_RET|ALT_INV_ram~750_combout\ $end
$var wire 1 A/ \CPU|RAM_RET|ALT_INV_ram~749_combout\ $end
$var wire 1 B/ \CPU|RAM_RET|ALT_INV_ram~748_combout\ $end
$var wire 1 C/ \CPU|RAM_RET|ALT_INV_ram~747_combout\ $end
$var wire 1 D/ \CPU|RAM_RET|ALT_INV_ram~746_combout\ $end
$var wire 1 E/ \CPU|RAM_RET|ALT_INV_ram~745_combout\ $end
$var wire 1 F/ \CPU|RAM_RET|ALT_INV_ram~744_combout\ $end
$var wire 1 G/ \CPU|RAM_RET|ALT_INV_ram~743_combout\ $end
$var wire 1 H/ \CPU|RAM_RET|ALT_INV_ram~742_combout\ $end
$var wire 1 I/ \CPU|RAM_RET|ALT_INV_ram~741_combout\ $end
$var wire 1 J/ \CPU|RAM_RET|ALT_INV_ram~740_combout\ $end
$var wire 1 K/ \CPU|RAM_RET|ALT_INV_ram~739_combout\ $end
$var wire 1 L/ \CPU|RAM_RET|ALT_INV_ram~738_combout\ $end
$var wire 1 M/ \CPU|RAM_RET|ALT_INV_ram~737_combout\ $end
$var wire 1 N/ \CPU|RAM_RET|ALT_INV_ram~736_combout\ $end
$var wire 1 O/ \CPU|RAM_RET|ALT_INV_ram~735_combout\ $end
$var wire 1 P/ \CPU|RAM_RET|ALT_INV_ram~734_combout\ $end
$var wire 1 Q/ \CPU|RAM_RET|ALT_INV_ram~733_combout\ $end
$var wire 1 R/ \CPU|RAM_RET|ALT_INV_ram~732_combout\ $end
$var wire 1 S/ \CPU|RAM_RET|ALT_INV_ram~731_combout\ $end
$var wire 1 T/ \CPU|RAM_RET|ALT_INV_ram~730_combout\ $end
$var wire 1 U/ \CPU|RAM_RET|ALT_INV_ram~729_combout\ $end
$var wire 1 V/ \CPU|RAM_RET|ALT_INV_ram~728_combout\ $end
$var wire 1 W/ \CPU|RAM_RET|ALT_INV_ram~727_combout\ $end
$var wire 1 X/ \CPU|RAM_RET|ALT_INV_ram~726_combout\ $end
$var wire 1 Y/ \CPU|RAM_RET|ALT_INV_ram~725_combout\ $end
$var wire 1 Z/ \CPU|RAM_RET|ALT_INV_ram~724_combout\ $end
$var wire 1 [/ \CPU|RAM_RET|ALT_INV_ram~723_combout\ $end
$var wire 1 \/ \CPU|RAM_RET|ALT_INV_ram~722_combout\ $end
$var wire 1 ]/ \CPU|RAM_RET|ALT_INV_ram~721_combout\ $end
$var wire 1 ^/ \CPU|RAM_RET|ALT_INV_ram~720_combout\ $end
$var wire 1 _/ \CPU|RAM_RET|ALT_INV_ram~719_combout\ $end
$var wire 1 `/ \CPU|RAM_RET|ALT_INV_ram~718_combout\ $end
$var wire 1 a/ \CPU|RAM_RET|ALT_INV_ram~717_combout\ $end
$var wire 1 b/ \CPU|RAM_RET|ALT_INV_ram~716_combout\ $end
$var wire 1 c/ \CPU|RAM_RET|ALT_INV_ram~715_combout\ $end
$var wire 1 d/ \CPU|RAM_RET|ALT_INV_ram~714_combout\ $end
$var wire 1 e/ \CPU|RAM_RET|ALT_INV_ram~713_combout\ $end
$var wire 1 f/ \CPU|RAM_RET|ALT_INV_ram~712_combout\ $end
$var wire 1 g/ \CPU|RAM_RET|ALT_INV_ram~711_combout\ $end
$var wire 1 h/ \CPU|RAM_RET|ALT_INV_ram~710_combout\ $end
$var wire 1 i/ \CPU|RAM_RET|ALT_INV_ram~709_combout\ $end
$var wire 1 j/ \CPU|RAM_RET|ALT_INV_ram~708_combout\ $end
$var wire 1 k/ \CPU|RAM_RET|ALT_INV_ram~707_combout\ $end
$var wire 1 l/ \CPU|RAM_RET|ALT_INV_ram~706_combout\ $end
$var wire 1 m/ \CPU|RAM_RET|ALT_INV_ram~705_combout\ $end
$var wire 1 n/ \CPU|RAM_RET|ALT_INV_ram~704_combout\ $end
$var wire 1 o/ \CPU|RAM_RET|ALT_INV_ram~703_combout\ $end
$var wire 1 p/ \CPU|RAM_RET|ALT_INV_ram~702_combout\ $end
$var wire 1 q/ \CPU|RAM_RET|ALT_INV_ram~701_combout\ $end
$var wire 1 r/ \CPU|RAM_RET|ALT_INV_ram~700_combout\ $end
$var wire 1 s/ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 t/ \CPU|RAM_RET|ALT_INV_ram~699_combout\ $end
$var wire 1 u/ \CPU|RAM_RET|ALT_INV_ram~698_combout\ $end
$var wire 1 v/ \CPU|RAM_RET|ALT_INV_ram~697_combout\ $end
$var wire 1 w/ \CPU|RAM_RET|ALT_INV_ram~696_combout\ $end
$var wire 1 x/ \CPU|RAM_RET|ALT_INV_ram~695_combout\ $end
$var wire 1 y/ \CPU|RAM_RET|ALT_INV_ram~694_combout\ $end
$var wire 1 z/ \CPU|RAM_RET|ALT_INV_ram~693_combout\ $end
$var wire 1 {/ \CPU|RAM_RET|ALT_INV_ram~692_combout\ $end
$var wire 1 |/ \CPU|RAM_RET|ALT_INV_ram~691_combout\ $end
$var wire 1 }/ \CPU|RAM_RET|ALT_INV_ram~690_combout\ $end
$var wire 1 ~/ \CPU|RAM_RET|ALT_INV_ram~689_combout\ $end
$var wire 1 !0 \CPU|RAM_RET|ALT_INV_ram~688_combout\ $end
$var wire 1 "0 \CPU|RAM_RET|ALT_INV_ram~687_combout\ $end
$var wire 1 #0 \CPU|RAM_RET|ALT_INV_ram~686_combout\ $end
$var wire 1 $0 \CPU|RAM_RET|ALT_INV_ram~685_combout\ $end
$var wire 1 %0 \CPU|RAM_RET|ALT_INV_ram~684_combout\ $end
$var wire 1 &0 \CPU|RAM_RET|ALT_INV_ram~683_combout\ $end
$var wire 1 '0 \CPU|RAM_RET|ALT_INV_ram~682_combout\ $end
$var wire 1 (0 \CPU|RAM_RET|ALT_INV_ram~681_combout\ $end
$var wire 1 )0 \CPU|RAM_RET|ALT_INV_ram~680_combout\ $end
$var wire 1 *0 \CPU|RAM_RET|ALT_INV_ram~679_combout\ $end
$var wire 1 +0 \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ,0 \CPU|RAM_RET|ALT_INV_ram~678_combout\ $end
$var wire 1 -0 \CPU|RAM_RET|ALT_INV_ram~677_combout\ $end
$var wire 1 .0 \CPU|RAM_RET|ALT_INV_ram~676_combout\ $end
$var wire 1 /0 \CPU|RAM_RET|ALT_INV_ram~675_combout\ $end
$var wire 1 00 \CPU|RAM_RET|ALT_INV_ram~674_combout\ $end
$var wire 1 10 \CPU|RAM_RET|ALT_INV_ram~673_combout\ $end
$var wire 1 20 \CPU|RAM_RET|ALT_INV_ram~672_combout\ $end
$var wire 1 30 \CPU|RAM_RET|ALT_INV_ram~671_combout\ $end
$var wire 1 40 \CPU|RAM_RET|ALT_INV_ram~670_combout\ $end
$var wire 1 50 \CPU|RAM_RET|ALT_INV_ram~669_combout\ $end
$var wire 1 60 \CPU|RAM_RET|ALT_INV_ram~668_combout\ $end
$var wire 1 70 \CPU|RAM_RET|ALT_INV_ram~667_combout\ $end
$var wire 1 80 \CPU|RAM_RET|ALT_INV_ram~666_combout\ $end
$var wire 1 90 \CPU|RAM_RET|ALT_INV_ram~665_combout\ $end
$var wire 1 :0 \CPU|RAM_RET|ALT_INV_ram~664_combout\ $end
$var wire 1 ;0 \CPU|RAM_RET|ALT_INV_ram~663_combout\ $end
$var wire 1 <0 \CPU|RAM_RET|ALT_INV_ram~662_combout\ $end
$var wire 1 =0 \CPU|RAM_RET|ALT_INV_ram~661_combout\ $end
$var wire 1 >0 \CPU|RAM_RET|ALT_INV_ram~660_combout\ $end
$var wire 1 ?0 \CPU|RAM_RET|ALT_INV_ram~659_combout\ $end
$var wire 1 @0 \CPU|RAM_RET|ALT_INV_ram~658_combout\ $end
$var wire 1 A0 \CPU|RAM_RET|ALT_INV_ram~657_combout\ $end
$var wire 1 B0 \CPU|RAM_RET|ALT_INV_ram~656_combout\ $end
$var wire 1 C0 \CPU|RAM_RET|ALT_INV_ram~655_combout\ $end
$var wire 1 D0 \CPU|RAM_RET|ALT_INV_ram~654_combout\ $end
$var wire 1 E0 \CPU|RAM_RET|ALT_INV_ram~653_combout\ $end
$var wire 1 F0 \CPU|RAM_RET|ALT_INV_ram~652_combout\ $end
$var wire 1 G0 \CPU|RAM_RET|ALT_INV_ram~651_combout\ $end
$var wire 1 H0 \CPU|RAM_RET|ALT_INV_ram~650_combout\ $end
$var wire 1 I0 \CPU|RAM_RET|ALT_INV_ram~649_combout\ $end
$var wire 1 J0 \CPU|RAM_RET|ALT_INV_ram~648_combout\ $end
$var wire 1 K0 \CPU|RAM_RET|ALT_INV_ram~647_combout\ $end
$var wire 1 L0 \CPU|RAM_RET|ALT_INV_ram~646_combout\ $end
$var wire 1 M0 \CPU|RAM_RET|ALT_INV_ram~645_combout\ $end
$var wire 1 N0 \CPU|RAM_RET|ALT_INV_ram~644_combout\ $end
$var wire 1 O0 \CPU|RAM_RET|ALT_INV_ram~643_combout\ $end
$var wire 1 P0 \CPU|RAM_RET|ALT_INV_ram~642_combout\ $end
$var wire 1 Q0 \CPU|RAM_RET|ALT_INV_ram~641_combout\ $end
$var wire 1 R0 \CPU|RAM_RET|ALT_INV_ram~640_combout\ $end
$var wire 1 S0 \CPU|RAM_RET|ALT_INV_ram~639_combout\ $end
$var wire 1 T0 \CPU|RAM_RET|ALT_INV_ram~638_combout\ $end
$var wire 1 U0 \CPU|RAM_RET|ALT_INV_ram~637_combout\ $end
$var wire 1 V0 \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 W0 \CPU|RAM_RET|ALT_INV_ram~636_combout\ $end
$var wire 1 X0 \CPU|RAM_RET|ALT_INV_ram~635_combout\ $end
$var wire 1 Y0 \CPU|RAM_RET|ALT_INV_ram~634_combout\ $end
$var wire 1 Z0 \CPU|RAM_RET|ALT_INV_ram~633_combout\ $end
$var wire 1 [0 \CPU|RAM_RET|ALT_INV_ram~632_combout\ $end
$var wire 1 \0 \CPU|RAM_RET|ALT_INV_ram~631_combout\ $end
$var wire 1 ]0 \CPU|RAM_RET|ALT_INV_ram~630_combout\ $end
$var wire 1 ^0 \CPU|RAM_RET|ALT_INV_ram~629_combout\ $end
$var wire 1 _0 \CPU|RAM_RET|ALT_INV_ram~628_combout\ $end
$var wire 1 `0 \CPU|RAM_RET|ALT_INV_ram~627_combout\ $end
$var wire 1 a0 \CPU|RAM_RET|ALT_INV_ram~626_combout\ $end
$var wire 1 b0 \CPU|RAM_RET|ALT_INV_ram~625_combout\ $end
$var wire 1 c0 \CPU|RAM_RET|ALT_INV_ram~624_combout\ $end
$var wire 1 d0 \CPU|RAM_RET|ALT_INV_ram~623_combout\ $end
$var wire 1 e0 \CPU|RAM_RET|ALT_INV_ram~622_combout\ $end
$var wire 1 f0 \CPU|RAM_RET|ALT_INV_ram~621_combout\ $end
$var wire 1 g0 \CPU|RAM_RET|ALT_INV_ram~620_combout\ $end
$var wire 1 h0 \CPU|RAM_RET|ALT_INV_ram~619_combout\ $end
$var wire 1 i0 \CPU|RAM_RET|ALT_INV_ram~618_combout\ $end
$var wire 1 j0 \CPU|RAM_RET|ALT_INV_ram~617_combout\ $end
$var wire 1 k0 \CPU|RAM_RET|ALT_INV_ram~616_combout\ $end
$var wire 1 l0 \CPU|RAM_RET|ALT_INV_ram~615_combout\ $end
$var wire 1 m0 \CPU|RAM_RET|ALT_INV_ram~614_combout\ $end
$var wire 1 n0 \CPU|RAM_RET|ALT_INV_ram~613_combout\ $end
$var wire 1 o0 \CPU|RAM_RET|ALT_INV_ram~612_combout\ $end
$var wire 1 p0 \CPU|RAM_RET|ALT_INV_ram~611_combout\ $end
$var wire 1 q0 \CPU|RAM_RET|ALT_INV_ram~610_combout\ $end
$var wire 1 r0 \CPU|RAM_RET|ALT_INV_ram~609_combout\ $end
$var wire 1 s0 \CPU|RAM_RET|ALT_INV_ram~608_combout\ $end
$var wire 1 t0 \CPU|RAM_RET|ALT_INV_ram~607_combout\ $end
$var wire 1 u0 \CPU|RAM_RET|ALT_INV_ram~606_combout\ $end
$var wire 1 v0 \CPU|RAM_RET|ALT_INV_ram~605_combout\ $end
$var wire 1 w0 \CPU|RAM_RET|ALT_INV_ram~604_combout\ $end
$var wire 1 x0 \CPU|RAM_RET|ALT_INV_ram~603_combout\ $end
$var wire 1 y0 \CPU|RAM_RET|ALT_INV_ram~602_combout\ $end
$var wire 1 z0 \CPU|RAM_RET|ALT_INV_ram~601_combout\ $end
$var wire 1 {0 \CPU|RAM_RET|ALT_INV_ram~600_combout\ $end
$var wire 1 |0 \CPU|RAM_RET|ALT_INV_ram~599_combout\ $end
$var wire 1 }0 \CPU|RAM_RET|ALT_INV_ram~598_combout\ $end
$var wire 1 ~0 \CPU|RAM_RET|ALT_INV_ram~597_combout\ $end
$var wire 1 !1 \CPU|RAM_RET|ALT_INV_ram~596_combout\ $end
$var wire 1 "1 \CPU|RAM_RET|ALT_INV_ram~595_combout\ $end
$var wire 1 #1 \CPU|MUX2|ALT_INV_saida_MUX[2]~0_combout\ $end
$var wire 1 $1 \CPU|MUXRET|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 %1 \CPU|RET|ALT_INV_DOUT\ [5] $end
$var wire 1 &1 \CPU|RET|ALT_INV_DOUT\ [4] $end
$var wire 1 '1 \CPU|RET|ALT_INV_DOUT\ [3] $end
$var wire 1 (1 \CPU|RET|ALT_INV_DOUT\ [2] $end
$var wire 1 )1 \CPU|RET|ALT_INV_DOUT\ [1] $end
$var wire 1 *1 \CPU|RET|ALT_INV_DOUT\ [0] $end
$var wire 1 +1 \CPU|MUXRET|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 ,1 \CPU|MUXRET|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 -1 \CPU|MUXRET|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 .1 \CPU|MUXRET|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 /1 \CPU|MUXRET|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 01 \CPU|decoderInstru|ALT_INV_saida[13]~0_combout\ $end
$var wire 1 11 \CPU|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 21 \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 31 \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 41 \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 51 \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 61 \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 71 \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 81 \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 91 \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 :1 \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ;1 \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 <1 \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 =1 \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 >1 \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 ?1 \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 @1 \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 A1 \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 B1 \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 C1 \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 D1 \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 E1 \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 F1 \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 G1 \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 H1 \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 I1 \CPU|RAM_RET|ALT_INV_ram~594_q\ $end
$var wire 1 J1 \CPU|RAM_RET|ALT_INV_ram~450_q\ $end
$var wire 1 K1 \CPU|RAM_RET|ALT_INV_ram~306_q\ $end
$var wire 1 L1 \CPU|RAM_RET|ALT_INV_ram~162_q\ $end
$var wire 1 M1 \CPU|RAM_RET|ALT_INV_ram~585_q\ $end
$var wire 1 N1 \CPU|RAM_RET|ALT_INV_ram~441_q\ $end
$var wire 1 O1 \CPU|RAM_RET|ALT_INV_ram~297_q\ $end
$var wire 1 P1 \CPU|RAM_RET|ALT_INV_ram~153_q\ $end
$var wire 1 Q1 \CPU|RAM_RET|ALT_INV_ram~576_q\ $end
$var wire 1 R1 \CPU|RAM_RET|ALT_INV_ram~432_q\ $end
$var wire 1 S1 \CPU|RAM_RET|ALT_INV_ram~288_q\ $end
$var wire 1 T1 \CPU|RAM_RET|ALT_INV_ram~144_q\ $end
$var wire 1 U1 \CPU|RAM_RET|ALT_INV_ram~567_q\ $end
$var wire 1 V1 \CPU|RAM_RET|ALT_INV_ram~423_q\ $end
$var wire 1 W1 \CPU|RAM_RET|ALT_INV_ram~279_q\ $end
$var wire 1 X1 \CPU|RAM_RET|ALT_INV_ram~135_q\ $end
$var wire 1 Y1 \CPU|RAM_RET|ALT_INV_ram~558_q\ $end
$var wire 1 Z1 \CPU|RAM_RET|ALT_INV_ram~549_q\ $end
$var wire 1 [1 \CPU|RAM_RET|ALT_INV_ram~540_q\ $end
$var wire 1 \1 \CPU|RAM_RET|ALT_INV_ram~531_q\ $end
$var wire 1 ]1 \CPU|RAM_RET|ALT_INV_ram~414_q\ $end
$var wire 1 ^1 \CPU|RAM_RET|ALT_INV_ram~405_q\ $end
$var wire 1 _1 \CPU|RAM_RET|ALT_INV_ram~396_q\ $end
$var wire 1 `1 \CPU|RAM_RET|ALT_INV_ram~387_q\ $end
$var wire 1 a1 \CPU|RAM_RET|ALT_INV_ram~270_q\ $end
$var wire 1 b1 \CPU|RAM_RET|ALT_INV_ram~261_q\ $end
$var wire 1 c1 \CPU|RAM_RET|ALT_INV_ram~252_q\ $end
$var wire 1 d1 \CPU|RAM_RET|ALT_INV_ram~243_q\ $end
$var wire 1 e1 \CPU|RAM_RET|ALT_INV_ram~126_q\ $end
$var wire 1 f1 \CPU|RAM_RET|ALT_INV_ram~117_q\ $end
$var wire 1 g1 \CPU|RAM_RET|ALT_INV_ram~108_q\ $end
$var wire 1 h1 \CPU|RAM_RET|ALT_INV_ram~99_q\ $end
$var wire 1 i1 \CPU|RAM_RET|ALT_INV_ram~522_q\ $end
$var wire 1 j1 \CPU|RAM_RET|ALT_INV_ram~513_q\ $end
$var wire 1 k1 \CPU|RAM_RET|ALT_INV_ram~504_q\ $end
$var wire 1 l1 \CPU|RAM_RET|ALT_INV_ram~495_q\ $end
$var wire 1 m1 \CPU|RAM_RET|ALT_INV_ram~378_q\ $end
$var wire 1 n1 \CPU|RAM_RET|ALT_INV_ram~369_q\ $end
$var wire 1 o1 \CPU|RAM_RET|ALT_INV_ram~360_q\ $end
$var wire 1 p1 \CPU|RAM_RET|ALT_INV_ram~351_q\ $end
$var wire 1 q1 \CPU|RAM_RET|ALT_INV_ram~234_q\ $end
$var wire 1 r1 \CPU|RAM_RET|ALT_INV_ram~225_q\ $end
$var wire 1 s1 \CPU|RAM_RET|ALT_INV_ram~216_q\ $end
$var wire 1 t1 \CPU|RAM_RET|ALT_INV_ram~207_q\ $end
$var wire 1 u1 \CPU|RAM_RET|ALT_INV_ram~90_q\ $end
$var wire 1 v1 \CPU|RAM_RET|ALT_INV_ram~81_q\ $end
$var wire 1 w1 \CPU|RAM_RET|ALT_INV_ram~72_q\ $end
$var wire 1 x1 \CPU|RAM_RET|ALT_INV_ram~63_q\ $end
$var wire 1 y1 \CPU|RAM_RET|ALT_INV_ram~486_q\ $end
$var wire 1 z1 \CPU|RAM_RET|ALT_INV_ram~477_q\ $end
$var wire 1 {1 \CPU|RAM_RET|ALT_INV_ram~468_q\ $end
$var wire 1 |1 \CPU|RAM_RET|ALT_INV_ram~459_q\ $end
$var wire 1 }1 \CPU|RAM_RET|ALT_INV_ram~342_q\ $end
$var wire 1 ~1 \CPU|RAM_RET|ALT_INV_ram~333_q\ $end
$var wire 1 !2 \CPU|RAM_RET|ALT_INV_ram~324_q\ $end
$var wire 1 "2 \CPU|RAM_RET|ALT_INV_ram~315_q\ $end
$var wire 1 #2 \CPU|RAM_RET|ALT_INV_ram~198_q\ $end
$var wire 1 $2 \CPU|RAM_RET|ALT_INV_ram~189_q\ $end
$var wire 1 %2 \CPU|RAM_RET|ALT_INV_ram~180_q\ $end
$var wire 1 &2 \CPU|RAM_RET|ALT_INV_ram~171_q\ $end
$var wire 1 '2 \CPU|RAM_RET|ALT_INV_ram~54_q\ $end
$var wire 1 (2 \CPU|RAM_RET|ALT_INV_ram~45_q\ $end
$var wire 1 )2 \CPU|RAM_RET|ALT_INV_ram~36_q\ $end
$var wire 1 *2 \CPU|RAM_RET|ALT_INV_ram~27_q\ $end
$var wire 1 +2 \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ,2 \CPU|RAM_RET|ALT_INV_ram~593_q\ $end
$var wire 1 -2 \CPU|RAM_RET|ALT_INV_ram~449_q\ $end
$var wire 1 .2 \CPU|RAM_RET|ALT_INV_ram~305_q\ $end
$var wire 1 /2 \CPU|RAM_RET|ALT_INV_ram~161_q\ $end
$var wire 1 02 \CPU|RAM_RET|ALT_INV_ram~557_q\ $end
$var wire 1 12 \CPU|RAM_RET|ALT_INV_ram~413_q\ $end
$var wire 1 22 \CPU|RAM_RET|ALT_INV_ram~269_q\ $end
$var wire 1 32 \CPU|RAM_RET|ALT_INV_ram~125_q\ $end
$var wire 1 42 \CPU|RAM_RET|ALT_INV_ram~521_q\ $end
$var wire 1 52 \CPU|RAM_RET|ALT_INV_ram~377_q\ $end
$var wire 1 62 \CPU|RAM_RET|ALT_INV_ram~233_q\ $end
$var wire 1 72 \CPU|RAM_RET|ALT_INV_ram~89_q\ $end
$var wire 1 82 \CPU|RAM_RET|ALT_INV_ram~485_q\ $end
$var wire 1 92 \CPU|RAM_RET|ALT_INV_ram~341_q\ $end
$var wire 1 :2 \CPU|RAM_RET|ALT_INV_ram~197_q\ $end
$var wire 1 ;2 \CPU|RAM_RET|ALT_INV_ram~53_q\ $end
$var wire 1 <2 \CPU|RAM_RET|ALT_INV_ram~584_q\ $end
$var wire 1 =2 \CPU|RAM_RET|ALT_INV_ram~548_q\ $end
$var wire 1 >2 \CPU|RAM_RET|ALT_INV_ram~512_q\ $end
$var wire 1 ?2 \CPU|RAM_RET|ALT_INV_ram~476_q\ $end
$var wire 1 @2 \CPU|RAM_RET|ALT_INV_ram~440_q\ $end
$var wire 1 A2 \CPU|RAM_RET|ALT_INV_ram~404_q\ $end
$var wire 1 B2 \CPU|RAM_RET|ALT_INV_ram~368_q\ $end
$var wire 1 C2 \CPU|RAM_RET|ALT_INV_ram~332_q\ $end
$var wire 1 D2 \CPU|RAM_RET|ALT_INV_ram~296_q\ $end
$var wire 1 E2 \CPU|RAM_RET|ALT_INV_ram~260_q\ $end
$var wire 1 F2 \CPU|RAM_RET|ALT_INV_ram~224_q\ $end
$var wire 1 G2 \CPU|RAM_RET|ALT_INV_ram~188_q\ $end
$var wire 1 H2 \CPU|RAM_RET|ALT_INV_ram~152_q\ $end
$var wire 1 I2 \CPU|RAM_RET|ALT_INV_ram~116_q\ $end
$var wire 1 J2 \CPU|RAM_RET|ALT_INV_ram~80_q\ $end
$var wire 1 K2 \CPU|RAM_RET|ALT_INV_ram~44_q\ $end
$var wire 1 L2 \CPU|RAM_RET|ALT_INV_ram~575_q\ $end
$var wire 1 M2 \CPU|RAM_RET|ALT_INV_ram~431_q\ $end
$var wire 1 N2 \CPU|RAM_RET|ALT_INV_ram~287_q\ $end
$var wire 1 O2 \CPU|RAM_RET|ALT_INV_ram~143_q\ $end
$var wire 1 P2 \CPU|RAM_RET|ALT_INV_ram~539_q\ $end
$var wire 1 Q2 \CPU|RAM_RET|ALT_INV_ram~395_q\ $end
$var wire 1 R2 \CPU|RAM_RET|ALT_INV_ram~251_q\ $end
$var wire 1 S2 \CPU|RAM_RET|ALT_INV_ram~107_q\ $end
$var wire 1 T2 \CPU|RAM_RET|ALT_INV_ram~503_q\ $end
$var wire 1 U2 \CPU|RAM_RET|ALT_INV_ram~359_q\ $end
$var wire 1 V2 \CPU|RAM_RET|ALT_INV_ram~215_q\ $end
$var wire 1 W2 \CPU|RAM_RET|ALT_INV_ram~71_q\ $end
$var wire 1 X2 \CPU|RAM_RET|ALT_INV_ram~467_q\ $end
$var wire 1 Y2 \CPU|RAM_RET|ALT_INV_ram~323_q\ $end
$var wire 1 Z2 \CPU|RAM_RET|ALT_INV_ram~179_q\ $end
$var wire 1 [2 \CPU|RAM_RET|ALT_INV_ram~35_q\ $end
$var wire 1 \2 \CPU|RAM_RET|ALT_INV_ram~566_q\ $end
$var wire 1 ]2 \CPU|RAM_RET|ALT_INV_ram~422_q\ $end
$var wire 1 ^2 \CPU|RAM_RET|ALT_INV_ram~278_q\ $end
$var wire 1 _2 \CPU|RAM_RET|ALT_INV_ram~134_q\ $end
$var wire 1 `2 \CPU|RAM_RET|ALT_INV_ram~530_q\ $end
$var wire 1 a2 \CPU|RAM_RET|ALT_INV_ram~386_q\ $end
$var wire 1 b2 \CPU|RAM_RET|ALT_INV_ram~242_q\ $end
$var wire 1 c2 \CPU|RAM_RET|ALT_INV_ram~98_q\ $end
$var wire 1 d2 \CPU|RAM_RET|ALT_INV_ram~494_q\ $end
$var wire 1 e2 \CPU|RAM_RET|ALT_INV_ram~350_q\ $end
$var wire 1 f2 \CPU|RAM_RET|ALT_INV_ram~206_q\ $end
$var wire 1 g2 \CPU|RAM_RET|ALT_INV_ram~62_q\ $end
$var wire 1 h2 \CPU|RAM_RET|ALT_INV_ram~458_q\ $end
$var wire 1 i2 \CPU|RAM_RET|ALT_INV_ram~314_q\ $end
$var wire 1 j2 \CPU|RAM_RET|ALT_INV_ram~170_q\ $end
$var wire 1 k2 \CPU|RAM_RET|ALT_INV_ram~26_q\ $end
$var wire 1 l2 \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 m2 \CPU|RAM_RET|ALT_INV_ram~592_q\ $end
$var wire 1 n2 \CPU|RAM_RET|ALT_INV_ram~583_q\ $end
$var wire 1 o2 \CPU|RAM_RET|ALT_INV_ram~574_q\ $end
$var wire 1 p2 \CPU|RAM_RET|ALT_INV_ram~565_q\ $end
$var wire 1 q2 \CPU|RAM_RET|ALT_INV_ram~556_q\ $end
$var wire 1 r2 \CPU|RAM_RET|ALT_INV_ram~547_q\ $end
$var wire 1 s2 \CPU|RAM_RET|ALT_INV_ram~538_q\ $end
$var wire 1 t2 \CPU|RAM_RET|ALT_INV_ram~529_q\ $end
$var wire 1 u2 \CPU|RAM_RET|ALT_INV_ram~520_q\ $end
$var wire 1 v2 \CPU|RAM_RET|ALT_INV_ram~511_q\ $end
$var wire 1 w2 \CPU|RAM_RET|ALT_INV_ram~502_q\ $end
$var wire 1 x2 \CPU|RAM_RET|ALT_INV_ram~493_q\ $end
$var wire 1 y2 \CPU|RAM_RET|ALT_INV_ram~484_q\ $end
$var wire 1 z2 \CPU|RAM_RET|ALT_INV_ram~475_q\ $end
$var wire 1 {2 \CPU|RAM_RET|ALT_INV_ram~466_q\ $end
$var wire 1 |2 \CPU|RAM_RET|ALT_INV_ram~457_q\ $end
$var wire 1 }2 \CPU|RAM_RET|ALT_INV_ram~448_q\ $end
$var wire 1 ~2 \CPU|RAM_RET|ALT_INV_ram~412_q\ $end
$var wire 1 !3 \CPU|RAM_RET|ALT_INV_ram~376_q\ $end
$var wire 1 "3 \CPU|RAM_RET|ALT_INV_ram~340_q\ $end
$var wire 1 #3 \CPU|RAM_RET|ALT_INV_ram~439_q\ $end
$var wire 1 $3 \CPU|RAM_RET|ALT_INV_ram~403_q\ $end
$var wire 1 %3 \CPU|RAM_RET|ALT_INV_ram~367_q\ $end
$var wire 1 &3 \CPU|RAM_RET|ALT_INV_ram~331_q\ $end
$var wire 1 '3 \CPU|RAM_RET|ALT_INV_ram~430_q\ $end
$var wire 1 (3 \CPU|RAM_RET|ALT_INV_ram~394_q\ $end
$var wire 1 )3 \CPU|RAM_RET|ALT_INV_ram~358_q\ $end
$var wire 1 *3 \CPU|RAM_RET|ALT_INV_ram~322_q\ $end
$var wire 1 +3 \CPU|RAM_RET|ALT_INV_ram~421_q\ $end
$var wire 1 ,3 \CPU|RAM_RET|ALT_INV_ram~385_q\ $end
$var wire 1 -3 \CPU|RAM_RET|ALT_INV_ram~349_q\ $end
$var wire 1 .3 \CPU|RAM_RET|ALT_INV_ram~313_q\ $end
$var wire 1 /3 \CPU|RAM_RET|ALT_INV_ram~304_q\ $end
$var wire 1 03 \CPU|RAM_RET|ALT_INV_ram~268_q\ $end
$var wire 1 13 \CPU|RAM_RET|ALT_INV_ram~232_q\ $end
$var wire 1 23 \CPU|RAM_RET|ALT_INV_ram~196_q\ $end
$var wire 1 33 \CPU|RAM_RET|ALT_INV_ram~295_q\ $end
$var wire 1 43 \CPU|RAM_RET|ALT_INV_ram~259_q\ $end
$var wire 1 53 \CPU|RAM_RET|ALT_INV_ram~223_q\ $end
$var wire 1 63 \CPU|RAM_RET|ALT_INV_ram~187_q\ $end
$var wire 1 73 \CPU|RAM_RET|ALT_INV_ram~286_q\ $end
$var wire 1 83 \CPU|RAM_RET|ALT_INV_ram~250_q\ $end
$var wire 1 93 \CPU|RAM_RET|ALT_INV_ram~214_q\ $end
$var wire 1 :3 \CPU|RAM_RET|ALT_INV_ram~178_q\ $end
$var wire 1 ;3 \CPU|RAM_RET|ALT_INV_ram~277_q\ $end
$var wire 1 <3 \CPU|RAM_RET|ALT_INV_ram~241_q\ $end
$var wire 1 =3 \CPU|RAM_RET|ALT_INV_ram~205_q\ $end
$var wire 1 >3 \CPU|RAM_RET|ALT_INV_ram~169_q\ $end
$var wire 1 ?3 \CPU|RAM_RET|ALT_INV_ram~160_q\ $end
$var wire 1 @3 \CPU|RAM_RET|ALT_INV_ram~124_q\ $end
$var wire 1 A3 \CPU|RAM_RET|ALT_INV_ram~88_q\ $end
$var wire 1 B3 \CPU|RAM_RET|ALT_INV_ram~52_q\ $end
$var wire 1 C3 \CPU|RAM_RET|ALT_INV_ram~151_q\ $end
$var wire 1 D3 \CPU|RAM_RET|ALT_INV_ram~115_q\ $end
$var wire 1 E3 \CPU|RAM_RET|ALT_INV_ram~79_q\ $end
$var wire 1 F3 \CPU|RAM_RET|ALT_INV_ram~43_q\ $end
$var wire 1 G3 \CPU|RAM_RET|ALT_INV_ram~142_q\ $end
$var wire 1 H3 \CPU|RAM_RET|ALT_INV_ram~106_q\ $end
$var wire 1 I3 \CPU|RAM_RET|ALT_INV_ram~70_q\ $end
$var wire 1 J3 \CPU|RAM_RET|ALT_INV_ram~34_q\ $end
$var wire 1 K3 \CPU|RAM_RET|ALT_INV_ram~133_q\ $end
$var wire 1 L3 \CPU|RAM_RET|ALT_INV_ram~97_q\ $end
$var wire 1 M3 \CPU|RAM_RET|ALT_INV_ram~61_q\ $end
$var wire 1 N3 \CPU|RAM_RET|ALT_INV_ram~25_q\ $end
$var wire 1 O3 \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 P3 \CPU|RAM_RET|ALT_INV_ram~591_q\ $end
$var wire 1 Q3 \CPU|RAM_RET|ALT_INV_ram~447_q\ $end
$var wire 1 R3 \CPU|RAM_RET|ALT_INV_ram~303_q\ $end
$var wire 1 S3 \CPU|RAM_RET|ALT_INV_ram~159_q\ $end
$var wire 1 T3 \CPU|RAM_RET|ALT_INV_ram~582_q\ $end
$var wire 1 U3 \CPU|RAM_RET|ALT_INV_ram~438_q\ $end
$var wire 1 V3 \CPU|RAM_RET|ALT_INV_ram~294_q\ $end
$var wire 1 W3 \CPU|RAM_RET|ALT_INV_ram~150_q\ $end
$var wire 1 X3 \CPU|RAM_RET|ALT_INV_ram~573_q\ $end
$var wire 1 Y3 \CPU|RAM_RET|ALT_INV_ram~429_q\ $end
$var wire 1 Z3 \CPU|RAM_RET|ALT_INV_ram~285_q\ $end
$var wire 1 [3 \CPU|RAM_RET|ALT_INV_ram~141_q\ $end
$var wire 1 \3 \CPU|RAM_RET|ALT_INV_ram~564_q\ $end
$var wire 1 ]3 \CPU|RAM_RET|ALT_INV_ram~420_q\ $end
$var wire 1 ^3 \CPU|RAM_RET|ALT_INV_ram~276_q\ $end
$var wire 1 _3 \CPU|RAM_RET|ALT_INV_ram~132_q\ $end
$var wire 1 `3 \CPU|RAM_RET|ALT_INV_ram~555_q\ $end
$var wire 1 a3 \CPU|RAM_RET|ALT_INV_ram~546_q\ $end
$var wire 1 b3 \CPU|RAM_RET|ALT_INV_ram~537_q\ $end
$var wire 1 c3 \CPU|RAM_RET|ALT_INV_ram~528_q\ $end
$var wire 1 d3 \CPU|RAM_RET|ALT_INV_ram~411_q\ $end
$var wire 1 e3 \CPU|RAM_RET|ALT_INV_ram~402_q\ $end
$var wire 1 f3 \CPU|RAM_RET|ALT_INV_ram~393_q\ $end
$var wire 1 g3 \CPU|RAM_RET|ALT_INV_ram~384_q\ $end
$var wire 1 h3 \CPU|RAM_RET|ALT_INV_ram~267_q\ $end
$var wire 1 i3 \CPU|RAM_RET|ALT_INV_ram~258_q\ $end
$var wire 1 j3 \CPU|RAM_RET|ALT_INV_ram~249_q\ $end
$var wire 1 k3 \CPU|RAM_RET|ALT_INV_ram~240_q\ $end
$var wire 1 l3 \CPU|RAM_RET|ALT_INV_ram~123_q\ $end
$var wire 1 m3 \CPU|RAM_RET|ALT_INV_ram~114_q\ $end
$var wire 1 n3 \CPU|RAM_RET|ALT_INV_ram~105_q\ $end
$var wire 1 o3 \CPU|RAM_RET|ALT_INV_ram~96_q\ $end
$var wire 1 p3 \CPU|RAM_RET|ALT_INV_ram~519_q\ $end
$var wire 1 q3 \CPU|RAM_RET|ALT_INV_ram~510_q\ $end
$var wire 1 r3 \CPU|RAM_RET|ALT_INV_ram~501_q\ $end
$var wire 1 s3 \CPU|RAM_RET|ALT_INV_ram~492_q\ $end
$var wire 1 t3 \CPU|RAM_RET|ALT_INV_ram~375_q\ $end
$var wire 1 u3 \CPU|RAM_RET|ALT_INV_ram~366_q\ $end
$var wire 1 v3 \CPU|RAM_RET|ALT_INV_ram~357_q\ $end
$var wire 1 w3 \CPU|RAM_RET|ALT_INV_ram~348_q\ $end
$var wire 1 x3 \CPU|RAM_RET|ALT_INV_ram~231_q\ $end
$var wire 1 y3 \CPU|RAM_RET|ALT_INV_ram~222_q\ $end
$var wire 1 z3 \CPU|RAM_RET|ALT_INV_ram~213_q\ $end
$var wire 1 {3 \CPU|RAM_RET|ALT_INV_ram~204_q\ $end
$var wire 1 |3 \CPU|RAM_RET|ALT_INV_ram~87_q\ $end
$var wire 1 }3 \CPU|RAM_RET|ALT_INV_ram~78_q\ $end
$var wire 1 ~3 \CPU|RAM_RET|ALT_INV_ram~69_q\ $end
$var wire 1 !4 \CPU|RAM_RET|ALT_INV_ram~60_q\ $end
$var wire 1 "4 \CPU|RAM_RET|ALT_INV_ram~483_q\ $end
$var wire 1 #4 \CPU|RAM_RET|ALT_INV_ram~474_q\ $end
$var wire 1 $4 \CPU|RAM_RET|ALT_INV_ram~465_q\ $end
$var wire 1 %4 \CPU|RAM_RET|ALT_INV_ram~456_q\ $end
$var wire 1 &4 \CPU|RAM_RET|ALT_INV_ram~339_q\ $end
$var wire 1 '4 \CPU|RAM_RET|ALT_INV_ram~330_q\ $end
$var wire 1 (4 \CPU|RAM_RET|ALT_INV_ram~321_q\ $end
$var wire 1 )4 \CPU|RAM_RET|ALT_INV_ram~312_q\ $end
$var wire 1 *4 \CPU|RAM_RET|ALT_INV_ram~195_q\ $end
$var wire 1 +4 \CPU|RAM_RET|ALT_INV_ram~186_q\ $end
$var wire 1 ,4 \CPU|RAM_RET|ALT_INV_ram~177_q\ $end
$var wire 1 -4 \CPU|RAM_RET|ALT_INV_ram~168_q\ $end
$var wire 1 .4 \CPU|RAM_RET|ALT_INV_ram~51_q\ $end
$var wire 1 /4 \CPU|RAM_RET|ALT_INV_ram~42_q\ $end
$var wire 1 04 \CPU|RAM_RET|ALT_INV_ram~33_q\ $end
$var wire 1 14 \CPU|RAM_RET|ALT_INV_ram~24_q\ $end
$var wire 1 24 \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 34 \CPU|RAM_RET|ALT_INV_ram~590_q\ $end
$var wire 1 44 \CPU|RAM_RET|ALT_INV_ram~446_q\ $end
$var wire 1 54 \CPU|RAM_RET|ALT_INV_ram~302_q\ $end
$var wire 1 64 \CPU|RAM_RET|ALT_INV_ram~158_q\ $end
$var wire 1 74 \CPU|RAM_RET|ALT_INV_ram~554_q\ $end
$var wire 1 84 \CPU|RAM_RET|ALT_INV_ram~410_q\ $end
$var wire 1 94 \CPU|RAM_RET|ALT_INV_ram~266_q\ $end
$var wire 1 :4 \CPU|RAM_RET|ALT_INV_ram~122_q\ $end
$var wire 1 ;4 \CPU|RAM_RET|ALT_INV_ram~518_q\ $end
$var wire 1 <4 \CPU|RAM_RET|ALT_INV_ram~374_q\ $end
$var wire 1 =4 \CPU|RAM_RET|ALT_INV_ram~230_q\ $end
$var wire 1 >4 \CPU|RAM_RET|ALT_INV_ram~86_q\ $end
$var wire 1 ?4 \CPU|RAM_RET|ALT_INV_ram~482_q\ $end
$var wire 1 @4 \CPU|RAM_RET|ALT_INV_ram~338_q\ $end
$var wire 1 A4 \CPU|RAM_RET|ALT_INV_ram~194_q\ $end
$var wire 1 B4 \CPU|RAM_RET|ALT_INV_ram~50_q\ $end
$var wire 1 C4 \CPU|RAM_RET|ALT_INV_ram~581_q\ $end
$var wire 1 D4 \CPU|RAM_RET|ALT_INV_ram~545_q\ $end
$var wire 1 E4 \CPU|RAM_RET|ALT_INV_ram~509_q\ $end
$var wire 1 F4 \CPU|RAM_RET|ALT_INV_ram~473_q\ $end
$var wire 1 G4 \CPU|RAM_RET|ALT_INV_ram~437_q\ $end
$var wire 1 H4 \CPU|RAM_RET|ALT_INV_ram~401_q\ $end
$var wire 1 I4 \CPU|RAM_RET|ALT_INV_ram~365_q\ $end
$var wire 1 J4 \CPU|RAM_RET|ALT_INV_ram~329_q\ $end
$var wire 1 K4 \CPU|RAM_RET|ALT_INV_ram~293_q\ $end
$var wire 1 L4 \CPU|RAM_RET|ALT_INV_ram~257_q\ $end
$var wire 1 M4 \CPU|RAM_RET|ALT_INV_ram~221_q\ $end
$var wire 1 N4 \CPU|RAM_RET|ALT_INV_ram~185_q\ $end
$var wire 1 O4 \CPU|RAM_RET|ALT_INV_ram~149_q\ $end
$var wire 1 P4 \CPU|RAM_RET|ALT_INV_ram~113_q\ $end
$var wire 1 Q4 \CPU|RAM_RET|ALT_INV_ram~77_q\ $end
$var wire 1 R4 \CPU|RAM_RET|ALT_INV_ram~41_q\ $end
$var wire 1 S4 \CPU|RAM_RET|ALT_INV_ram~572_q\ $end
$var wire 1 T4 \CPU|RAM_RET|ALT_INV_ram~428_q\ $end
$var wire 1 U4 \CPU|RAM_RET|ALT_INV_ram~284_q\ $end
$var wire 1 V4 \CPU|RAM_RET|ALT_INV_ram~140_q\ $end
$var wire 1 W4 \CPU|RAM_RET|ALT_INV_ram~536_q\ $end
$var wire 1 X4 \CPU|RAM_RET|ALT_INV_ram~392_q\ $end
$var wire 1 Y4 \CPU|RAM_RET|ALT_INV_ram~248_q\ $end
$var wire 1 Z4 \CPU|RAM_RET|ALT_INV_ram~104_q\ $end
$var wire 1 [4 \CPU|RAM_RET|ALT_INV_ram~500_q\ $end
$var wire 1 \4 \CPU|RAM_RET|ALT_INV_ram~356_q\ $end
$var wire 1 ]4 \CPU|RAM_RET|ALT_INV_ram~212_q\ $end
$var wire 1 ^4 \CPU|RAM_RET|ALT_INV_ram~68_q\ $end
$var wire 1 _4 \CPU|RAM_RET|ALT_INV_ram~464_q\ $end
$var wire 1 `4 \CPU|RAM_RET|ALT_INV_ram~320_q\ $end
$var wire 1 a4 \CPU|RAM_RET|ALT_INV_ram~176_q\ $end
$var wire 1 b4 \CPU|RAM_RET|ALT_INV_ram~32_q\ $end
$var wire 1 c4 \CPU|RAM_RET|ALT_INV_ram~563_q\ $end
$var wire 1 d4 \CPU|RAM_RET|ALT_INV_ram~419_q\ $end
$var wire 1 e4 \CPU|RAM_RET|ALT_INV_ram~275_q\ $end
$var wire 1 f4 \CPU|RAM_RET|ALT_INV_ram~131_q\ $end
$var wire 1 g4 \CPU|RAM_RET|ALT_INV_ram~527_q\ $end
$var wire 1 h4 \CPU|RAM_RET|ALT_INV_ram~383_q\ $end
$var wire 1 i4 \CPU|RAM_RET|ALT_INV_ram~239_q\ $end
$var wire 1 j4 \CPU|RAM_RET|ALT_INV_ram~95_q\ $end
$var wire 1 k4 \CPU|RAM_RET|ALT_INV_ram~491_q\ $end
$var wire 1 l4 \CPU|RAM_RET|ALT_INV_ram~347_q\ $end
$var wire 1 m4 \CPU|RAM_RET|ALT_INV_ram~203_q\ $end
$var wire 1 n4 \CPU|RAM_RET|ALT_INV_ram~59_q\ $end
$var wire 1 o4 \CPU|RAM_RET|ALT_INV_ram~455_q\ $end
$var wire 1 p4 \CPU|RAM_RET|ALT_INV_ram~311_q\ $end
$var wire 1 q4 \CPU|RAM_RET|ALT_INV_ram~167_q\ $end
$var wire 1 r4 \CPU|RAM_RET|ALT_INV_ram~23_q\ $end
$var wire 1 s4 \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 t4 \CPU|RAM_RET|ALT_INV_ram~589_q\ $end
$var wire 1 u4 \CPU|RAM_RET|ALT_INV_ram~580_q\ $end
$var wire 1 v4 \CPU|RAM_RET|ALT_INV_ram~571_q\ $end
$var wire 1 w4 \CPU|RAM_RET|ALT_INV_ram~562_q\ $end
$var wire 1 x4 \CPU|RAM_RET|ALT_INV_ram~553_q\ $end
$var wire 1 y4 \CPU|RAM_RET|ALT_INV_ram~544_q\ $end
$var wire 1 z4 \CPU|RAM_RET|ALT_INV_ram~535_q\ $end
$var wire 1 {4 \CPU|RAM_RET|ALT_INV_ram~526_q\ $end
$var wire 1 |4 \CPU|RAM_RET|ALT_INV_ram~517_q\ $end
$var wire 1 }4 \CPU|RAM_RET|ALT_INV_ram~508_q\ $end
$var wire 1 ~4 \CPU|RAM_RET|ALT_INV_ram~499_q\ $end
$var wire 1 !5 \CPU|RAM_RET|ALT_INV_ram~490_q\ $end
$var wire 1 "5 \CPU|RAM_RET|ALT_INV_ram~481_q\ $end
$var wire 1 #5 \CPU|RAM_RET|ALT_INV_ram~472_q\ $end
$var wire 1 $5 \CPU|RAM_RET|ALT_INV_ram~463_q\ $end
$var wire 1 %5 \CPU|RAM_RET|ALT_INV_ram~454_q\ $end
$var wire 1 &5 \CPU|RAM_RET|ALT_INV_ram~445_q\ $end
$var wire 1 '5 \CPU|RAM_RET|ALT_INV_ram~409_q\ $end
$var wire 1 (5 \CPU|RAM_RET|ALT_INV_ram~373_q\ $end
$var wire 1 )5 \CPU|RAM_RET|ALT_INV_ram~337_q\ $end
$var wire 1 *5 \CPU|RAM_RET|ALT_INV_ram~436_q\ $end
$var wire 1 +5 \CPU|RAM_RET|ALT_INV_ram~400_q\ $end
$var wire 1 ,5 \CPU|RAM_RET|ALT_INV_ram~364_q\ $end
$var wire 1 -5 \CPU|RAM_RET|ALT_INV_ram~328_q\ $end
$var wire 1 .5 \CPU|RAM_RET|ALT_INV_ram~427_q\ $end
$var wire 1 /5 \CPU|RAM_RET|ALT_INV_ram~391_q\ $end
$var wire 1 05 \CPU|RAM_RET|ALT_INV_ram~355_q\ $end
$var wire 1 15 \CPU|RAM_RET|ALT_INV_ram~319_q\ $end
$var wire 1 25 \CPU|RAM_RET|ALT_INV_ram~418_q\ $end
$var wire 1 35 \CPU|RAM_RET|ALT_INV_ram~382_q\ $end
$var wire 1 45 \CPU|RAM_RET|ALT_INV_ram~346_q\ $end
$var wire 1 55 \CPU|RAM_RET|ALT_INV_ram~310_q\ $end
$var wire 1 65 \CPU|RAM_RET|ALT_INV_ram~301_q\ $end
$var wire 1 75 \CPU|RAM_RET|ALT_INV_ram~265_q\ $end
$var wire 1 85 \CPU|RAM_RET|ALT_INV_ram~229_q\ $end
$var wire 1 95 \CPU|RAM_RET|ALT_INV_ram~193_q\ $end
$var wire 1 :5 \CPU|RAM_RET|ALT_INV_ram~292_q\ $end
$var wire 1 ;5 \CPU|RAM_RET|ALT_INV_ram~256_q\ $end
$var wire 1 <5 \CPU|RAM_RET|ALT_INV_ram~220_q\ $end
$var wire 1 =5 \CPU|RAM_RET|ALT_INV_ram~184_q\ $end
$var wire 1 >5 \CPU|RAM_RET|ALT_INV_ram~283_q\ $end
$var wire 1 ?5 \CPU|RAM_RET|ALT_INV_ram~247_q\ $end
$var wire 1 @5 \CPU|RAM_RET|ALT_INV_ram~211_q\ $end
$var wire 1 A5 \CPU|RAM_RET|ALT_INV_ram~175_q\ $end
$var wire 1 B5 \CPU|RAM_RET|ALT_INV_ram~274_q\ $end
$var wire 1 C5 \CPU|RAM_RET|ALT_INV_ram~238_q\ $end
$var wire 1 D5 \CPU|RAM_RET|ALT_INV_ram~202_q\ $end
$var wire 1 E5 \CPU|RAM_RET|ALT_INV_ram~166_q\ $end
$var wire 1 F5 \CPU|RAM_RET|ALT_INV_ram~157_q\ $end
$var wire 1 G5 \CPU|RAM_RET|ALT_INV_ram~121_q\ $end
$var wire 1 H5 \CPU|RAM_RET|ALT_INV_ram~85_q\ $end
$var wire 1 I5 \CPU|RAM_RET|ALT_INV_ram~49_q\ $end
$var wire 1 J5 \CPU|RAM_RET|ALT_INV_ram~148_q\ $end
$var wire 1 K5 \CPU|RAM_RET|ALT_INV_ram~112_q\ $end
$var wire 1 L5 \CPU|RAM_RET|ALT_INV_ram~76_q\ $end
$var wire 1 M5 \CPU|RAM_RET|ALT_INV_ram~40_q\ $end
$var wire 1 N5 \CPU|RAM_RET|ALT_INV_ram~139_q\ $end
$var wire 1 O5 \CPU|RAM_RET|ALT_INV_ram~103_q\ $end
$var wire 1 P5 \CPU|RAM_RET|ALT_INV_ram~67_q\ $end
$var wire 1 Q5 \CPU|RAM_RET|ALT_INV_ram~31_q\ $end
$var wire 1 R5 \CPU|RAM_RET|ALT_INV_ram~130_q\ $end
$var wire 1 S5 \CPU|RAM_RET|ALT_INV_ram~94_q\ $end
$var wire 1 T5 \CPU|RAM_RET|ALT_INV_ram~58_q\ $end
$var wire 1 U5 \CPU|RAM_RET|ALT_INV_ram~22_q\ $end
$var wire 1 V5 \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 W5 \CPU|RAM_RET|ALT_INV_ram~588_q\ $end
$var wire 1 X5 \CPU|RAM_RET|ALT_INV_ram~444_q\ $end
$var wire 1 Y5 \CPU|RAM_RET|ALT_INV_ram~300_q\ $end
$var wire 1 Z5 \CPU|RAM_RET|ALT_INV_ram~156_q\ $end
$var wire 1 [5 \CPU|RAM_RET|ALT_INV_ram~579_q\ $end
$var wire 1 \5 \CPU|RAM_RET|ALT_INV_ram~435_q\ $end
$var wire 1 ]5 \CPU|RAM_RET|ALT_INV_ram~291_q\ $end
$var wire 1 ^5 \CPU|RAM_RET|ALT_INV_ram~147_q\ $end
$var wire 1 _5 \CPU|RAM_RET|ALT_INV_ram~570_q\ $end
$var wire 1 `5 \CPU|RAM_RET|ALT_INV_ram~426_q\ $end
$var wire 1 a5 \CPU|RAM_RET|ALT_INV_ram~282_q\ $end
$var wire 1 b5 \CPU|RAM_RET|ALT_INV_ram~138_q\ $end
$var wire 1 c5 \CPU|RAM_RET|ALT_INV_ram~561_q\ $end
$var wire 1 d5 \CPU|RAM_RET|ALT_INV_ram~417_q\ $end
$var wire 1 e5 \CPU|RAM_RET|ALT_INV_ram~273_q\ $end
$var wire 1 f5 \CPU|RAM_RET|ALT_INV_ram~129_q\ $end
$var wire 1 g5 \CPU|RAM_RET|ALT_INV_ram~552_q\ $end
$var wire 1 h5 \CPU|RAM_RET|ALT_INV_ram~543_q\ $end
$var wire 1 i5 \CPU|RAM_RET|ALT_INV_ram~534_q\ $end
$var wire 1 j5 \CPU|RAM_RET|ALT_INV_ram~525_q\ $end
$var wire 1 k5 \CPU|RAM_RET|ALT_INV_ram~408_q\ $end
$var wire 1 l5 \CPU|RAM_RET|ALT_INV_ram~399_q\ $end
$var wire 1 m5 \CPU|RAM_RET|ALT_INV_ram~390_q\ $end
$var wire 1 n5 \CPU|RAM_RET|ALT_INV_ram~381_q\ $end
$var wire 1 o5 \CPU|RAM_RET|ALT_INV_ram~264_q\ $end
$var wire 1 p5 \CPU|RAM_RET|ALT_INV_ram~255_q\ $end
$var wire 1 q5 \CPU|RAM_RET|ALT_INV_ram~246_q\ $end
$var wire 1 r5 \CPU|RAM_RET|ALT_INV_ram~237_q\ $end
$var wire 1 s5 \CPU|RAM_RET|ALT_INV_ram~120_q\ $end
$var wire 1 t5 \CPU|RAM_RET|ALT_INV_ram~111_q\ $end
$var wire 1 u5 \CPU|RAM_RET|ALT_INV_ram~102_q\ $end
$var wire 1 v5 \CPU|RAM_RET|ALT_INV_ram~93_q\ $end
$var wire 1 w5 \CPU|RAM_RET|ALT_INV_ram~516_q\ $end
$var wire 1 x5 \CPU|RAM_RET|ALT_INV_ram~507_q\ $end
$var wire 1 y5 \CPU|RAM_RET|ALT_INV_ram~498_q\ $end
$var wire 1 z5 \CPU|RAM_RET|ALT_INV_ram~489_q\ $end
$var wire 1 {5 \CPU|RAM_RET|ALT_INV_ram~372_q\ $end
$var wire 1 |5 \CPU|RAM_RET|ALT_INV_ram~363_q\ $end
$var wire 1 }5 \CPU|RAM_RET|ALT_INV_ram~354_q\ $end
$var wire 1 ~5 \CPU|RAM_RET|ALT_INV_ram~345_q\ $end
$var wire 1 !6 \CPU|RAM_RET|ALT_INV_ram~228_q\ $end
$var wire 1 "6 \CPU|RAM_RET|ALT_INV_ram~219_q\ $end
$var wire 1 #6 \CPU|RAM_RET|ALT_INV_ram~210_q\ $end
$var wire 1 $6 \CPU|RAM_RET|ALT_INV_ram~201_q\ $end
$var wire 1 %6 \CPU|RAM_RET|ALT_INV_ram~84_q\ $end
$var wire 1 &6 \CPU|RAM_RET|ALT_INV_ram~75_q\ $end
$var wire 1 '6 \CPU|RAM_RET|ALT_INV_ram~66_q\ $end
$var wire 1 (6 \CPU|RAM_RET|ALT_INV_ram~57_q\ $end
$var wire 1 )6 \CPU|RAM_RET|ALT_INV_ram~480_q\ $end
$var wire 1 *6 \CPU|RAM_RET|ALT_INV_ram~471_q\ $end
$var wire 1 +6 \CPU|RAM_RET|ALT_INV_ram~462_q\ $end
$var wire 1 ,6 \CPU|RAM_RET|ALT_INV_ram~453_q\ $end
$var wire 1 -6 \CPU|RAM_RET|ALT_INV_ram~336_q\ $end
$var wire 1 .6 \CPU|RAM_RET|ALT_INV_ram~327_q\ $end
$var wire 1 /6 \CPU|RAM_RET|ALT_INV_ram~318_q\ $end
$var wire 1 06 \CPU|RAM_RET|ALT_INV_ram~309_q\ $end
$var wire 1 16 \CPU|RAM_RET|ALT_INV_ram~192_q\ $end
$var wire 1 26 \CPU|RAM_RET|ALT_INV_ram~183_q\ $end
$var wire 1 36 \CPU|RAM_RET|ALT_INV_ram~174_q\ $end
$var wire 1 46 \CPU|RAM_RET|ALT_INV_ram~165_q\ $end
$var wire 1 56 \CPU|RAM_RET|ALT_INV_ram~48_q\ $end
$var wire 1 66 \CPU|RAM_RET|ALT_INV_ram~39_q\ $end
$var wire 1 76 \CPU|RAM_RET|ALT_INV_ram~30_q\ $end
$var wire 1 86 \CPU|RAM_RET|ALT_INV_ram~21_q\ $end
$var wire 1 96 \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 :6 \CPU|RAM_RET|ALT_INV_ram~587_q\ $end
$var wire 1 ;6 \CPU|RAM_RET|ALT_INV_ram~443_q\ $end
$var wire 1 <6 \CPU|RAM_RET|ALT_INV_ram~299_q\ $end
$var wire 1 =6 \CPU|RAM_RET|ALT_INV_ram~155_q\ $end
$var wire 1 >6 \CPU|RAM_RET|ALT_INV_ram~551_q\ $end
$var wire 1 ?6 \CPU|RAM_RET|ALT_INV_ram~407_q\ $end
$var wire 1 @6 \CPU|RAM_RET|ALT_INV_ram~263_q\ $end
$var wire 1 A6 \CPU|RAM_RET|ALT_INV_ram~119_q\ $end
$var wire 1 B6 \CPU|RAM_RET|ALT_INV_ram~515_q\ $end
$var wire 1 C6 \CPU|RAM_RET|ALT_INV_ram~371_q\ $end
$var wire 1 D6 \CPU|RAM_RET|ALT_INV_ram~227_q\ $end
$var wire 1 E6 \CPU|RAM_RET|ALT_INV_ram~83_q\ $end
$var wire 1 F6 \CPU|RAM_RET|ALT_INV_ram~479_q\ $end
$var wire 1 G6 \CPU|RAM_RET|ALT_INV_ram~335_q\ $end
$var wire 1 H6 \CPU|RAM_RET|ALT_INV_ram~191_q\ $end
$var wire 1 I6 \CPU|RAM_RET|ALT_INV_ram~47_q\ $end
$var wire 1 J6 \CPU|RAM_RET|ALT_INV_ram~578_q\ $end
$var wire 1 K6 \CPU|RAM_RET|ALT_INV_ram~434_q\ $end
$var wire 1 L6 \CPU|RAM_RET|ALT_INV_ram~290_q\ $end
$var wire 1 M6 \CPU|RAM_RET|ALT_INV_ram~146_q\ $end
$var wire 1 N6 \CPU|RAM_RET|ALT_INV_ram~542_q\ $end
$var wire 1 O6 \CPU|RAM_RET|ALT_INV_ram~398_q\ $end
$var wire 1 P6 \CPU|RAM_RET|ALT_INV_ram~254_q\ $end
$var wire 1 Q6 \CPU|RAM_RET|ALT_INV_ram~110_q\ $end
$var wire 1 R6 \CPU|RAM_RET|ALT_INV_ram~506_q\ $end
$var wire 1 S6 \CPU|RAM_RET|ALT_INV_ram~362_q\ $end
$var wire 1 T6 \CPU|RAM_RET|ALT_INV_ram~218_q\ $end
$var wire 1 U6 \CPU|RAM_RET|ALT_INV_ram~74_q\ $end
$var wire 1 V6 \CPU|RAM_RET|ALT_INV_ram~470_q\ $end
$var wire 1 W6 \CPU|RAM_RET|ALT_INV_ram~326_q\ $end
$var wire 1 X6 \CPU|RAM_RET|ALT_INV_ram~182_q\ $end
$var wire 1 Y6 \CPU|RAM_RET|ALT_INV_ram~38_q\ $end
$var wire 1 Z6 \CPU|RAM_RET|ALT_INV_ram~569_q\ $end
$var wire 1 [6 \CPU|RAM_RET|ALT_INV_ram~425_q\ $end
$var wire 1 \6 \CPU|RAM_RET|ALT_INV_ram~281_q\ $end
$var wire 1 ]6 \CPU|RAM_RET|ALT_INV_ram~137_q\ $end
$var wire 1 ^6 \CPU|RAM_RET|ALT_INV_ram~533_q\ $end
$var wire 1 _6 \CPU|RAM_RET|ALT_INV_ram~389_q\ $end
$var wire 1 `6 \CPU|RAM_RET|ALT_INV_ram~245_q\ $end
$var wire 1 a6 \CPU|RAM_RET|ALT_INV_ram~101_q\ $end
$var wire 1 b6 \CPU|RAM_RET|ALT_INV_ram~497_q\ $end
$var wire 1 c6 \CPU|RAM_RET|ALT_INV_ram~353_q\ $end
$var wire 1 d6 \CPU|RAM_RET|ALT_INV_ram~209_q\ $end
$var wire 1 e6 \CPU|RAM_RET|ALT_INV_ram~65_q\ $end
$var wire 1 f6 \CPU|RAM_RET|ALT_INV_ram~461_q\ $end
$var wire 1 g6 \CPU|RAM_RET|ALT_INV_ram~317_q\ $end
$var wire 1 h6 \CPU|RAM_RET|ALT_INV_ram~173_q\ $end
$var wire 1 i6 \CPU|RAM_RET|ALT_INV_ram~29_q\ $end
$var wire 1 j6 \CPU|RAM_RET|ALT_INV_ram~560_q\ $end
$var wire 1 k6 \CPU|RAM_RET|ALT_INV_ram~416_q\ $end
$var wire 1 l6 \CPU|RAM_RET|ALT_INV_ram~272_q\ $end
$var wire 1 m6 \CPU|RAM_RET|ALT_INV_ram~128_q\ $end
$var wire 1 n6 \CPU|RAM_RET|ALT_INV_ram~524_q\ $end
$var wire 1 o6 \CPU|RAM_RET|ALT_INV_ram~380_q\ $end
$var wire 1 p6 \CPU|RAM_RET|ALT_INV_ram~236_q\ $end
$var wire 1 q6 \CPU|RAM_RET|ALT_INV_ram~92_q\ $end
$var wire 1 r6 \CPU|RAM_RET|ALT_INV_ram~488_q\ $end
$var wire 1 s6 \CPU|RAM_RET|ALT_INV_ram~344_q\ $end
$var wire 1 t6 \CPU|RAM_RET|ALT_INV_ram~200_q\ $end
$var wire 1 u6 \CPU|RAM_RET|ALT_INV_ram~56_q\ $end
$var wire 1 v6 \CPU|RAM_RET|ALT_INV_ram~452_q\ $end
$var wire 1 w6 \CPU|RAM_RET|ALT_INV_ram~308_q\ $end
$var wire 1 x6 \CPU|RAM_RET|ALT_INV_ram~164_q\ $end
$var wire 1 y6 \CPU|RAM_RET|ALT_INV_ram~20_q\ $end
$var wire 1 z6 \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 {6 \CPU|RAM_RET|ALT_INV_ram~586_q\ $end
$var wire 1 |6 \CPU|RAM_RET|ALT_INV_ram~550_q\ $end
$var wire 1 }6 \CPU|RAM_RET|ALT_INV_ram~514_q\ $end
$var wire 1 ~6 \CPU|RAM_RET|ALT_INV_ram~478_q\ $end
$var wire 1 !7 \CPU|RAM_RET|ALT_INV_ram~577_q\ $end
$var wire 1 "7 \CPU|RAM_RET|ALT_INV_ram~541_q\ $end
$var wire 1 #7 \CPU|RAM_RET|ALT_INV_ram~505_q\ $end
$var wire 1 $7 \CPU|RAM_RET|ALT_INV_ram~469_q\ $end
$var wire 1 %7 \CPU|RAM_RET|ALT_INV_ram~568_q\ $end
$var wire 1 &7 \CPU|RAM_RET|ALT_INV_ram~532_q\ $end
$var wire 1 '7 \CPU|RAM_RET|ALT_INV_ram~496_q\ $end
$var wire 1 (7 \CPU|RAM_RET|ALT_INV_ram~460_q\ $end
$var wire 1 )7 \CPU|RAM_RET|ALT_INV_ram~559_q\ $end
$var wire 1 *7 \CPU|RAM_RET|ALT_INV_ram~523_q\ $end
$var wire 1 +7 \CPU|RAM_RET|ALT_INV_ram~487_q\ $end
$var wire 1 ,7 \CPU|RAM_RET|ALT_INV_ram~451_q\ $end
$var wire 1 -7 \CPU|RAM_RET|ALT_INV_ram~442_q\ $end
$var wire 1 .7 \CPU|RAM_RET|ALT_INV_ram~433_q\ $end
$var wire 1 /7 \CPU|RAM_RET|ALT_INV_ram~424_q\ $end
$var wire 1 07 \CPU|RAM_RET|ALT_INV_ram~415_q\ $end
$var wire 1 17 \CPU|RAM_RET|ALT_INV_ram~406_q\ $end
$var wire 1 27 \CPU|RAM_RET|ALT_INV_ram~397_q\ $end
$var wire 1 37 \CPU|RAM_RET|ALT_INV_ram~388_q\ $end
$var wire 1 47 \CPU|RAM_RET|ALT_INV_ram~379_q\ $end
$var wire 1 57 \CPU|RAM_RET|ALT_INV_ram~370_q\ $end
$var wire 1 67 \CPU|RAM_RET|ALT_INV_ram~361_q\ $end
$var wire 1 77 \CPU|RAM_RET|ALT_INV_ram~352_q\ $end
$var wire 1 87 \CPU|RAM_RET|ALT_INV_ram~343_q\ $end
$var wire 1 97 \CPU|RAM_RET|ALT_INV_ram~334_q\ $end
$var wire 1 :7 \CPU|RAM_RET|ALT_INV_ram~325_q\ $end
$var wire 1 ;7 \CPU|RAM_RET|ALT_INV_ram~316_q\ $end
$var wire 1 <7 \CPU|RAM_RET|ALT_INV_ram~307_q\ $end
$var wire 1 =7 \CPU|RAM_RET|ALT_INV_ram~298_q\ $end
$var wire 1 >7 \CPU|RAM_RET|ALT_INV_ram~262_q\ $end
$var wire 1 ?7 \CPU|RAM_RET|ALT_INV_ram~226_q\ $end
$var wire 1 @7 \CPU|RAM_RET|ALT_INV_ram~190_q\ $end
$var wire 1 A7 \CPU|RAM_RET|ALT_INV_ram~289_q\ $end
$var wire 1 B7 \CPU|RAM_RET|ALT_INV_ram~253_q\ $end
$var wire 1 C7 \CPU|RAM_RET|ALT_INV_ram~217_q\ $end
$var wire 1 D7 \CPU|RAM_RET|ALT_INV_ram~181_q\ $end
$var wire 1 E7 \CPU|RAM_RET|ALT_INV_ram~280_q\ $end
$var wire 1 F7 \CPU|RAM_RET|ALT_INV_ram~244_q\ $end
$var wire 1 G7 \CPU|RAM_RET|ALT_INV_ram~208_q\ $end
$var wire 1 H7 \CPU|RAM_RET|ALT_INV_ram~172_q\ $end
$var wire 1 I7 \CPU|RAM_RET|ALT_INV_ram~271_q\ $end
$var wire 1 J7 \CPU|RAM_RET|ALT_INV_ram~235_q\ $end
$var wire 1 K7 \CPU|RAM_RET|ALT_INV_ram~199_q\ $end
$var wire 1 L7 \CPU|RAM_RET|ALT_INV_ram~163_q\ $end
$var wire 1 M7 \CPU|RAM_RET|ALT_INV_ram~154_q\ $end
$var wire 1 N7 \CPU|RAM_RET|ALT_INV_ram~145_q\ $end
$var wire 1 O7 \CPU|RAM_RET|ALT_INV_ram~136_q\ $end
$var wire 1 P7 \CPU|RAM_RET|ALT_INV_ram~127_q\ $end
$var wire 1 Q7 \CPU|RAM_RET|ALT_INV_ram~118_q\ $end
$var wire 1 R7 \CPU|RAM_RET|ALT_INV_ram~109_q\ $end
$var wire 1 S7 \CPU|RAM_RET|ALT_INV_ram~100_q\ $end
$var wire 1 T7 \CPU|RAM_RET|ALT_INV_ram~91_q\ $end
$var wire 1 U7 \CPU|RAM_RET|ALT_INV_ram~82_q\ $end
$var wire 1 V7 \CPU|RAM_RET|ALT_INV_ram~73_q\ $end
$var wire 1 W7 \CPU|RAM_RET|ALT_INV_ram~64_q\ $end
$var wire 1 X7 \CPU|RAM_RET|ALT_INV_ram~55_q\ $end
$var wire 1 Y7 \CPU|RAM_RET|ALT_INV_ram~46_q\ $end
$var wire 1 Z7 \CPU|RAM_RET|ALT_INV_ram~37_q\ $end
$var wire 1 [7 \CPU|RAM_RET|ALT_INV_ram~28_q\ $end
$var wire 1 \7 \CPU|RAM_RET|ALT_INV_ram~19_q\ $end
$var wire 1 ]7 \CPU|ULA_sr|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ^7 \CPU|ULA_sr|ALT_INV_Add0~17_sumout\ $end
$var wire 1 _7 \CPU|ULA_sr|ALT_INV_Add0~13_sumout\ $end
$var wire 1 `7 \CPU|ULA_sr|ALT_INV_Add0~9_sumout\ $end
$var wire 1 a7 \CPU|ULA_sr|ALT_INV_Add0~5_sumout\ $end
$var wire 1 b7 \CPU|ULA_sr|ALT_INV_Add0~1_sumout\ $end
$var wire 1 c7 \CPU|REGS|ALT_INV_registrador~19_q\ $end
$var wire 1 d7 \CPU|REGS|ALT_INV_registrador~18_q\ $end
$var wire 1 e7 \CPU|REGS|ALT_INV_registrador~17_q\ $end
$var wire 1 f7 \CPU|REGS|ALT_INV_registrador~16_q\ $end
$var wire 1 g7 \CPU|REGS|ALT_INV_registrador~15_q\ $end
$var wire 1 h7 \CPU|REGS|ALT_INV_registrador~14_q\ $end
$var wire 1 i7 \CPU|REGS|ALT_INV_registrador~13_q\ $end
$var wire 1 j7 \CPU|REGS|ALT_INV_registrador~12_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0[
0\
0]
0^
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
z|!
z}!
z~!
z!"
z""
z#"
z$"
z%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
1%1
1&1
1'1
1(1
1)1
1*1
171
181
191
1:1
1;1
1<1
1=1
1>1
1?1
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
0X
0Y
0Z
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
zi
zj
zk
zl
zm
zn
zo
zp
0q
0r
0s
0t
0u
0v
0w
0x
0y
0/
00
0&!
1'!
x(!
1)!
1*!
1+!
1,!
1-!
1.!
0/!
0>!
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
zC"
zD"
zE"
zF"
zG"
zH"
zI"
zJ"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
1k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
1)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
1=#
0>#
0?#
0@#
0A#
0B#
0C#
1D#
0E#
0F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
0N#
0O#
0P#
1Q#
0R#
0S#
0T#
1U#
0V#
0W#
0X#
1Y#
0Z#
0[#
0\#
1]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
1f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
1"$
1#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
10(
11(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
1+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
1"+
1#+
1$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
1{+
0|+
1}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
1v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
1q-
0r-
0s-
1%.
1&.
0'.
0(.
0).
0*.
0+.
0,.
1-.
1..
1/.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
1:.
1;.
1<.
1=.
1>.
1?.
1@.
1A.
1B.
1C.
1D.
1E.
1F.
1G.
1H.
1I.
1J.
1K.
1L.
1M.
1N.
1O.
1P.
1Q.
1R.
1S.
1T.
1U.
1V.
1W.
1X.
1Y.
1Z.
1[.
1\.
1].
1^.
1_.
1`.
1a.
1b.
1c.
1d.
1e.
1f.
1g.
1h.
1i.
1j.
1k.
0l.
0m.
1n.
1o.
1p.
1q.
1r.
0s.
1t.
0u.
0v.
0w.
0x.
0y.
1z.
1{.
1|.
1}.
1~.
1!/
1"/
1#/
1$/
1%/
1&/
1'/
1(/
1)/
1*/
1+/
1,/
1-/
1./
1//
10/
11/
12/
13/
14/
15/
16/
17/
18/
19/
1:/
1;/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1H/
1I/
1J/
1K/
1L/
1M/
1N/
1O/
1P/
1Q/
1R/
1S/
1T/
1U/
1V/
1W/
1X/
1Y/
1Z/
1[/
1\/
1]/
1^/
1_/
1`/
1a/
1b/
1c/
1d/
1e/
1f/
1g/
1h/
1i/
1j/
1k/
1l/
1m/
1n/
1o/
1p/
1q/
1r/
1s/
1t/
1u/
1v/
1w/
1x/
1y/
1z/
1{/
1|/
1}/
1~/
1!0
1"0
1#0
1$0
1%0
1&0
1'0
1(0
1)0
1*0
1+0
1,0
1-0
1.0
1/0
100
110
120
130
140
150
160
170
180
190
1:0
1;0
1<0
1=0
1>0
1?0
1@0
1A0
1B0
1C0
1D0
1E0
1F0
1G0
1H0
1I0
1J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
1R0
1S0
1T0
1U0
0V0
1W0
1X0
1Y0
1Z0
1[0
1\0
1]0
1^0
1_0
1`0
1a0
1b0
1c0
1d0
1e0
1f0
1g0
1h0
1i0
1j0
1k0
1l0
1m0
1n0
1o0
1p0
1q0
1r0
1s0
1t0
1u0
1v0
1w0
1x0
1y0
1z0
1{0
1|0
1}0
1~0
1!1
1"1
0#1
1$1
1+1
1,1
1-1
1.1
1/1
101
111
121
031
041
051
161
1@1
1A1
1B1
1C1
1D1
1E1
1F1
0G1
1H1
1I1
1J1
1K1
1L1
1M1
1N1
1O1
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1j1
1k1
1l1
1m1
1n1
1o1
1p1
1q1
1r1
1s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
132
142
152
162
172
182
192
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
104
114
124
134
144
154
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
1E4
1F4
1G4
1H4
1I4
1J4
1K4
1L4
1M4
1N4
1O4
1P4
1Q4
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
1a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
1u4
1v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
155
165
175
185
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
1Z5
1[5
1\5
1]5
1^5
1_5
1`5
1a5
1b5
1c5
1d5
1e5
1f5
1g5
1h5
1i5
1j5
1k5
1l5
1m5
1n5
1o5
1p5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
1O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
1i6
1j6
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
1x6
1y6
0z6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
1-7
1.7
1/7
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
1@7
1A7
1B7
1C7
1D7
1E7
1F7
1G7
1H7
1I7
1J7
1K7
1L7
1M7
1N7
1O7
1P7
1Q7
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1Z7
1[7
1\7
1]7
1^7
1_7
1`7
1a7
0b7
1c7
1d7
1e7
1f7
1g7
1h7
1i7
1j7
$end
#10000
1/
1/!
18#
1y-
1!.
1#.
1~+
0\7
0>1
0<1
0*1
0=#
1q#
1>#
13(
1%+
01(
0"+
0v,
0q-
1$,
0"1
1(.
141
1'.
1V0
096
0s4
0/1
1b7
1V"
1X"
1r#
0"$
1%$
0$,
0+)
0{+
0#+
0<#
1h#
0p#
0$+
1s-
14,
0a7
1P!
1N!
0|0
0|.
1#1
1m.
0t.
1u.
131
1"1
0k.
1l.
1x
1v
12#
04,
1?#
0h#
0s-
0#$
0r#
1t#
1u#
1x#
1{#
1~#
1+)
1{+
1u,
0D#
0G#
0H#
0I#
0J#
0M#
0Q#
1T#
0U#
0Y#
0]#
1d#
0f#
1k#
1t,
13"
0l0
0@1
1s.
0A1
1w.
1x.
0E1
1y.
1,.
1+.
1*.
1).
1v.
0]7
0^7
0_7
0`7
1a7
1|.
1t.
0p.
1|0
1&
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0u#
1w#
0t,
1D#
1G#
1H#
1I#
1J#
1M#
1Q#
0T#
1U#
1Y#
1]#
0d#
1f#
0k#
1`#
1\#
1P#
1X#
0L#
1O#
1`7
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0x#
1z#
1G1
0D1
0F1
0C1
0B1
1@1
0s.
1A1
0w.
0x.
1E1
0y.
0,.
0+.
0*.
0).
0v.
1l0
0p
0o
0n
0m
0l
0k
0j
0i
zC"
zD"
zE"
zF"
zG"
zH"
zI"
zJ"
0P#
1S#
1_7
0`#
0\#
1P#
0S#
0X#
1L#
0O#
0{#
1}#
1F1
z%"
z$"
z#"
z""
z!"
z~!
z}!
z|!
1T#
1^7
0G1
1D1
0F1
1C1
1B1
zp
zo
zn
zm
zl
zk
zj
zi
0~#
0P#
0T#
0E1
1E1
1F1
1]7
#20000
0/
0/!
08#
#30000
1/
1/!
18#
1$.
0?1
0}+
19#
1,)
1"+
1v,
041
0'.
0+0
1z6
1U"
0%+
1:#
0u,
1#+
0?#
1@#
1E#
1e#
1o#
1s-
196
1Q!
1;#
0|.
0n.
0&.
0%.
1p.
031
1y
0{+
0V5
1<#
0@#
0E#
0e#
0o#
1p#
1$+
0s-
0D#
0G#
0H#
0I#
0J#
0M#
0Q#
1T#
0U#
0Y#
0]#
1d#
0f#
1k#
1;&
0@1
1s.
0A1
1w.
1x.
0E1
1y.
1,.
1+.
1*.
1).
1v.
1|.
0#1
0m.
1n.
1&.
1%.
0u.
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1&$
1r#
0t#
1u#
0w#
1x#
0z#
1{#
0}#
1~#
0;&
0+)
1&*
1D#
1G#
1H#
1I#
1J#
1M#
1Q#
0T#
1U#
1Y#
1]#
0d#
1f#
0k#
1`#
1\#
1P#
1X#
0L#
1O#
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
1G1
0D1
0F1
0C1
0B1
1@1
0s.
1A1
0w.
0x.
1E1
0y.
0,.
0+.
0*.
0).
0v.
0]7
0^7
0_7
0`7
0a7
0p
0o
0n
0m
0l
0k
0j
0i
zC"
zD"
zE"
zF"
zG"
zH"
zI"
zJ"
0P#
1S#
0~#
0{#
0x#
0u#
0`#
0\#
1P#
0S#
0X#
1L#
0O#
1`7
1_7
1^7
1]7
1F1
z%"
z$"
z#"
z""
z!"
z~!
z}!
z|!
1T#
0G1
1D1
0F1
1C1
1B1
zp
zo
zn
zm
zl
zk
zj
zi
0P#
0T#
0E1
1E1
1F1
#40000
0/
0/!
08#
#50000
1/
1/!
18#
0y-
1x-
1'$
19(
0!.
1~-
0#.
0$.
1?1
1>1
0;1
1<1
0Q5
076
0)1
1*1
1=#
0q#
0>#
0r#
1t#
1s#
1.$
1=(
03(
1.)
1%+
0:#
1}+
09#
0,)
0"+
0v,
141
1'.
1+0
0z6
096
024
1s4
0?0
0U0
0.1
1a7
1/1
0b7
0U"
0V"
1Y"
0X"
0%+
0;#
1u#
1r#
0t#
0%$
1($
0.$
1V$
0&*
0#+
0<#
1h#
0p#
0$+
1s-
0a7
0`7
1V5
196
0Q!
0P!
1M!
0N!
0u#
0|.
1#1
1m.
0t.
1u.
131
0Q0
1U0
0j.
1k.
0y
0x
0v
1u
13#
02#
1`7
0V$
1:&
1?#
0h#
0s-
0&$
0r#
1t#
1u#
1x#
1{#
1~#
1&*
1u,
0D#
0G#
0H#
0I#
0J#
0M#
0Q#
1T#
0U#
0Y#
0]#
1d#
0f#
1k#
12"
03"
0@1
1s.
0A1
1w.
1x.
0E1
1y.
1,.
1+.
1*.
1).
1v.
0]7
0^7
0_7
0`7
1a7
1|.
1t.
0p.
0A0
1Q0
0&
1%
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0u#
1w#
0:&
1D#
1G#
1H#
1I#
1J#
1M#
1Q#
0T#
1U#
1Y#
1]#
0d#
1f#
0k#
1`#
1\#
1P#
1X#
0L#
1O#
1`7
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0x#
1z#
1G1
0D1
0F1
0C1
0B1
1@1
0s.
1A1
0w.
0x.
1E1
0y.
0,.
0+.
0*.
0).
0v.
1A0
0p
0o
0n
0m
0l
0k
0j
0i
zC"
zD"
zE"
zF"
zG"
zH"
zI"
zJ"
0P#
1S#
1_7
0`#
0\#
1P#
0S#
0X#
1L#
0O#
0{#
1}#
1F1
z%"
z$"
z#"
z""
z!"
z~!
z}!
z|!
1T#
1^7
0G1
1D1
0F1
1C1
1B1
zp
zo
zn
zm
zl
zk
zj
zi
0~#
0P#
0T#
0E1
1E1
1F1
1]7
#60000
0/
0/!
08#
#70000
1/
1/!
18#
1$.
0?1
0}+
19#
1z6
1U"
1%+
0u,
096
1Q!
1y
1{+
#80000
0/
0/!
08#
#90000
1/
1/!
18#
1#.
0$.
1?1
0>1
0%+
1:#
1}+
09#
1B#
1"+
1v,
041
0'.
0s/
0z6
196
0U"
1V"
1%+
0:#
1;#
0{+
1u,
1#+
0?#
1@#
1E#
1e#
1o#
1s-
0V5
096
0Q!
1P!
0;#
0|.
0n.
0&.
0%.
1p.
031
0y
1x
1{+
1;&
1V5
1<#
0@#
0E#
0e#
0o#
1p#
1$+
0s-
0D#
0G#
0H#
0I#
0J#
0M#
0Q#
1T#
0U#
0Y#
0]#
1d#
0f#
1k#
0;&
0@1
1s.
0A1
1w.
1x.
0E1
1y.
1,.
1+.
1*.
1).
1v.
1|.
0#1
0m.
1n.
1&.
1%.
0u.
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1)$
1r#
0t#
1u#
0w#
1x#
0z#
1{#
0}#
1~#
0&*
0{+
0u,
1p-
1D#
1G#
1H#
1I#
1J#
1M#
1Q#
0T#
1U#
1Y#
1]#
0d#
1f#
0k#
1`#
1\#
1P#
1X#
0L#
1O#
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
1G1
0D1
0F1
0C1
0B1
1@1
0s.
1A1
0w.
0x.
1E1
0y.
0,.
0+.
0*.
0).
0v.
0]7
0^7
0_7
0`7
0a7
0p
0o
0n
0m
0l
0k
0j
0i
zC"
zD"
zE"
zF"
zG"
zH"
zI"
zJ"
0P#
1S#
0~#
0{#
0x#
0u#
0`#
0\#
1P#
0S#
0X#
1L#
0O#
1`7
1_7
1^7
1]7
1F1
z%"
z$"
z#"
z""
z!"
z~!
z}!
z|!
1T#
0G1
1D1
0F1
1C1
1B1
zp
zo
zn
zm
zl
zk
zj
zi
0P#
0T#
0E1
1E1
1F1
#100000
0/
0/!
08#
#110000
1/
1/!
18#
1y-
1Y)
0~-
1P+
0#.
1",
1}-
0:1
0Z7
1>1
0Y6
1;1
0R4
0*1
0=#
1q#
1>#
1])
0.)
1T+
0%+
0B#
11(
1q-
1$,
00(
1x,
0O3
151
0"1
0(.
0V0
1s/
196
0a0
124
0~/
0/1
1b7
1Z"
0V"
0Y"
0r#
1t#
0($
1+$
0$,
1m)
1d+
1+)
1{+
1r-
14,
01(
0v,
0p-
1a7
1L!
0P!
0M!
1u#
141
1V0
0|0
061
0]0
0z/
1"1
0i.
1j.
0x
0u
1t
12#
0`7
0)$
1,$
04,
1t,
0+)
0{+
0p#
0$+
1w,
13"
001
1#1
1m.
0l0
1|0
1&
0t,
1r#
0u#
1w#
1x#
1{#
1~#
0>#
0s#
1v#
1u,
0-1
1.1
1/1
0]7
0^7
0_7
1`7
0a7
1l0
0x#
1z#
0u,
1s#
0v#
1y#
1|#
1!$
1$,
0+$
1W$
0=(
0])
0d+
1_7
0{#
1}#
1]0
1~/
1?0
0h.
1i.
0"1
0$1
0+1
0,1
1-1
0.1
14#
03#
02#
0y#
1^7
1%*
0W$
1[%
0T+
0,$
1X$
0m)
0~#
1,1
11"
02"
03"
0|#
1]7
1z/
1a0
02.
1h.
0t/
0&
0%
1$
17#
16#
15#
04#
13#
1O$
0[%
1=(
1])
1d+
14,
1+1
1&*
0X$
1\%
0d+
0%*
0!$
0|0
0]0
0~/
0?0
12.
04.
1."
1/"
10"
01"
12"
05#
1B$
0O$
1$1
1t/
1]0
1%
0$
1#
1"
1!
1P$
0\%
1z+
14.
0J.
00"
06#
0z+
0&*
1($
0B$
1m)
1T+
1t,
0W0
0#
1C$
0P$
0l0
0a0
0z/
1J.
0j.
1W0
0/"
07#
1{+
0"
0{+
1)$
0C$
1%*
1d+
1u,
0."
0]0
0t/
0!
1&*
1z+
0W0
1{+
#120000
0/
0/!
08#
#130000
1/
1/!
18#
0y-
0Y)
1~-
0P+
1#.
1$.
1{,
0}-
1:1
0/4
0?1
0>1
1Y6
0;1
1R4
1*1
1=#
0q#
0])
1.)
0T+
1%+
0}+
19#
1},
10(
0x,
1O3
051
0r/
1z6
096
1a0
024
1~/
0b7
0Z"
1U"
1V"
1Y"
0%+
1:#
0r#
1>#
0m)
0d+
1/-
1a7
196
0L!
1Q!
1P!
1M!
1;#
0n/
1]0
1z/
0/1
1y
1x
1u
0t
0s#
0V5
0($
1+$
0$,
0},
0%*
0z+
1o-
1.1
0^/
1W0
1t/
1r/
1"1
0i.
1j.
12#
1%$
0+$
1.$
1H(
0)$
1,$
04,
0/-
0&*
0{+
1p-
0<0
0U0
1i.
0k.
13"
03#
1n/
1|0
1&
1&$
0,$
1V$
1*)
02"
0t,
0o-
0,0
0Q0
0%
1^/
1l0
1:&
1+)
0u,
0p-
0A0
1;&
#140000
0/
0/!
08#
#150000
1/
1/!
18#
1y-
0x-
1".
09(
1!.
1D)
0~-
0#.
0$.
1?1
1>1
1;1
0b4
0<1
1Q5
0=1
1)1
0*1
0=#
1q#
1r#
0t#
0;#
12(
00(
0=(
13(
1H)
0.)
1%+
0:#
1}+
09#
0"+
0q-
0r-
161
1(.
1'.
0z6
096
124
0%0
0s4
1?0
151
1V5
0a7
1b7
0U"
0V"
0Y"
1X"
1W"
0%+
1;#
02(
03(
1-)
1u#
0w#
0r#
1t#
0>#
1s#
0H(
1X)
0#+
0<#
1h#
0w,
1s-
1a7
0`7
1s4
0V5
196
0Q!
0P!
0M!
1N!
1O!
0u#
1w#
1x#
0z#
1.)
13(
0-)
0|.
101
0t.
1u.
131
0!0
1<0
0.1
1/1
0y
0x
1w
1v
0u
1v#
0s#
0s4
024
0_7
1`7
0%$
1($
0.$
1$,
1},
0*)
1?#
0h#
0s-
0&$
1>#
0v#
0+)
1u,
0D#
0G#
0H#
0I#
0J#
0M#
0Q#
1T#
0U#
0Y#
0]#
1d#
0f#
1k#
0.)
1{#
0}#
0x#
1z#
1.1
0-1
1&*
1+)
1_7
0^7
124
0@1
1s.
0A1
1w.
1x.
0E1
1y.
1,.
1+.
1*.
1).
1v.
1-1
0/1
1|.
1t.
0p.
1,0
0r/
0"1
1U0
0j.
1k.
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
13#
02#
0:&
0X)
0($
1W$
0},
0{#
1}#
1~#
0V$
1/-
1D#
1G#
1H#
1I#
1J#
1M#
1Q#
0T#
1U#
1Y#
1]#
0d#
1f#
0k#
1.$
1%*
0$,
1%$
0W$
1:&
1X)
14,
1`#
1\#
1P#
1X#
0L#
1O#
0&*
0]7
1^7
1r/
0h.
1j.
1!0
1A0
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
12"
03"
03#
14#
0~#
1G1
0D1
0F1
0C1
0B1
0|0
0!0
0A0
1h.
0k.
1"1
0t/
0U0
1@1
0s.
1A1
0w.
0x.
1E1
0y.
0,.
0+.
0*.
0).
0v.
0n/
1Q0
0p
0o
0n
0m
0l
0k
0j
0i
0&
1%
04#
12#
zC"
zD"
zE"
zF"
zG"
zH"
zI"
zJ"
0%*
0/-
0P#
1S#
1]7
02"
11"
0:&
1o-
0`#
0\#
1P#
0S#
0X#
1L#
0O#
1V$
04,
1%*
1t,
1F1
1n/
1t/
01"
13"
z%"
z$"
z#"
z""
z!"
z~!
z}!
z|!
0%
1$
1T#
0l0
0t/
1|0
0Q0
0G1
1D1
0F1
1C1
1B1
0^/
1A0
1&
0$
zp
zo
zn
zm
zl
zk
zj
zi
0o-
0P#
0T#
0E1
1:&
0t,
1E1
1F1
1^/
1l0
0A0
#160000
0/
0/!
08#
#170000
1/
1/!
18#
1$.
0?1
0}+
19#
1z6
1U"
1%+
0u,
096
1Q!
1y
1{+
#180000
0/
0/!
08#
#190000
1/
1/!
18#
1#.
0$.
1?1
0>1
0%+
1:#
1}+
09#
0z6
196
0U"
1V"
1%+
0:#
0;#
12(
0{+
1u,
1V5
096
0Q!
1P!
03(
1-)
1;#
02(
0y
1x
1{+
0;&
0V5
1s4
13(
0-)
1.)
0+)
1;&
024
0s4
0.)
1+)
1&*
124
0&*
#200000
0/
0/!
08#
#210000
1/
1/!
18#
1$.
0?1
0}+
19#
1"+
1q-
0(.
0'.
1z6
1U"
0%+
1:#
0u,
1#+
1r-
196
1Q!
0;#
12(
061
031
1y
0{+
1V5
1<#
0?#
1w,
03(
1-)
0;&
1s4
001
1p.
0u.
1.)
1&$
0>#
1;&
1&*
0+)
024
1/1
1"$
0%$
0.$
0%*
1$,
0"1
1t/
1U0
1k.
0l.
02#
1#$
0&$
0V$
0&*
14,
03"
0|0
1Q0
0&
0:&
1t,
0l0
1A0
0;&
1u,
#220000
0/
0/!
08#
#230000
1/
1/!
18#
0y-
0".
0!.
1/)
0#.
0~+
1\7
1>1
0r4
1<1
1=1
1*1
1=#
0q#
1;#
02(
10(
13(
0-)
13)
1%+
0:#
0"+
0$,
1"1
1'.
096
0*0
0s4
051
0V5
0b7
0V"
0X"
0W"
0;#
0.)
03(
1r#
0t#
1>#
1|+
1C)
0#+
04,
0a7
1s4
124
1V5
0P!
0N!
0O!
1u#
0w#
1|0
131
0&0
021
0/1
0x
0w
0v
1s#
0`7
0"$
1%$
1.$
1%*
0<#
1n#
1$+
0w,
0t,
1x#
0z#
0.1
1v#
0_7
1l0
101
0#1
0o.
1u.
0t/
0U0
0k.
1l.
12#
0%$
1+$
0.$
0%*
1{#
0}#
0-1
1V$
0#$
0>#
0s#
0v#
0^7
1t/
1U0
0i.
1k.
13"
13#
0+$
1`$
0C)
0X)
1~#
1-1
1.1
1/1
0Q0
1&
0V$
0]7
1!0
1&0
0e.
1i.
12"
14#
1%*
1"$
0`$
1:&
1C)
1X)
1Q0
1%
0%*
0!0
0&0
0A0
1e.
0l.
0t/
11"
04#
03#
02#
0:&
1t/
1$
1%*
1A0
01"
02"
03"
0t/
0&
0%
0$
#240000
0/
0/!
08#
#250000
1/
1/!
18#
#260000
0/
0/!
08#
#270000
1/
1/!
18#
#280000
0/
0/!
08#
#290000
1/
1/!
18#
#300000
0/
0/!
08#
#310000
1/
1/!
18#
#320000
0/
0/!
08#
#330000
1/
1/!
18#
#340000
0/
0/!
08#
#350000
1/
1/!
18#
#360000
0/
0/!
08#
#370000
1/
1/!
18#
#380000
0/
0/!
08#
#390000
1/
1/!
18#
#400000
0/
0/!
08#
#410000
1/
1/!
18#
#420000
0/
0/!
08#
#430000
1/
1/!
18#
#440000
0/
0/!
08#
#450000
1/
1/!
18#
#460000
0/
0/!
08#
#470000
1/
1/!
18#
#480000
0/
0/!
08#
#490000
1/
1/!
18#
#500000
0/
0/!
08#
#510000
1/
1/!
18#
#520000
0/
0/!
08#
#530000
1/
1/!
18#
#540000
0/
0/!
08#
#550000
1/
1/!
18#
#560000
0/
0/!
08#
#570000
1/
1/!
18#
#580000
0/
0/!
08#
#590000
1/
1/!
18#
#600000
0/
0/!
08#
#610000
1/
1/!
18#
#620000
0/
0/!
08#
#630000
1/
1/!
18#
#640000
0/
0/!
08#
#650000
1/
1/!
18#
#660000
0/
0/!
08#
#670000
1/
1/!
18#
#680000
0/
0/!
08#
#690000
1/
1/!
18#
#700000
0/
0/!
08#
#710000
1/
1/!
18#
#720000
0/
0/!
08#
#730000
1/
1/!
18#
#740000
0/
0/!
08#
#750000
1/
1/!
18#
#760000
0/
0/!
08#
#770000
1/
1/!
18#
#780000
0/
0/!
08#
#790000
1/
1/!
18#
#800000
0/
0/!
08#
#810000
1/
1/!
18#
#820000
0/
0/!
08#
#830000
1/
1/!
18#
#840000
0/
0/!
08#
#850000
1/
1/!
18#
#860000
0/
0/!
08#
#870000
1/
1/!
18#
#880000
0/
0/!
08#
#890000
1/
1/!
18#
#900000
0/
0/!
08#
#910000
1/
1/!
18#
#920000
0/
0/!
08#
#930000
1/
1/!
18#
#940000
0/
0/!
08#
#950000
1/
1/!
18#
#960000
0/
0/!
08#
#970000
1/
1/!
18#
#980000
0/
0/!
08#
#990000
1/
1/!
18#
#1000000
