# system info qsys_top on 2023.11.06.09:05:05
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for qsys_top on 2023.11.06.09:05:05
files:
filepath,kind,attributes,module,is_top
sim/qsys_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top,true
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_fimi64y.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_fimi64y,false
altera_irq_mapper_2001/sim/qsys_top_altera_irq_mapper_2001_ghcid5i.sv,SYSTEM_VERILOG,,qsys_top_altera_irq_mapper_2001_ghcid5i,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_slave_translator_191/sim/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_axi_translator_1931/sim/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_translator_1931_d46vvwa,false
altera_merlin_axi_master_ni_1962/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a,false
altera_merlin_axi_master_ni_1962/sim/qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a,false
altera_merlin_slave_agent_1921/sim/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_axi_slave_ni_1971/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/compare_eq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/rd_response_mem_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/rd_comp_sel_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/rd_pri_mux_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/rd_sipo_plus_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/wr_response_mem_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/wr_comp_sel_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/wr_pri_mux_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/wr_sipo_plus_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_utv3xty.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_utv3xty,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_zl5jwpa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_zl5jwpa,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_kr7tdby.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_kr7tdby,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_ximin2q.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_ximin2q,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_u3zwzza.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_u3zwzza,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_dimnyca.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_dimnyca,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_jtwzolq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_jtwzolq,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_4swavfy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_4swavfy,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_ggluely,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_ggluely,false
altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_1921_ggluely.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_ggluely,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_ug4puiy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_ug4puiy,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_6ealezi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_6ealezi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_6ealezi,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_lv5gxfa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_lv5gxfa,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_lv5gxfa,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_bwmblcq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_bwmblcq,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_bwmblcq,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_humqmaa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_humqmaa,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_humqmaa,false
altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri,false
altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_3ngnl2a.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_3ngnl2a,false
altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t7ranli.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t7ranli,false
altera_merlin_axi_slave_ni_1971/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t2kzqjy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t2kzqjy,false
altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy,false
altera_avalon_sc_fifo_1931/sim/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v,VERILOG,,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy,false
altera_avalon_st_pipeline_stage_1930/sim/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_top.clock_in,qsys_top_clock_in
qsys_top.intel_niosv_m_0,qsys_top_intel_niosv_m_0
qsys_top.intel_onchip_memory_0,qsys_top_intel_onchip_memory_0
qsys_top.iopll_0,qsys_top_iopll_0
qsys_top.jtag_uart_0,qsys_top_jtag_uart_0
qsys_top.pio_0,qsys_top_pio_0
qsys_top.reset_release_0,qsys_top_s10_user_rst_clkgate_0
qsys_top.sysid_qsys_0,qsys_top_sysid_qsys_0
qsys_top.mm_interconnect_0,qsys_top_altera_mm_interconnect_1920_fimi64y
qsys_top.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.sysid_qsys_0_control_slave_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.intel_niosv_m_0_dm_agent_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.pio_0_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_translator,qsys_top_altera_merlin_axi_translator_1931_d46vvwa
qsys_top.mm_interconnect_0.intel_niosv_m_0_data_manager_agent,qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a
qsys_top.mm_interconnect_0.intel_niosv_m_0_instruction_manager_agent,qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a
qsys_top.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.sysid_qsys_0_control_slave_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.pio_0_s1_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.pio_0_s1_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent,qsys_top_altera_merlin_axi_slave_ni_1971_c6ig3wy
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_sc_fifo_wr,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_sc_fifo_rd,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rppzhri
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_wr,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_st_pipeline_stage_rd,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_3ngnl2a
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_st_pipeline_stage_rd.my_altera_avalon_st_pipeline_stage_rd,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_st_pipeline_stage_wr,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t7ranli
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_st_pipeline_stage_wr.my_altera_avalon_st_pipeline_stage_wr,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_st_pipeline_stage_rp,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_t2kzqjy
qsys_top.mm_interconnect_0.intel_onchip_memory_0_axi_s1_agent.my_altera_avalon_st_pipeline_stage_rp.my_altera_avalon_st_pipeline_stage_rp,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.router,qsys_top_altera_merlin_router_1921_utv3xty
qsys_top.mm_interconnect_0.router_001,qsys_top_altera_merlin_router_1921_zl5jwpa
qsys_top.mm_interconnect_0.router_002,qsys_top_altera_merlin_router_1921_kr7tdby
qsys_top.mm_interconnect_0.router_003,qsys_top_altera_merlin_router_1921_ximin2q
qsys_top.mm_interconnect_0.router_004,qsys_top_altera_merlin_router_1921_u3zwzza
qsys_top.mm_interconnect_0.router_007,qsys_top_altera_merlin_router_1921_u3zwzza
qsys_top.mm_interconnect_0.router_009,qsys_top_altera_merlin_router_1921_u3zwzza
qsys_top.mm_interconnect_0.router_010,qsys_top_altera_merlin_router_1921_u3zwzza
qsys_top.mm_interconnect_0.router_005,qsys_top_altera_merlin_router_1921_dimnyca
qsys_top.mm_interconnect_0.router_006,qsys_top_altera_merlin_router_1921_jtwzolq
qsys_top.mm_interconnect_0.router_008,qsys_top_altera_merlin_router_1921_4swavfy
qsys_top.mm_interconnect_0.intel_niosv_m_0_instruction_manager_wr_limiter,qsys_top_altera_merlin_traffic_limiter_1921_ggluely
qsys_top.mm_interconnect_0.intel_niosv_m_0_instruction_manager_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy
qsys_top.mm_interconnect_0.intel_niosv_m_0_instruction_manager_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.intel_niosv_m_0_instruction_manager_rd_limiter,qsys_top_altera_merlin_traffic_limiter_1921_ggluely
qsys_top.mm_interconnect_0.intel_niosv_m_0_instruction_manager_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_4a23ufy
qsys_top.mm_interconnect_0.intel_niosv_m_0_instruction_manager_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_ug4puiy
qsys_top.mm_interconnect_0.cmd_demux_001,qsys_top_altera_merlin_demultiplexer_1921_ug4puiy
qsys_top.mm_interconnect_0.cmd_demux_002,qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi
qsys_top.mm_interconnect_0.cmd_demux_003,qsys_top_altera_merlin_demultiplexer_1921_ieuwgoi
qsys_top.mm_interconnect_0.cmd_mux,qsys_top_altera_merlin_multiplexer_1922_6ealezi
qsys_top.mm_interconnect_0.cmd_mux_001,qsys_top_altera_merlin_multiplexer_1922_6ealezi
qsys_top.mm_interconnect_0.cmd_mux_002,qsys_top_altera_merlin_multiplexer_1922_6ealezi
qsys_top.mm_interconnect_0.cmd_mux_003,qsys_top_altera_merlin_multiplexer_1922_6ealezi
qsys_top.mm_interconnect_0.cmd_mux_005,qsys_top_altera_merlin_multiplexer_1922_6ealezi
qsys_top.mm_interconnect_0.cmd_mux_006,qsys_top_altera_merlin_multiplexer_1922_6ealezi
qsys_top.mm_interconnect_0.cmd_mux_004,qsys_top_altera_merlin_multiplexer_1922_lv5gxfa
qsys_top.mm_interconnect_0.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i
qsys_top.mm_interconnect_0.rsp_demux_001,qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i
qsys_top.mm_interconnect_0.rsp_demux_002,qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i
qsys_top.mm_interconnect_0.rsp_demux_003,qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i
qsys_top.mm_interconnect_0.rsp_demux_005,qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i
qsys_top.mm_interconnect_0.rsp_demux_006,qsys_top_altera_merlin_demultiplexer_1921_gq7ft5i
qsys_top.mm_interconnect_0.rsp_demux_004,qsys_top_altera_merlin_demultiplexer_1921_h5fh4xa
qsys_top.mm_interconnect_0.rsp_mux,qsys_top_altera_merlin_multiplexer_1922_bwmblcq
qsys_top.mm_interconnect_0.rsp_mux_001,qsys_top_altera_merlin_multiplexer_1922_bwmblcq
qsys_top.mm_interconnect_0.rsp_mux_002,qsys_top_altera_merlin_multiplexer_1922_humqmaa
qsys_top.mm_interconnect_0.rsp_mux_003,qsys_top_altera_merlin_multiplexer_1922_humqmaa
qsys_top.irq_mapper,qsys_top_altera_irq_mapper_2001_ghcid5i
qsys_top.rst_controller,altera_reset_controller
qsys_top.rst_controller_001,altera_reset_controller
