============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Thu Jul  4 15:20:58 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_bnr.v
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 33191507263488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 24 trigger nets, 24 data nets.
KIT-1004 : Chipwatcher code = 1000011001101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=24,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 7164/24 useful/useless nets, 5548/16 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 6893/24 useful/useless nets, 5889/20 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 315 better
SYN-1014 : Optimize round 2
SYN-1032 : 6656/30 useful/useless nets, 5652/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 20 instances.
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 7055/2 useful/useless nets, 6056/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 26667, tnet num: 7055, tinst num: 6055, tnode num: 35636, tedge num: 42705.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7055 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 183 (3.65), #lev = 7 (2.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 178 (3.73), #lev = 7 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 467 instances into 178 LUTs, name keeping = 74%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 310 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.399455s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (81.5%)

RUN-1004 : used memory is 197 MB, reserved memory is 165 MB, peak memory is 241 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.423384s wall, 1.937500s user + 0.078125s system = 2.015625s CPU (83.2%)

RUN-1004 : used memory is 197 MB, reserved memory is 165 MB, peak memory is 241 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (205 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/bnr/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/bnr/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5474 instances
RUN-0007 : 1696 luts, 2813 seqs, 605 mslices, 264 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 6473 nets
RUN-1001 : 4363 nets have 2 pins
RUN-1001 : 1571 nets have [3 - 5] pins
RUN-1001 : 373 nets have [6 - 10] pins
RUN-1001 : 118 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     108     
RUN-1001 :   No   |  No   |  Yes  |    2089     
RUN-1001 :   No   |  Yes  |  No   |     53      
RUN-1001 :   Yes  |  No   |  No   |     54      
RUN-1001 :   Yes  |  No   |  Yes  |     509     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  23   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 45
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5472 instances, 1696 luts, 2813 seqs, 869 slices, 145 macros(869 instances: 605 mslices 264 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1765 pins
PHY-0007 : Cell area utilization is 17%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25395, tnet num: 6471, tinst num: 5472, tnode num: 34354, tedge num: 41531.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6471 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720470s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (86.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.5619e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5472.
PHY-3001 : End clustering;  0.000047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 17%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.03497e+06, overlap = 58.5
PHY-3002 : Step(2): len = 863942, overlap = 57.5
PHY-3002 : Step(3): len = 536850, overlap = 52.75
PHY-3002 : Step(4): len = 460289, overlap = 58.5625
PHY-3002 : Step(5): len = 403410, overlap = 62.9375
PHY-3002 : Step(6): len = 361363, overlap = 69.8125
PHY-3002 : Step(7): len = 323598, overlap = 69.9688
PHY-3002 : Step(8): len = 291192, overlap = 84.5
PHY-3002 : Step(9): len = 265774, overlap = 101.031
PHY-3002 : Step(10): len = 242593, overlap = 105.75
PHY-3002 : Step(11): len = 226763, overlap = 98.2812
PHY-3002 : Step(12): len = 207425, overlap = 99.375
PHY-3002 : Step(13): len = 194141, overlap = 107
PHY-3002 : Step(14): len = 183425, overlap = 120.844
PHY-3002 : Step(15): len = 176143, overlap = 128.531
PHY-3002 : Step(16): len = 169922, overlap = 138.75
PHY-3002 : Step(17): len = 160333, overlap = 150.656
PHY-3002 : Step(18): len = 156980, overlap = 158.375
PHY-3002 : Step(19): len = 149327, overlap = 162.719
PHY-3002 : Step(20): len = 146962, overlap = 167.75
PHY-3002 : Step(21): len = 143506, overlap = 170.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90582e-05
PHY-3002 : Step(22): len = 155911, overlap = 166.562
PHY-3002 : Step(23): len = 159782, overlap = 165.438
PHY-3002 : Step(24): len = 154451, overlap = 162.281
PHY-3002 : Step(25): len = 154316, overlap = 162.031
PHY-3002 : Step(26): len = 152267, overlap = 157.156
PHY-3002 : Step(27): len = 155277, overlap = 148.969
PHY-3002 : Step(28): len = 158619, overlap = 136.906
PHY-3002 : Step(29): len = 157934, overlap = 113.719
PHY-3002 : Step(30): len = 158058, overlap = 101.094
PHY-3002 : Step(31): len = 156443, overlap = 110.719
PHY-3002 : Step(32): len = 155839, overlap = 108.844
PHY-3002 : Step(33): len = 155807, overlap = 101.938
PHY-3002 : Step(34): len = 155074, overlap = 100.844
PHY-3002 : Step(35): len = 153334, overlap = 95.2188
PHY-3002 : Step(36): len = 151818, overlap = 102.844
PHY-3002 : Step(37): len = 152018, overlap = 102.25
PHY-3002 : Step(38): len = 152413, overlap = 98.0625
PHY-3002 : Step(39): len = 151710, overlap = 98.375
PHY-3002 : Step(40): len = 149320, overlap = 97.5
PHY-3002 : Step(41): len = 148261, overlap = 102.719
PHY-3002 : Step(42): len = 147617, overlap = 107.594
PHY-3002 : Step(43): len = 147156, overlap = 103.406
PHY-3002 : Step(44): len = 147344, overlap = 103.031
PHY-3002 : Step(45): len = 146527, overlap = 98.0625
PHY-3002 : Step(46): len = 146129, overlap = 100.25
PHY-3002 : Step(47): len = 144887, overlap = 100
PHY-3002 : Step(48): len = 143978, overlap = 99.4688
PHY-3002 : Step(49): len = 143452, overlap = 102.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81164e-05
PHY-3002 : Step(50): len = 145318, overlap = 97.7812
PHY-3002 : Step(51): len = 145637, overlap = 97.8125
PHY-3002 : Step(52): len = 146859, overlap = 99.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.62328e-05
PHY-3002 : Step(53): len = 148374, overlap = 97.625
PHY-3002 : Step(54): len = 148547, overlap = 97.625
PHY-3002 : Step(55): len = 149250, overlap = 97.2812
PHY-3002 : Step(56): len = 149252, overlap = 96.9375
PHY-3002 : Step(57): len = 149047, overlap = 97.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022266s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6471 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.128298s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (85.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39799e-06
PHY-3002 : Step(58): len = 183930, overlap = 174.469
PHY-3002 : Step(59): len = 183875, overlap = 196.062
PHY-3002 : Step(60): len = 177228, overlap = 186
PHY-3002 : Step(61): len = 177520, overlap = 185.906
PHY-3002 : Step(62): len = 175001, overlap = 175.219
PHY-3002 : Step(63): len = 174785, overlap = 172.531
PHY-3002 : Step(64): len = 173880, overlap = 179.938
PHY-3002 : Step(65): len = 173659, overlap = 179.062
PHY-3002 : Step(66): len = 172116, overlap = 177.844
PHY-3002 : Step(67): len = 171349, overlap = 172.312
PHY-3002 : Step(68): len = 169290, overlap = 165.562
PHY-3002 : Step(69): len = 168480, overlap = 163.938
PHY-3002 : Step(70): len = 167455, overlap = 167.375
PHY-3002 : Step(71): len = 164022, overlap = 166.031
PHY-3002 : Step(72): len = 162791, overlap = 167.062
PHY-3002 : Step(73): len = 161773, overlap = 168.281
PHY-3002 : Step(74): len = 160474, overlap = 169.25
PHY-3002 : Step(75): len = 160156, overlap = 168.969
PHY-3002 : Step(76): len = 158960, overlap = 172.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.79599e-06
PHY-3002 : Step(77): len = 158341, overlap = 170.125
PHY-3002 : Step(78): len = 158360, overlap = 168.844
PHY-3002 : Step(79): len = 158386, overlap = 168.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.59198e-06
PHY-3002 : Step(80): len = 161267, overlap = 161.094
PHY-3002 : Step(81): len = 161668, overlap = 160.75
PHY-3002 : Step(82): len = 166145, overlap = 150.844
PHY-3002 : Step(83): len = 167828, overlap = 147.125
PHY-3002 : Step(84): len = 169066, overlap = 137.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.9184e-05
PHY-3002 : Step(85): len = 168488, overlap = 135.719
PHY-3002 : Step(86): len = 168497, overlap = 135.25
PHY-3002 : Step(87): len = 169301, overlap = 112.844
PHY-3002 : Step(88): len = 169201, overlap = 105.219
PHY-3002 : Step(89): len = 169349, overlap = 102.781
PHY-3002 : Step(90): len = 169782, overlap = 90.75
PHY-3002 : Step(91): len = 170681, overlap = 90
PHY-3002 : Step(92): len = 169506, overlap = 90.0625
PHY-3002 : Step(93): len = 169339, overlap = 88.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.83679e-05
PHY-3002 : Step(94): len = 170495, overlap = 89.125
PHY-3002 : Step(95): len = 170765, overlap = 89.3438
PHY-3002 : Step(96): len = 171397, overlap = 88.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.67358e-05
PHY-3002 : Step(97): len = 172425, overlap = 85.3125
PHY-3002 : Step(98): len = 172676, overlap = 85.25
PHY-3002 : Step(99): len = 174250, overlap = 84.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6471 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.139876s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (67.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.51624e-05
PHY-3002 : Step(100): len = 173410, overlap = 237.344
PHY-3002 : Step(101): len = 173474, overlap = 240.438
PHY-3002 : Step(102): len = 175846, overlap = 213.781
PHY-3002 : Step(103): len = 176498, overlap = 196.062
PHY-3002 : Step(104): len = 176062, overlap = 189.438
PHY-3002 : Step(105): len = 176010, overlap = 187.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.03247e-05
PHY-3002 : Step(106): len = 175867, overlap = 181.938
PHY-3002 : Step(107): len = 175935, overlap = 182.125
PHY-3002 : Step(108): len = 176905, overlap = 177.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100649
PHY-3002 : Step(109): len = 179297, overlap = 167.031
PHY-3002 : Step(110): len = 180621, overlap = 155.625
PHY-3002 : Step(111): len = 182600, overlap = 143.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00017807
PHY-3002 : Step(112): len = 184439, overlap = 139.906
PHY-3002 : Step(113): len = 187069, overlap = 134.062
PHY-3002 : Step(114): len = 188273, overlap = 130.969
PHY-3002 : Step(115): len = 188736, overlap = 121.125
PHY-3002 : Step(116): len = 188067, overlap = 120.812
PHY-3002 : Step(117): len = 187934, overlap = 120.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000356139
PHY-3002 : Step(118): len = 189180, overlap = 114.125
PHY-3002 : Step(119): len = 190213, overlap = 110.156
PHY-3002 : Step(120): len = 190743, overlap = 107.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000638367
PHY-3002 : Step(121): len = 191661, overlap = 104.75
PHY-3002 : Step(122): len = 193879, overlap = 99.4375
PHY-3002 : Step(123): len = 195070, overlap = 96.4062
PHY-3002 : Step(124): len = 194866, overlap = 93.1875
PHY-3002 : Step(125): len = 194410, overlap = 92.7812
PHY-3002 : Step(126): len = 193326, overlap = 92.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00127673
PHY-3002 : Step(127): len = 194161, overlap = 92.125
PHY-3002 : Step(128): len = 194415, overlap = 92.4062
PHY-3002 : Step(129): len = 194448, overlap = 92.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00223362
PHY-3002 : Step(130): len = 195256, overlap = 91.5
PHY-3002 : Step(131): len = 195843, overlap = 91.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 25395, tnet num: 6471, tinst num: 5472, tnode num: 34354, tedge num: 41531.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 337.16 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6473.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 223888, over cnt = 858(2%), over = 3181, worst = 21
PHY-1001 : End global iterations;  0.376773s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (49.8%)

PHY-1001 : Congestion index: top1 = 52.91, top5 = 41.32, top10 = 34.36, top15 = 29.80.
PHY-1001 : End incremental global routing;  0.500460s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (46.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6471 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.186095s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.778971s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (46.1%)

OPT-1001 : Current memory(MB): used = 295, reserve = 261, peak = 295.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5010/6473.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 223888, over cnt = 858(2%), over = 3181, worst = 21
PHY-1002 : len = 237072, over cnt = 602(1%), over = 1683, worst = 21
PHY-1002 : len = 250536, over cnt = 225(0%), over = 422, worst = 10
PHY-1002 : len = 255832, over cnt = 26(0%), over = 41, worst = 8
PHY-1002 : len = 256216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.408338s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (53.6%)

PHY-1001 : Congestion index: top1 = 45.93, top5 = 38.24, top10 = 33.33, top15 = 30.00.
OPT-1001 : End congestion update;  0.506711s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (61.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6471 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.138789s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (67.5%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.645738s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (62.9%)

OPT-1001 : Current memory(MB): used = 299, reserve = 266, peak = 299.
OPT-1001 : End physical optimization;  2.129616s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (56.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1696 LUT to BLE ...
SYN-4008 : Packed 1696 LUT and 1025 SEQ to BLE.
SYN-4003 : Packing 1788 remaining SEQ's ...
SYN-4005 : Packed 607 SEQ with LUT/SLICE
SYN-4006 : 223 single LUT's are left
SYN-4006 : 1181 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2877/4002 primitive instances ...
PHY-3001 : End packing;  0.236575s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (85.9%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2493 instances
RUN-1001 : 1198 mslices, 1199 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 5558 nets
RUN-1001 : 3519 nets have 2 pins
RUN-1001 : 1489 nets have [3 - 5] pins
RUN-1001 : 390 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2491 instances, 2397 slices, 145 macros(869 instances: 605 mslices 264 lslices)
PHY-3001 : Cell area utilization is 30%
PHY-3001 : After packing: Len = 197533, Over = 148.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20895, tnet num: 5556, tinst num: 2491, tnode num: 27105, tedge num: 35904.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5556 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.782067s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (83.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.17379e-05
PHY-3002 : Step(132): len = 193850, overlap = 149
PHY-3002 : Step(133): len = 192416, overlap = 152.75
PHY-3002 : Step(134): len = 189129, overlap = 158
PHY-3002 : Step(135): len = 186038, overlap = 161
PHY-3002 : Step(136): len = 185084, overlap = 165
PHY-3002 : Step(137): len = 183422, overlap = 165.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34759e-05
PHY-3002 : Step(138): len = 184323, overlap = 161.75
PHY-3002 : Step(139): len = 184856, overlap = 160.25
PHY-3002 : Step(140): len = 186146, overlap = 158
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.69518e-05
PHY-3002 : Step(141): len = 189153, overlap = 149.75
PHY-3002 : Step(142): len = 190976, overlap = 147.75
PHY-3002 : Step(143): len = 195218, overlap = 135
PHY-3002 : Step(144): len = 195298, overlap = 125.75
PHY-3002 : Step(145): len = 195332, overlap = 127
PHY-3002 : Step(146): len = 194399, overlap = 124.75
PHY-3002 : Step(147): len = 193978, overlap = 125.75
PHY-3002 : Step(148): len = 194040, overlap = 117.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173904
PHY-3002 : Step(149): len = 197261, overlap = 115.25
PHY-3002 : Step(150): len = 198041, overlap = 112.25
PHY-3002 : Step(151): len = 199521, overlap = 109
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000347807
PHY-3002 : Step(152): len = 202054, overlap = 98.75
PHY-3002 : Step(153): len = 203147, overlap = 95.25
PHY-3002 : Step(154): len = 203592, overlap = 93.25
PHY-3002 : Step(155): len = 203744, overlap = 91
PHY-3002 : Step(156): len = 203815, overlap = 91.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.742519s wall, 0.093750s user + 0.171875s system = 0.265625s CPU (35.8%)

PHY-3001 : Trial Legalized: Len = 231861
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5556 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.109634s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000270063
PHY-3002 : Step(157): len = 220955, overlap = 11
PHY-3002 : Step(158): len = 211775, overlap = 28
PHY-3002 : Step(159): len = 208245, overlap = 35
PHY-3002 : Step(160): len = 206754, overlap = 37.5
PHY-3002 : Step(161): len = 205543, overlap = 44.5
PHY-3002 : Step(162): len = 205236, overlap = 46.75
PHY-3002 : Step(163): len = 204705, overlap = 47.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000540127
PHY-3002 : Step(164): len = 205264, overlap = 47.25
PHY-3002 : Step(165): len = 205608, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00095019
PHY-3002 : Step(166): len = 205771, overlap = 47
PHY-3002 : Step(167): len = 206057, overlap = 46.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007318s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 217013, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 50 instances has been re-located, deltaX = 17, deltaY = 30, maxDist = 2.
PHY-3001 : Final: Len = 217976, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20895, tnet num: 5556, tinst num: 2492, tnode num: 27105, tedge num: 35904.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 198/5558.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 251952, over cnt = 564(1%), over = 919, worst = 6
PHY-1002 : len = 256016, over cnt = 294(0%), over = 409, worst = 5
PHY-1002 : len = 259208, over cnt = 101(0%), over = 134, worst = 5
PHY-1002 : len = 260520, over cnt = 30(0%), over = 37, worst = 3
PHY-1002 : len = 261144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.654916s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (57.3%)

PHY-1001 : Congestion index: top1 = 36.66, top5 = 31.60, top10 = 28.27, top15 = 26.05.
PHY-1001 : End incremental global routing;  0.797416s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (58.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5556 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.146322s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (64.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.033202s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (59.0%)

OPT-1001 : Current memory(MB): used = 306, reserve = 273, peak = 306.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4852/5558.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 261144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026453s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 36.66, top5 = 31.60, top10 = 28.27, top15 = 26.05.
OPT-1001 : End congestion update;  0.142569s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5556 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114697s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (81.7%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.257455s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (91.0%)

OPT-1001 : Current memory(MB): used = 308, reserve = 275, peak = 308.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5556 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118011s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (66.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4852/5558.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 261144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028082s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.6%)

PHY-1001 : Congestion index: top1 = 36.66, top5 = 31.60, top10 = 28.27, top15 = 26.05.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5556 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.104342s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 36.241379
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.437448s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (72.4%)

RUN-1003 : finish command "place" in  14.593585s wall, 8.718750s user + 2.062500s system = 10.781250s CPU (73.9%)

RUN-1004 : used memory is 291 MB, reserved memory is 259 MB, peak memory is 308 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2494 instances
RUN-1001 : 1198 mslices, 1199 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 5558 nets
RUN-1001 : 3519 nets have 2 pins
RUN-1001 : 1489 nets have [3 - 5] pins
RUN-1001 : 390 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20895, tnet num: 5556, tinst num: 2492, tnode num: 27105, tedge num: 35904.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1198 mslices, 1199 lslices, 71 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5556 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 250544, over cnt = 577(1%), over = 957, worst = 7
PHY-1002 : len = 254896, over cnt = 299(0%), over = 418, worst = 6
PHY-1002 : len = 258528, over cnt = 71(0%), over = 94, worst = 4
PHY-1002 : len = 259912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.634549s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (71.4%)

PHY-1001 : Congestion index: top1 = 36.31, top5 = 31.20, top10 = 28.07, top15 = 25.91.
PHY-1001 : End global routing;  0.749055s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (75.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 342, reserve = 310, peak = 343.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 592, reserve = 565, peak = 592.
PHY-1001 : End build detailed router design. 3.491021s wall, 3.031250s user + 0.015625s system = 3.046875s CPU (87.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 91376, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 3.021442s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (75.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 91392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.420507s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (96.6%)

PHY-1001 : Current memory(MB): used = 627, reserve = 600, peak = 627.
PHY-1001 : End phase 1; 3.451877s wall, 2.671875s user + 0.015625s system = 2.687500s CPU (77.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 663720, over cnt = 126(0%), over = 126, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 628, reserve = 601, peak = 628.
PHY-1001 : End initial routed; 12.231767s wall, 8.390625s user + 0.062500s system = 8.453125s CPU (69.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4820(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.915835s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (90.4%)

PHY-1001 : Current memory(MB): used = 635, reserve = 607, peak = 635.
PHY-1001 : End phase 2; 13.147764s wall, 9.218750s user + 0.062500s system = 9.281250s CPU (70.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 663720, over cnt = 126(0%), over = 126, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.031559s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 662664, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.161026s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (67.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 662584, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.077773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 662640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.048796s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4820(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.925883s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (89.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 16 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.545762s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (103.1%)

PHY-1001 : Current memory(MB): used = 666, reserve = 640, peak = 666.
PHY-1001 : End phase 3; 1.967699s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (86.6%)

PHY-1003 : Routed, final wirelength = 662640
PHY-1001 : Current memory(MB): used = 667, reserve = 641, peak = 667.
PHY-1001 : End export database. 0.019295s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.0%)

PHY-1001 : End detail routing;  22.341669s wall, 16.828125s user + 0.109375s system = 16.937500s CPU (75.8%)

RUN-1003 : finish command "route" in  24.013950s wall, 18.015625s user + 0.156250s system = 18.171875s CPU (75.7%)

RUN-1004 : used memory is 605 MB, reserved memory is 578 MB, peak memory is 667 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     3481   out of  19600   17.76%
#reg                     2818   out of  19600   14.38%
#le                      4662
  #lut only              1844   out of   4662   39.55%
  #reg only              1181   out of   4662   25.33%
  #lut&reg               1637   out of   4662   35.11%
#dsp                        0   out of     29    0.00%
#bram                       6   out of     64    9.38%
  #bram9k                   6
  #fifo9k                   0
#bram32k                   10   out of     16   62.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/bnr/pclk                         GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      973
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      170
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      154
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                118
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                67
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    63
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      37
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      24
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |4662   |2612    |869     |2822    |16      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |553    |319     |100     |359     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |182    |120     |40      |89      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |27     |27      |0       |13      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |138    |92      |40      |59      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |17     |1       |0       |17      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |371    |199     |60      |270     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |143    |60      |18      |117     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |13     |0       |0       |13      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |20      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |20      |0       |32      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |144    |81      |18      |119     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |17     |15      |0       |17      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |21      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |26      |0       |32      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |2981   |1537    |567     |1784    |8       |0       |
|    bnr                             |isp_bnr                                    |593    |118     |63      |491     |4       |0       |
|      linebuffer                    |shift_register                             |59     |27      |16      |33      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    dpc                             |isp_dpc                                    |1957   |1105    |407     |1103    |4       |0       |
|      linebuffer                    |shift_register                             |65     |36      |16      |30      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |9      |9       |0       |3       |1       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |282    |227     |36      |158     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |282    |227     |36      |158     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |85     |71      |12      |34      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |81     |69      |12      |34      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |65     |50      |12      |39      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |20     |17      |0       |20      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |5      |3       |0       |5       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |12     |8       |0       |12      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |14     |9       |0       |14      |0       |0       |
|    u_video_driver                  |video_driver                               |149    |87      |61      |32      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |349    |256     |45      |211     |0       |0       |
|    u_sd_init                       |sd_init                                    |211    |153     |30      |107     |0       |0       |
|    u_sd_read                       |sd_read                                    |138    |103     |15      |104     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |297    |213     |72      |156     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |482    |287     |85      |308     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |482    |287     |85      |308     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |213    |118     |0       |196     |0       |0       |
|        reg_inst                    |register                                   |210    |115     |0       |193     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |269    |169     |85      |112     |0       |0       |
|        bus_inst                    |bus_top                                    |67     |40      |24      |23      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |51     |32      |18      |16      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |14     |8       |6       |5       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |111    |82      |29      |59      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3506  
    #2          2       956   
    #3          3       375   
    #4          4       158   
    #5        5-10      400   
    #6        11-50     134   
    #7       51-100      3    
    #8       101-500     2    
    #9        >500       1    
  Average     2.48            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 20895, tnet num: 5556, tinst num: 2492, tnode num: 27105, tedge num: 35904.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 5556 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/bnr/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 484c792a741660ca46cb6eb6d8e03f40f070c3f37fdc9f099ce0e0f63923d326 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2492
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5558, pip num: 47888
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 16
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2288 valid insts, and 141481 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011001000011001101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.663059s wall, 23.734375s user + 0.328125s system = 24.062500s CPU (516.0%)

RUN-1004 : used memory is 650 MB, reserved memory is 628 MB, peak memory is 813 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240704_152058.log"
