Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\pasca\Code\verbose-carnival\DE2_115_QSYS.qsys --block-symbol-file --output-directory=C:\Users\pasca\Code\verbose-carnival\DE2_115_QSYS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading verbose-carnival/DE2_115_QSYS.qsys
Progress: Reading input file
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 16.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 16.1]
Progress: Parameterizing module led
Progress: Adding mipi_pwdn_n [altera_avalon_pio 16.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 16.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_qsys [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 16.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 16.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_QSYS.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Info: DE2_115_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\pasca\Code\verbose-carnival\DE2_115_QSYS.qsys --synthesis=VERILOG --output-directory=C:\Users\pasca\Code\verbose-carnival\DE2_115_QSYS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading verbose-carnival/DE2_115_QSYS.qsys
Progress: Reading input file
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 16.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 16.1]
Progress: Parameterizing module led
Progress: Adding mipi_pwdn_n [altera_avalon_pio 16.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 16.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_qsys [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 16.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 16.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_QSYS.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Info: DE2_115_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE2_115_QSYS: Generating DE2_115_QSYS "DE2_115_QSYS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: TERASIC_AUTO_FOCUS_0: "DE2_115_QSYS" instantiated TERASIC_AUTO_FOCUS "TERASIC_AUTO_FOCUS_0"
Info: TERASIC_CAMERA_0: "DE2_115_QSYS" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info: alt_vip_itc_0: "DE2_115_QSYS" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfb_0: "DE2_115_QSYS" instantiated alt_vip_vfb "alt_vip_vfb_0"
Info: altpll_0: "DE2_115_QSYS" instantiated altpll "altpll_0"
Info: i2c_opencores_camera: "DE2_115_QSYS" instantiated i2c_opencores "i2c_opencores_camera"
Info: jtag_uart: Starting RTL generation for module 'DE2_115_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_QSYS_jtag_uart --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0009_jtag_uart_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0009_jtag_uart_gen//DE2_115_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE2_115_QSYS_jtag_uart'
Info: jtag_uart: "DE2_115_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE2_115_QSYS_key'
Info: key:   Generation command is [exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_QSYS_key --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0010_key_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0010_key_gen//DE2_115_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE2_115_QSYS_key'
Info: key: "DE2_115_QSYS" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'DE2_115_QSYS_led'
Info: led:   Generation command is [exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_QSYS_led --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0011_led_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0011_led_gen//DE2_115_QSYS_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'DE2_115_QSYS_led'
Info: led: "DE2_115_QSYS" instantiated altera_avalon_pio "led"
Info: mipi_pwdn_n: Starting RTL generation for module 'DE2_115_QSYS_mipi_pwdn_n'
Info: mipi_pwdn_n:   Generation command is [exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_QSYS_mipi_pwdn_n --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0012_mipi_pwdn_n_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0012_mipi_pwdn_n_gen//DE2_115_QSYS_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info: mipi_pwdn_n: Done RTL generation for module 'DE2_115_QSYS_mipi_pwdn_n'
Info: mipi_pwdn_n: "DE2_115_QSYS" instantiated altera_avalon_pio "mipi_pwdn_n"
Info: nios2_qsys: "DE2_115_QSYS" instantiated altera_nios2_gen2 "nios2_qsys"
Info: onchip_memory2: Starting RTL generation for module 'DE2_115_QSYS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_QSYS_onchip_memory2 --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0013_onchip_memory2_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0013_onchip_memory2_gen//DE2_115_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE2_115_QSYS_onchip_memory2'
Info: onchip_memory2: "DE2_115_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: sdram: Starting RTL generation for module 'DE2_115_QSYS_sdram'
Info: sdram:   Generation command is [exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_QSYS_sdram --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0014_sdram_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0014_sdram_gen//DE2_115_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE2_115_QSYS_sdram'
Info: sdram: "DE2_115_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sw: Starting RTL generation for module 'DE2_115_QSYS_sw'
Info: sw:   Generation command is [exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_QSYS_sw --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0015_sw_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0015_sw_gen//DE2_115_QSYS_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE2_115_QSYS_sw'
Info: sw: "DE2_115_QSYS" instantiated altera_avalon_pio "sw"
Info: sysid_qsys: "DE2_115_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'DE2_115_QSYS_timer'
Info: timer:   Generation command is [exec C:/Quartus/quartus/bin64//perl/bin/perl.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_QSYS_timer --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0017_timer_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0017_timer_gen//DE2_115_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE2_115_QSYS_timer'
Info: timer: "DE2_115_QSYS" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE2_115_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE2_115_QSYS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE2_115_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "DE2_115_QSYS" instantiated altera_reset_controller "rst_controller"
Info: vfb_writer_packet_write_address_au_l_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxbin2 "vfb_writer_packet_write_address_au_l_muxinst"
Info: vfb_writer_packet_write_address_au: "alt_vip_vfb_0" instantiated alt_au "vfb_writer_packet_write_address_au"
Info: vfb_writer_overflow_flag_reg: "alt_vip_vfb_0" instantiated alt_reg "vfb_writer_overflow_flag_reg"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: vfb_writer_length_counter_au_enable_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxhot16 "vfb_writer_length_counter_au_enable_muxinst"
Info: din: "alt_vip_vfb_0" instantiated alt_avalon_st_input "din"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: dout: "alt_vip_vfb_0" instantiated alt_avalon_st_output "dout"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: read_master: "alt_vip_vfb_0" instantiated alt_avalon_mm_bursting_master_fifo "read_master"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: read_master_pull: "alt_vip_vfb_0" instantiated alt_cusp_pulling_width_adapter "read_master_pull"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: write_master_push: "alt_vip_vfb_0" instantiated alt_cusp_pushing_width_adapter "write_master_push"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: pc0: "alt_vip_vfb_0" instantiated alt_pc "pc0"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: fu_id_4773_line325_93: "alt_vip_vfb_0" instantiated alt_cmp "fu_id_4773_line325_93"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: clocksource: "alt_vip_vfb_0" instantiated alt_cusp_testbench_clock "clocksource"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/alt_cusp161_package.vhd
Info: cpu: Starting RTL generation for module 'DE2_115_QSYS_nios2_qsys_cpu'
Info: cpu:   Generation command is [exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_QSYS_nios2_qsys_cpu --dir=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0020_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/pasca/AppData/Local/Temp/alt7296_9156282794730624172.dir/0020_cpu_gen//DE2_115_QSYS_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.05.10 12:47:22 (*) Starting Nios II generation
Info: cpu: # 2017.05.10 12:47:22 (*)   Checking for plaintext license.
Info: cpu: # 2017.05.10 12:47:23 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/
Info: cpu: # 2017.05.10 12:47:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.05.10 12:47:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.05.10 12:47:23 (*)   Plaintext license not found.
Info: cpu: # 2017.05.10 12:47:23 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.05.10 12:47:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.05.10 12:47:23 (*)   Creating all objects for CPU
Info: cpu: # 2017.05.10 12:47:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.05.10 12:47:24 (*)   Creating plain-text RTL
Info: cpu: # 2017.05.10 12:47:25 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_QSYS_nios2_qsys_cpu'
Info: cpu: "nios2_qsys" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: sdram_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/pasca/Code/verbose-carnival/DE2_115_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DE2_115_QSYS: Done "DE2_115_QSYS" with 61 modules, 131 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
