// Seed: 1060022615
module module_0 (
    input tri1 id_0
);
  id_2 :
  assert property (@id_3(-1'b0)) begin : LABEL_0
    id_2 <= -1;
  end
  assign module_1.id_2 = 0;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  tri   id_4,
    output tri0  id_5
);
  assign id_5 = ~-1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5
  );
endmodule
