m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/cflux/Documents/Code/VHDL/T_FlipFlop/t_flipflop/simulation/modelsim
Et_ff
Z1 w1720124469
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8/home/cflux/Documents/Code/VHDL/T_FlipFlop/t_flipflop/tff.vhd
Z5 F/home/cflux/Documents/Code/VHDL/T_FlipFlop/t_flipflop/tff.vhd
l0
L4 1
V1cL]@bUzVi=cD9cEH9n9D2
!s100 c]lCThJ>0V6CG8nU6fCEi1
Z6 OV;C;2020.1;71
33
Z7 !s110 1720129265
!i10b 1
Z8 !s108 1720129264.000000
Z9 !s90 -reportprogress|300|-2008|-work|work|/home/cflux/Documents/Code/VHDL/T_FlipFlop/t_flipflop/tff.vhd|
!s107 /home/cflux/Documents/Code/VHDL/T_FlipFlop/t_flipflop/tff.vhd|
!i113 1
Z10 o-2008 -work work
Z11 tExplicit 1 CvgOpt 0
Atoggle
R2
R3
DEx4 work 4 t_ff 0 22 1cL]@bUzVi=cD9cEH9n9D2
!i122 0
l19
L15 19
VLW_;DhA;c=H;[OOGiP2`X2
!s100 ?nG@DJ]a1@JVHg:<;9RYZ0
R6
33
R7
!i10b 1
R8
R9
Z12 !s107 /home/cflux/Documents/Code/VHDL/T_FlipFlop/t_flipflop/tff.vhd|
!i113 1
R10
R11
