{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506522527575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506522527576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 11:28:47 2017 " "Processing started: Wed Sep 27 11:28:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506522527576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522527576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pi_II -c pi_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off pi_II -c pi_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522527576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506522527871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506522527871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pi_II.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pi_II.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pi_II-interface " "Found design unit 1: pi_II-interface" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538563 ""} { "Info" "ISGN_ENTITY_NAME" "1 pi_II " "Found entity 1: pi_II" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file translate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translate-letterTo7Bits " "Found design unit 1: translate-letterTo7Bits" {  } { { "translate.vhd" "" { Text "/home/rgnagel/pi_II/project/translate.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538564 ""} { "Info" "ISGN_ENTITY_NAME" "1 translate " "Found entity 1: translate" {  } { { "translate.vhd" "" { Text "/home/rgnagel/pi_II/project/translate.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_async.vhd 0 0 " "Found 0 design units, including 0 entities, in source file shift_register_async.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_shift_register_asynchronous_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_shift_register_asynchronous_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_shift_register_asynchronous_reset-rtl " "Found design unit 1: basic_shift_register_asynchronous_reset-rtl" {  } { { "basic_shift_register_asynchronous_reset.vhd" "" { Text "/home/rgnagel/pi_II/project/basic_shift_register_asynchronous_reset.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538565 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_shift_register_asynchronous_reset " "Found entity 1: basic_shift_register_asynchronous_reset" {  } { { "basic_shift_register_asynchronous_reset.vhd" "" { Text "/home/rgnagel/pi_II/project/basic_shift_register_asynchronous_reset.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translate_letter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file translate_letter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_divider-Behavioral " "Found design unit 1: freq_divider-Behavioral" {  } { { "freq_divider.vhd" "" { Text "/home/rgnagel/pi_II/project/freq_divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538566 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.vhd" "" { Text "/home/rgnagel/pi_II/project/freq_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setDisplaysText.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setDisplaysText.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setDisplaysText-set " "Found design unit 1: setDisplaysText-set" {  } { { "setDisplaysText.vhd" "" { Text "/home/rgnagel/pi_II/project/setDisplaysText.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538566 ""} { "Info" "ISGN_ENTITY_NAME" "1 setDisplaysText " "Found entity 1: setDisplaysText" {  } { { "setDisplaysText.vhd" "" { Text "/home/rgnagel/pi_II/project/setDisplaysText.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sendTrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sendTrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sendTrigger-Behavioral " "Found design unit 1: sendTrigger-Behavioral" {  } { { "sendTrigger.vhd" "" { Text "/home/rgnagel/pi_II/project/sendTrigger.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538567 ""} { "Info" "ISGN_ENTITY_NAME" "1 sendTrigger " "Found entity 1: sendTrigger" {  } { { "sendTrigger.vhd" "" { Text "/home/rgnagel/pi_II/project/sendTrigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506522538567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pi_II " "Elaborating entity \"pi_II\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506522538624 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset pi_II.vhd(47) " "VHDL Signal Declaration warning at pi_II.vhd(47): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1506522538627 "|pi_II"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "KEY pi_II.vhd(81) " "VHDL warning at pi_II.vhd(81): sensitivity list already contains KEY" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 81 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538627 "|pi_II"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EX_IO\[5..0\] pi_II.vhd(12) " "Using initial value X (don't care) for net \"EX_IO\[5..0\]\" at pi_II.vhd(12)" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538627 "|pi_II"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16..0\] pi_II.vhd(14) " "Using initial value X (don't care) for net \"LEDR\[16..0\]\" at pi_II.vhd(14)" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522538627 "|pi_II"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:uut " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:uut\"" {  } { { "pi_II.vhd" "uut" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506522538628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setDisplaysText setDisplaysText:displays " "Elaborating entity \"setDisplaysText\" for hierarchy \"setDisplaysText:displays\"" {  } { { "pi_II.vhd" "displays" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506522538629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendTrigger sendTrigger:st " "Elaborating entity \"sendTrigger\" for hierarchy \"sendTrigger:st\"" {  } { { "pi_II.vhd" "st" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506522538633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EX_IO\[0\] GND " "Pin \"EX_IO\[0\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|EX_IO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX_IO\[1\] GND " "Pin \"EX_IO\[1\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|EX_IO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX_IO\[2\] GND " "Pin \"EX_IO\[2\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|EX_IO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX_IO\[3\] GND " "Pin \"EX_IO\[3\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|EX_IO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX_IO\[4\] GND " "Pin \"EX_IO\[4\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|EX_IO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX_IO\[5\] GND " "Pin \"EX_IO\[5\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|EX_IO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX_IO\[6\] GND " "Pin \"EX_IO\[6\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|EX_IO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506522539325 "|pi_II|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1506522539325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506522539377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1506522540437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506522540588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506522540588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506522540645 "|pi_II|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "pi_II.vhd" "" { Text "/home/rgnagel/pi_II/project/pi_II.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506522540645 "|pi_II|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1506522540645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "470 " "Implemented 470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506522540645 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506522540645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506522540645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506522540645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506522540651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 11:29:00 2017 " "Processing ended: Wed Sep 27 11:29:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506522540651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506522540651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506522540651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506522540651 ""}
