\hypertarget{mpu__armv8_8h_source}{}\doxysection{mpu\+\_\+armv8.\+h}
\label{mpu__armv8_8h_source}\index{SDK/CMSIS/mpu\_armv8.h@{SDK/CMSIS/mpu\_armv8.h}}
\mbox{\hyperlink{mpu__armv8_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/******************************************************************************}}
\DoxyCodeLine{2 \textcolor{comment}{ * @file     mpu\_armv8.h}}
\DoxyCodeLine{3 \textcolor{comment}{ * @brief    CMSIS MPU API for Armv8-\/M MPU}}
\DoxyCodeLine{4 \textcolor{comment}{ * @version  V5.0.4}}
\DoxyCodeLine{5 \textcolor{comment}{ * @date     10. January 2018}}
\DoxyCodeLine{6 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2017-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{26 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{  \#pragma clang system\_header    }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef ARM\_MPU\_ARMV8\_H}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define ARM\_MPU\_ARMV8\_H}}
\DoxyCodeLine{33 }
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define ARM\_MPU\_ATTR\_DEVICE                           ( 0U )}}
\DoxyCodeLine{36 }
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define ARM\_MPU\_ATTR\_NON\_CACHEABLE                    ( 4U )}}
\DoxyCodeLine{39 }
\DoxyCodeLine{46 \textcolor{preprocessor}{\#define ARM\_MPU\_ATTR\_MEMORY\_(NT, WB, RA, WA) \(\backslash\)}}
\DoxyCodeLine{47 \textcolor{preprocessor}{  (((NT \& 1U) << 3U) | ((WB \& 1U) << 2U) | ((RA \& 1U) << 1U) | (WA \& 1U))}}
\DoxyCodeLine{48 }
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define ARM\_MPU\_ATTR\_DEVICE\_nGnRnE (0U)}}
\DoxyCodeLine{51 }
\DoxyCodeLine{53 \textcolor{preprocessor}{\#define ARM\_MPU\_ATTR\_DEVICE\_nGnRE  (1U)}}
\DoxyCodeLine{54 }
\DoxyCodeLine{56 \textcolor{preprocessor}{\#define ARM\_MPU\_ATTR\_DEVICE\_nGRE   (2U)}}
\DoxyCodeLine{57 }
\DoxyCodeLine{59 \textcolor{preprocessor}{\#define ARM\_MPU\_ATTR\_DEVICE\_GRE    (3U)}}
\DoxyCodeLine{60 }
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define ARM\_MPU\_ATTR(O, I) (((O \& 0xFU) << 4U) | (((O \& 0xFU) != 0U) ? (I \& 0xFU) : ((I \& 0x3U) << 2U)))}}
\DoxyCodeLine{66 }
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define ARM\_MPU\_SH\_NON   (0U)}}
\DoxyCodeLine{69 }
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define ARM\_MPU\_SH\_OUTER (2U)}}
\DoxyCodeLine{72 }
\DoxyCodeLine{74 \textcolor{preprocessor}{\#define ARM\_MPU\_SH\_INNER (3U)}}
\DoxyCodeLine{75 }
\DoxyCodeLine{80 \textcolor{preprocessor}{\#define ARM\_MPU\_AP\_(RO, NP) (((RO \& 1U) << 1U) | (NP \& 1U))}}
\DoxyCodeLine{81 }
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define ARM\_MPU\_RBAR(BASE, SH, RO, NP, XN) \(\backslash\)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{  ((BASE \& MPU\_RBAR\_BASE\_Pos) | \(\backslash\)}}
\DoxyCodeLine{91 \textcolor{preprocessor}{  ((SH << MPU\_RBAR\_SH\_Pos) \& MPU\_RBAR\_SH\_Msk) | \(\backslash\)}}
\DoxyCodeLine{92 \textcolor{preprocessor}{  ((ARM\_MPU\_AP\_(RO, NP) << MPU\_RBAR\_AP\_Pos) \& MPU\_RBAR\_AP\_Msk) | \(\backslash\)}}
\DoxyCodeLine{93 \textcolor{preprocessor}{  ((XN << MPU\_RBAR\_XN\_Pos) \& MPU\_RBAR\_XN\_Msk))}}
\DoxyCodeLine{94 }
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define ARM\_MPU\_RLAR(LIMIT, IDX) \(\backslash\)}}
\DoxyCodeLine{100 \textcolor{preprocessor}{  ((LIMIT \& MPU\_RLAR\_LIMIT\_Msk) | \(\backslash\)}}
\DoxyCodeLine{101 \textcolor{preprocessor}{  ((IDX << MPU\_RLAR\_AttrIndx\_Pos) \& MPU\_RLAR\_AttrIndx\_Msk) | \(\backslash\)}}
\DoxyCodeLine{102 \textcolor{preprocessor}{  (MPU\_RLAR\_EN\_Msk))}}
\DoxyCodeLine{103 }
\DoxyCodeLine{107 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{108   uint32\_t RBAR;                   }
\DoxyCodeLine{109   uint32\_t \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t_ae9f3dcae5bc76cea6379c01975cc335b}{RLAR}};                   }
\DoxyCodeLine{110 \} \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\_MPU\_Region\_t}};}
\DoxyCodeLine{111     }
\DoxyCodeLine{115 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_a5a3f40314553baccdeea551f86d9a997}{ARM\_MPU\_Enable}}(uint32\_t MPU\_Control)}
\DoxyCodeLine{116 \{}
\DoxyCodeLine{117   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{118   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{119   MPU-\/>CTRL = MPU\_Control | MPU\_CTRL\_ENABLE\_Msk;}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#ifdef SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\DoxyCodeLine{121   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHCSR |= \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}{SCB\_SHCSR\_MEMFAULTENA\_Msk}};}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{123 \}}
\DoxyCodeLine{124 }
\DoxyCodeLine{127 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_a61814eba4652a0fdfb76bbe222086327}{ARM\_MPU\_Disable}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{128 \{}
\DoxyCodeLine{129   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{130   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#ifdef SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\DoxyCodeLine{132   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHCSR \&= \string~SCB\_SHCSR\_MEMFAULTENA\_Msk;}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{134   MPU-\/>CTRL  \&= \string~MPU\_CTRL\_ENABLE\_Msk;}
\DoxyCodeLine{135 \}}
\DoxyCodeLine{136 }
\DoxyCodeLine{137 \textcolor{preprocessor}{\#ifdef MPU\_NS}}
\DoxyCodeLine{141 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} ARM\_MPU\_Enable\_NS(uint32\_t MPU\_Control)}
\DoxyCodeLine{142 \{}
\DoxyCodeLine{143   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{144   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{145   MPU\_NS-\/>CTRL = MPU\_Control | MPU\_CTRL\_ENABLE\_Msk;}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#ifdef SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\DoxyCodeLine{147   SCB\_NS-\/>SHCSR |= \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}{SCB\_SHCSR\_MEMFAULTENA\_Msk}};}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{149 \}}
\DoxyCodeLine{150 }
\DoxyCodeLine{153 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} ARM\_MPU\_Disable\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{154 \{}
\DoxyCodeLine{155   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{156   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#ifdef SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\DoxyCodeLine{158   SCB\_NS-\/>SHCSR \&= \string~SCB\_SHCSR\_MEMFAULTENA\_Msk;}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{160   MPU\_NS-\/>CTRL  \&= \string~MPU\_CTRL\_ENABLE\_Msk;}
\DoxyCodeLine{161 \}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{163 }
\DoxyCodeLine{169 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_a1799413f08a157d636a1491371c15ce2}{ARM\_MPU\_SetMemAttrEx}}(MPU\_Type* mpu, uint8\_t idx, uint8\_t attr)}
\DoxyCodeLine{170 \{}
\DoxyCodeLine{171   \textcolor{keyword}{const} uint8\_t reg = idx / 4U;}
\DoxyCodeLine{172   \textcolor{keyword}{const} uint32\_t pos = ((idx \% 4U) * 8U);}
\DoxyCodeLine{173   \textcolor{keyword}{const} uint32\_t mask = 0xFFU << pos;}
\DoxyCodeLine{174   }
\DoxyCodeLine{175   \textcolor{keywordflow}{if} (reg >= (\textcolor{keyword}{sizeof}(mpu-\/>MAIR) / \textcolor{keyword}{sizeof}(mpu-\/>MAIR[0]))) \{}
\DoxyCodeLine{176     \textcolor{keywordflow}{return}; \textcolor{comment}{// invalid index}}
\DoxyCodeLine{177   \}}
\DoxyCodeLine{178   }
\DoxyCodeLine{179   mpu-\/>MAIR[reg] = ((mpu-\/>MAIR[reg] \& \string~mask) | ((attr << pos) \& mask));}
\DoxyCodeLine{180 \}}
\DoxyCodeLine{181 }
\DoxyCodeLine{186 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_ab5b3c0a53d19c09a5550f1d9071ae65c}{ARM\_MPU\_SetMemAttr}}(uint8\_t idx, uint8\_t attr)}
\DoxyCodeLine{187 \{}
\DoxyCodeLine{188   \mbox{\hyperlink{mpu__armv8_8h_a1799413f08a157d636a1491371c15ce2}{ARM\_MPU\_SetMemAttrEx}}(MPU, idx, attr);}
\DoxyCodeLine{189 \}}
\DoxyCodeLine{190 }
\DoxyCodeLine{191 \textcolor{preprocessor}{\#ifdef MPU\_NS}}
\DoxyCodeLine{196 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} ARM\_MPU\_SetMemAttr\_NS(uint8\_t idx, uint8\_t attr)}
\DoxyCodeLine{197 \{}
\DoxyCodeLine{198   \mbox{\hyperlink{mpu__armv8_8h_a1799413f08a157d636a1491371c15ce2}{ARM\_MPU\_SetMemAttrEx}}(MPU\_NS, idx, attr);}
\DoxyCodeLine{199 \}}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{201 }
\DoxyCodeLine{206 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_a01fa1151c9ec0ba5de76f908c0999316}{ARM\_MPU\_ClrRegionEx}}(MPU\_Type* mpu, uint32\_t rnr)}
\DoxyCodeLine{207 \{}
\DoxyCodeLine{208   mpu-\/>RNR = rnr;}
\DoxyCodeLine{209   mpu-\/>RLAR = 0U;}
\DoxyCodeLine{210 \}}
\DoxyCodeLine{211 }
\DoxyCodeLine{215 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_a9dcb0afddf4ac351f33f3c7a5169c62c}{ARM\_MPU\_ClrRegion}}(uint32\_t rnr)}
\DoxyCodeLine{216 \{}
\DoxyCodeLine{217   \mbox{\hyperlink{mpu__armv8_8h_a01fa1151c9ec0ba5de76f908c0999316}{ARM\_MPU\_ClrRegionEx}}(MPU, rnr);}
\DoxyCodeLine{218 \}}
\DoxyCodeLine{219 }
\DoxyCodeLine{220 \textcolor{preprocessor}{\#ifdef MPU\_NS}}
\DoxyCodeLine{224 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} ARM\_MPU\_ClrRegion\_NS(uint32\_t rnr)}
\DoxyCodeLine{225 \{  }
\DoxyCodeLine{226   \mbox{\hyperlink{mpu__armv8_8h_a01fa1151c9ec0ba5de76f908c0999316}{ARM\_MPU\_ClrRegionEx}}(MPU\_NS, rnr);}
\DoxyCodeLine{227 \}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{229 }
\DoxyCodeLine{236 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_a3d50ba8546252bea959e45c8fdf16993}{ARM\_MPU\_SetRegionEx}}(MPU\_Type* mpu, uint32\_t rnr, uint32\_t rbar, uint32\_t rlar)}
\DoxyCodeLine{237 \{}
\DoxyCodeLine{238   mpu-\/>RNR = rnr;}
\DoxyCodeLine{239   mpu-\/>RBAR = rbar;}
\DoxyCodeLine{240   mpu-\/>RLAR = rlar;}
\DoxyCodeLine{241 \}}
\DoxyCodeLine{242 }
\DoxyCodeLine{248 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_a6d7f220015c070c0e469948c1775ee3d}{ARM\_MPU\_SetRegion}}(uint32\_t rnr, uint32\_t rbar, uint32\_t rlar)}
\DoxyCodeLine{249 \{}
\DoxyCodeLine{250   \mbox{\hyperlink{mpu__armv8_8h_a3d50ba8546252bea959e45c8fdf16993}{ARM\_MPU\_SetRegionEx}}(MPU, rnr, rbar, rlar);}
\DoxyCodeLine{251 \}}
\DoxyCodeLine{252 }
\DoxyCodeLine{253 \textcolor{preprocessor}{\#ifdef MPU\_NS}}
\DoxyCodeLine{259 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} ARM\_MPU\_SetRegion\_NS(uint32\_t rnr, uint32\_t rbar, uint32\_t rlar)}
\DoxyCodeLine{260 \{}
\DoxyCodeLine{261   \mbox{\hyperlink{mpu__armv8_8h_a3d50ba8546252bea959e45c8fdf16993}{ARM\_MPU\_SetRegionEx}}(MPU\_NS, rnr, rbar, rlar);  }
\DoxyCodeLine{262 \}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{264 }
\DoxyCodeLine{270 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_a71ca7368cfeccb262823726de9985aa2}{orderedCpy}}(\textcolor{keyword}{volatile} uint32\_t* dst, \textcolor{keyword}{const} uint32\_t* \mbox{\hyperlink{cmsis__armcc_8h_a378ac21329d33f561f90265eef89f564}{\_\_RESTRICT}} src, uint32\_t len)}
\DoxyCodeLine{271 \{}
\DoxyCodeLine{272   uint32\_t i;}
\DoxyCodeLine{273   \textcolor{keywordflow}{for} (i = 0U; i < len; ++i) }
\DoxyCodeLine{274   \{}
\DoxyCodeLine{275     dst[i] = src[i];}
\DoxyCodeLine{276   \}}
\DoxyCodeLine{277 \}}
\DoxyCodeLine{278 }
\DoxyCodeLine{285 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_ab6094419f2abd678f1f3b121cd115049}{ARM\_MPU\_LoadEx}}(MPU\_Type* mpu, uint32\_t rnr, \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\_MPU\_Region\_t}} \textcolor{keyword}{const}* table, uint32\_t cnt) }
\DoxyCodeLine{286 \{}
\DoxyCodeLine{287   \textcolor{keyword}{const} uint32\_t rowWordSize = \textcolor{keyword}{sizeof}(\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\_MPU\_Region\_t}})/4U;}
\DoxyCodeLine{288   \textcolor{keywordflow}{if} (cnt == 1U) \{}
\DoxyCodeLine{289     mpu-\/>RNR = rnr;}
\DoxyCodeLine{290     \mbox{\hyperlink{mpu__armv8_8h_a71ca7368cfeccb262823726de9985aa2}{orderedCpy}}(\&(mpu-\/>RBAR), \&(table-\/>\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t_a0b30f076910cb037e031563046dd5e10}{RBAR}}), rowWordSize);}
\DoxyCodeLine{291   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{292     uint32\_t rnrBase   = rnr \& \string~(MPU\_TYPE\_RALIASES-\/1U);}
\DoxyCodeLine{293     uint32\_t rnrOffset = rnr \% MPU\_TYPE\_RALIASES;}
\DoxyCodeLine{294     }
\DoxyCodeLine{295     mpu-\/>RNR = rnrBase;}
\DoxyCodeLine{296     \textcolor{keywordflow}{while} ((rnrOffset + cnt) > MPU\_TYPE\_RALIASES) \{}
\DoxyCodeLine{297       uint32\_t c = MPU\_TYPE\_RALIASES -\/ rnrOffset;}
\DoxyCodeLine{298       \mbox{\hyperlink{mpu__armv8_8h_a71ca7368cfeccb262823726de9985aa2}{orderedCpy}}(\&(mpu-\/>RBAR)+(rnrOffset*2U), \&(table-\/>\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t_a0b30f076910cb037e031563046dd5e10}{RBAR}}), c*rowWordSize);}
\DoxyCodeLine{299       table += c;}
\DoxyCodeLine{300       cnt -\/= c;}
\DoxyCodeLine{301       rnrOffset = 0U;}
\DoxyCodeLine{302       rnrBase += MPU\_TYPE\_RALIASES;}
\DoxyCodeLine{303       mpu-\/>RNR = rnrBase;}
\DoxyCodeLine{304     \}}
\DoxyCodeLine{305     }
\DoxyCodeLine{306     \mbox{\hyperlink{mpu__armv8_8h_a71ca7368cfeccb262823726de9985aa2}{orderedCpy}}(\&(mpu-\/>RBAR)+(rnrOffset*2U), \&(table-\/>\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t_a0b30f076910cb037e031563046dd5e10}{RBAR}}), cnt*rowWordSize);}
\DoxyCodeLine{307   \}}
\DoxyCodeLine{308 \}}
\DoxyCodeLine{309 }
\DoxyCodeLine{315 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{mpu__armv8_8h_aca76614e3091c7324aa9d60e634621bf}{ARM\_MPU\_Load}}(uint32\_t rnr, \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\_MPU\_Region\_t}} \textcolor{keyword}{const}* table, uint32\_t cnt) }
\DoxyCodeLine{316 \{}
\DoxyCodeLine{317   \mbox{\hyperlink{mpu__armv8_8h_ab6094419f2abd678f1f3b121cd115049}{ARM\_MPU\_LoadEx}}(MPU, rnr, table, cnt);}
\DoxyCodeLine{318 \}}
\DoxyCodeLine{319 }
\DoxyCodeLine{320 \textcolor{preprocessor}{\#ifdef MPU\_NS}}
\DoxyCodeLine{326 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} ARM\_MPU\_Load\_NS(uint32\_t rnr, \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\_MPU\_Region\_t}} \textcolor{keyword}{const}* table, uint32\_t cnt) }
\DoxyCodeLine{327 \{}
\DoxyCodeLine{328   \mbox{\hyperlink{mpu__armv8_8h_ab6094419f2abd678f1f3b121cd115049}{ARM\_MPU\_LoadEx}}(MPU\_NS, rnr, table, cnt);}
\DoxyCodeLine{329 \}}
\DoxyCodeLine{330 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{331 }
\DoxyCodeLine{332 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{333 }

\end{DoxyCode}
