<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\Testing_VHDL_Code\impl\gwsynthesis\Testing_VHDL_Code.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\Testing_VHDL_Code\src\Testing_VHDL_Code.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9QN88C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec  9 12:01:33 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>462</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>263</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>132</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>53</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>spi_master_inst/sclk_sig</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">118.061(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>spi_master_inst/sclk_sig</td>
<td>50.000(MHz)</td>
<td>103.288(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>-6.171</td>
<td>31</td>
</tr>
<tr>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/sclk_sig</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/sclk_sig</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.768</td>
<td>ethercat_sm_inst/spi_address_8_s0/Q</td>
<td>spi_master_inst/mosi_sig_s1/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>7.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.197</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/test_sig_s0/CE</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>7.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.998</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/state_0_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>6.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.882</td>
<td>ethercat_sm_inst/spi_address_8_s0/Q</td>
<td>spi_master_inst/test_sig_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>6.378</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.741</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/state_3_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>6.237</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.710</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/bit_cnt_2_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>6.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.576</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/bit_cnt_0_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>6.072</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.576</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/state_1_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>6.072</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.528</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/bit_cnt_1_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>6.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.442</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/state_4_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>5.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.029</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/state_2_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>5.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.022</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/bit_cnt_3_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>5.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.022</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/bit_cnt_4_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>5.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.846</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_1_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.846</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_2_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.846</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_3_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.846</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_4_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.846</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_5_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.819</td>
<td>ethercat_sm_inst/spi_address_15_s0/Q</td>
<td>spi_master_inst/state_5_s1/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.926</td>
<td>5.315</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.771</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_6_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.772</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.771</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_7_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.772</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.771</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_8_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.772</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.771</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_9_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.772</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.771</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_10_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.772</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.771</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_11_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.926</td>
<td>3.772</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.669</td>
<td>spi_master_inst/n83_s3/I0</td>
<td>spi_master_inst/sclk_sig_s2/D</td>
<td>spi_master_inst/sclk_sig:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.014</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>ethercat_sm_inst/counter_0_s1/Q</td>
<td>ethercat_sm_inst/counter_0_s1/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>spi_master_inst/counter_5_s0/Q</td>
<td>spi_master_inst/counter_5_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>spi_master_inst/bit_cnt_5_s2/Q</td>
<td>spi_master_inst/bit_cnt_5_s2/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>spi_master_inst/counter_2_s0/Q</td>
<td>spi_master_inst/counter_2_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>spi_master_inst/counter_4_s0/Q</td>
<td>spi_master_inst/counter_4_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>spi_master_inst/counter_7_s0/Q</td>
<td>spi_master_inst/counter_7_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.711</td>
<td>spi_master_inst/bit_cnt_4_s2/Q</td>
<td>spi_master_inst/bit_cnt_4_s2/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>9</td>
<td>0.712</td>
<td>spi_master_inst/bit_cnt_2_s2/Q</td>
<td>spi_master_inst/bit_cnt_2_s2/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>10</td>
<td>0.715</td>
<td>spi_master_inst/bit_cnt_0_s2/Q</td>
<td>spi_master_inst/bit_cnt_0_s2/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>11</td>
<td>0.716</td>
<td>spi_master_inst/state_0_s0/Q</td>
<td>spi_master_inst/state_0_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_8_s0/Q</td>
<td>spi_master_inst/stop_counter_8_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_12_s0/Q</td>
<td>spi_master_inst/stop_counter_12_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_14_s0/Q</td>
<td>spi_master_inst/stop_counter_14_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_18_s0/Q</td>
<td>spi_master_inst/stop_counter_18_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_20_s0/Q</td>
<td>spi_master_inst/stop_counter_20_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_24_s0/Q</td>
<td>spi_master_inst/stop_counter_24_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_26_s0/Q</td>
<td>spi_master_inst/stop_counter_26_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_30_s0/Q</td>
<td>spi_master_inst/stop_counter_30_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_2_s0/Q</td>
<td>ethercat_sm_inst/counter_2_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_6_s0/Q</td>
<td>ethercat_sm_inst/counter_6_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_8_s0/Q</td>
<td>ethercat_sm_inst/counter_8_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_12_s0/Q</td>
<td>ethercat_sm_inst/counter_12_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_14_s0/Q</td>
<td>ethercat_sm_inst/counter_14_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_18_s0/Q</td>
<td>ethercat_sm_inst/counter_18_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.532</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_4_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.425</td>
</tr>
<tr>
<td>2</td>
<td>5.532</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_5_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.425</td>
</tr>
<tr>
<td>3</td>
<td>5.535</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_2_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.422</td>
</tr>
<tr>
<td>4</td>
<td>5.535</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_3_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.422</td>
</tr>
<tr>
<td>5</td>
<td>5.535</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_6_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.422</td>
</tr>
<tr>
<td>6</td>
<td>6.021</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_1_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.936</td>
</tr>
<tr>
<td>7</td>
<td>6.021</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_7_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.936</td>
</tr>
<tr>
<td>8</td>
<td>6.030</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/sclk_sig_s2/PRESET</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.927</td>
</tr>
<tr>
<td>9</td>
<td>6.030</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_0_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.927</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.179</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/sclk_sig_s2/PRESET</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.191</td>
</tr>
<tr>
<td>2</td>
<td>1.179</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_0_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.191</td>
</tr>
<tr>
<td>3</td>
<td>1.186</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_1_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.199</td>
</tr>
<tr>
<td>4</td>
<td>1.186</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_7_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.199</td>
</tr>
<tr>
<td>5</td>
<td>1.385</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_2_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.398</td>
</tr>
<tr>
<td>6</td>
<td>1.385</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_3_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.398</td>
</tr>
<tr>
<td>7</td>
<td>1.385</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_6_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.398</td>
</tr>
<tr>
<td>8</td>
<td>1.454</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_4_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.466</td>
</tr>
<tr>
<td>9</td>
<td>1.454</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_5_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.466</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_15_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_16_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/mosi_sig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>ethercat_sm_inst/spi_address_8_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_8_s0/Q</td>
</tr>
<tr>
<td>11.849</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>spi_master_inst/n815_s10/I0</td>
</tr>
<tr>
<td>12.671</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n815_s10/F</td>
</tr>
<tr>
<td>12.677</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>spi_master_inst/n815_s9/I0</td>
</tr>
<tr>
<td>13.776</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n815_s9/F</td>
</tr>
<tr>
<td>13.781</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][B]</td>
<td>spi_master_inst/n815_s8/I2</td>
</tr>
<tr>
<td>14.603</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n815_s8/F</td>
</tr>
<tr>
<td>16.706</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">spi_master_inst/mosi_sig_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[A]</td>
<td>spi_master_inst/mosi_sig_s1/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/mosi_sig_s1</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[A]</td>
<td>spi_master_inst/mosi_sig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 37.763%; route: 4.062, 55.928%; tC2Q: 0.458, 6.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/test_sig_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>11.050</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[3][B]</td>
<td>spi_master_inst/n1141_s2/I0</td>
</tr>
<tr>
<td>12.082</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n1141_s2/F</td>
</tr>
<tr>
<td>13.371</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][A]</td>
<td>spi_master_inst/n1141_s1/I0</td>
</tr>
<tr>
<td>13.997</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n1141_s1/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>spi_master_inst/n1141_s0/I0</td>
</tr>
<tr>
<td>15.289</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n1141_s0/F</td>
</tr>
<tr>
<td>16.491</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">spi_master_inst/test_sig_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[A]</td>
<td>spi_master_inst/test_sig_s0/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/test_sig_s0</td>
</tr>
<tr>
<td>12.295</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>spi_master_inst/test_sig_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 34.897%; route: 4.131, 58.601%; tC2Q: 0.458, 6.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>13.800</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][B]</td>
<td>spi_master_inst/n811_s14/I0</td>
</tr>
<tr>
<td>14.899</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n811_s14/F</td>
</tr>
<tr>
<td>14.904</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>spi_master_inst/n811_s12/I2</td>
</tr>
<tr>
<td>15.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n811_s12/F</td>
</tr>
<tr>
<td>15.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>spi_master_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_0_s0</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>spi_master_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 59.377%; route: 2.180, 33.566%; tC2Q: 0.458, 7.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/test_sig_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>ethercat_sm_inst/spi_address_8_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_8_s0/Q</td>
</tr>
<tr>
<td>11.376</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C6[1][B]</td>
<td>spi_master_inst/n705_s0/I0</td>
</tr>
<tr>
<td>12.370</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n705_s0/SUM</td>
</tr>
<tr>
<td>12.789</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[3][A]</td>
<td>spi_master_inst/data_in_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>13.888</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C6[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/data_in_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>15.820</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">spi_master_inst/test_sig_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[A]</td>
<td>spi_master_inst/test_sig_s0/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/test_sig_s0</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>spi_master_inst/test_sig_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 32.815%; route: 3.827, 59.999%; tC2Q: 0.458, 7.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.872</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>spi_master_inst/n795_s14/I0</td>
</tr>
<tr>
<td>12.904</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n795_s14/F</td>
</tr>
<tr>
<td>12.925</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[2][A]</td>
<td>spi_master_inst/n808_s15/I3</td>
</tr>
<tr>
<td>14.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n808_s15/F</td>
</tr>
<tr>
<td>14.030</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td>spi_master_inst/n808_s13/I3</td>
</tr>
<tr>
<td>14.852</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n808_s13/F</td>
</tr>
<tr>
<td>14.857</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>spi_master_inst/n808_s12/I2</td>
</tr>
<tr>
<td>15.679</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n808_s12/F</td>
</tr>
<tr>
<td>15.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>spi_master_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_3_s0</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 60.521%; route: 2.004, 32.131%; tC2Q: 0.458, 7.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>13.788</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>spi_master_inst/n801_s15/I2</td>
</tr>
<tr>
<td>14.610</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n801_s15/F</td>
</tr>
<tr>
<td>14.616</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>spi_master_inst/n801_s11/I1</td>
</tr>
<tr>
<td>15.648</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n801_s11/F</td>
</tr>
<tr>
<td>15.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>spi_master_inst/bit_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 57.671%; route: 2.169, 34.943%; tC2Q: 0.458, 7.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>13.784</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>spi_master_inst/n805_s13/I1</td>
</tr>
<tr>
<td>14.410</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n805_s13/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>spi_master_inst/n805_s11/I2</td>
</tr>
<tr>
<td>15.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n805_s11/F</td>
</tr>
<tr>
<td>15.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>spi_master_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.450, 56.816%; route: 2.164, 35.637%; tC2Q: 0.458, 7.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>13.311</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>spi_master_inst/n810_s13/I0</td>
</tr>
<tr>
<td>14.410</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n810_s13/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td>spi_master_inst/n810_s12/I2</td>
</tr>
<tr>
<td>15.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n810_s12/F</td>
</tr>
<tr>
<td>15.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td>spi_master_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_1_s0</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[0][B]</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.923, 64.608%; route: 1.691, 27.844%; tC2Q: 0.458, 7.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>11.872</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>spi_master_inst/n795_s14/I0</td>
</tr>
<tr>
<td>12.904</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n795_s14/F</td>
</tr>
<tr>
<td>13.736</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>spi_master_inst/n803_s12/I1</td>
</tr>
<tr>
<td>14.362</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n803_s12/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>spi_master_inst/n803_s11/I0</td>
</tr>
<tr>
<td>15.466</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n803_s11/F</td>
</tr>
<tr>
<td>15.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>spi_master_inst/bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 45.766%; route: 2.809, 46.626%; tC2Q: 0.458, 7.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>13.311</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[2][B]</td>
<td>spi_master_inst/n807_s13/I0</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n807_s13/F</td>
</tr>
<tr>
<td>14.348</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>spi_master_inst/n807_s12/I2</td>
</tr>
<tr>
<td>15.380</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n807_s12/F</td>
</tr>
<tr>
<td>15.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>spi_master_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 63.809%; route: 1.691, 28.472%; tC2Q: 0.458, 7.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>13.304</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>spi_master_inst/n809_s13/I0</td>
</tr>
<tr>
<td>13.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n809_s13/F</td>
</tr>
<tr>
<td>13.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>spi_master_inst/n809_s12/I2</td>
</tr>
<tr>
<td>14.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n809_s12/F</td>
</tr>
<tr>
<td>14.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>spi_master_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_2_s0</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.383, 61.228%; route: 1.684, 30.477%; tC2Q: 0.458, 8.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.466</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>12.891</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td>spi_master_inst/n799_s14/I2</td>
</tr>
<tr>
<td>13.923</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n799_s14/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>spi_master_inst/n799_s11/I2</td>
</tr>
<tr>
<td>14.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n799_s11/F</td>
</tr>
<tr>
<td>14.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>spi_master_inst/bit_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.788, 68.644%; route: 1.272, 23.050%; tC2Q: 0.458, 8.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>13.311</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>spi_master_inst/n797_s12/I1</td>
</tr>
<tr>
<td>14.133</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n797_s12/F</td>
</tr>
<tr>
<td>14.138</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/n797_s11/I1</td>
</tr>
<tr>
<td>14.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n797_s11/F</td>
</tr>
<tr>
<td>14.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/bit_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 61.054%; route: 1.691, 30.640%; tC2Q: 0.458, 8.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.215</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>ethercat_sm_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_1_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>ethercat_sm_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 26.669%; route: 2.363, 61.417%; tC2Q: 0.458, 11.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.215</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 26.669%; route: 2.363, 61.417%; tC2Q: 0.458, 11.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.215</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>ethercat_sm_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_3_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>ethercat_sm_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 26.669%; route: 2.363, 61.417%; tC2Q: 0.458, 11.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.215</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>ethercat_sm_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_4_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>ethercat_sm_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 26.669%; route: 2.363, 61.417%; tC2Q: 0.458, 11.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.215</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>ethercat_sm_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_5_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>ethercat_sm_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 26.669%; route: 2.363, 61.417%; tC2Q: 0.458, 11.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>ethercat_sm_inst/spi_address_15_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_15_s0/Q</td>
</tr>
<tr>
<td>10.406</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>spi_master_inst/n806_s15/I1</td>
</tr>
<tr>
<td>11.505</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s15/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>spi_master_inst/n806_s14/I3</td>
</tr>
<tr>
<td>12.467</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s14/F</td>
</tr>
<tr>
<td>13.304</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][A]</td>
<td>spi_master_inst/n806_s13/I0</td>
</tr>
<tr>
<td>13.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s13/F</td>
</tr>
<tr>
<td>13.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>spi_master_inst/n806_s12/I1</td>
</tr>
<tr>
<td>14.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n806_s12/F</td>
</tr>
<tr>
<td>14.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>spi_master_inst/state_5_s1/CLK</td>
</tr>
<tr>
<td>12.338</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_5_s1</td>
</tr>
<tr>
<td>11.938</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>spi_master_inst/state_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.173, 59.696%; route: 1.684, 31.681%; tC2Q: 0.458, 8.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.140</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.203%; route: 2.287, 60.645%; tC2Q: 0.458, 12.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.140</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>ethercat_sm_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_7_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>ethercat_sm_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.203%; route: 2.287, 60.645%; tC2Q: 0.458, 12.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.140</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.203%; route: 2.287, 60.645%; tC2Q: 0.458, 12.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.140</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>ethercat_sm_inst/counter_9_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_9_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>ethercat_sm_inst/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.203%; route: 2.287, 60.645%; tC2Q: 0.458, 12.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.140</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>ethercat_sm_inst/counter_10_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_10_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>ethercat_sm_inst/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.203%; route: 2.287, 60.645%; tC2Q: 0.458, 12.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.368</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.826</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.972</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>ethercat_sm_inst/n503_s0/I3</td>
</tr>
<tr>
<td>34.998</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n503_s0/F</td>
</tr>
<tr>
<td>36.140</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>ethercat_sm_inst/counter_11_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_11_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>ethercat_sm_inst/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.203%; route: 2.287, 60.645%; tC2Q: 0.458, 12.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/n83_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/n83_s3/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n83_s3/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td>1.044</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C6[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>ethercat_sm_inst/n39_s3/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n39_s3/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>spi_master_inst/n51_s2/I3</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n51_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_5_s2/Q</td>
</tr>
<tr>
<td>12.019</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/n795_s13/I3</td>
</tr>
<tr>
<td>12.391</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n795_s13/F</td>
</tr>
<tr>
<td>12.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>spi_master_inst/n54_s2/I3</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n54_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>spi_master_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_4_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>spi_master_inst/n52_s2/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n52_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>spi_master_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/n49_s2/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n49_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/bit_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_4_s2/Q</td>
</tr>
<tr>
<td>12.021</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/n797_s11/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n797_s11/F</td>
</tr>
<tr>
<td>12.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/bit_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>spi_master_inst/bit_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_2_s2/Q</td>
</tr>
<tr>
<td>12.022</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>spi_master_inst/n801_s11/I3</td>
</tr>
<tr>
<td>12.394</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n801_s11/F</td>
</tr>
<tr>
<td>12.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>spi_master_inst/bit_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>spi_master_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>14</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>spi_master_inst/n805_s11/I3</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n805_s11/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>spi_master_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>spi_master_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>44</td>
<td>R16C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>12.026</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>spi_master_inst/n811_s12/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n811_s12/F</td>
</tr>
<tr>
<td>12.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>spi_master_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>spi_master_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.958%; route: 0.011, 1.484%; tC2Q: 0.333, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_8_s0/Q</td>
</tr>
<tr>
<td>12.018</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C7[1][A]</td>
<td>spi_master_inst/n738_s/I1</td>
</tr>
<tr>
<td>12.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n738_s/SUM</td>
</tr>
<tr>
<td>12.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_12_s0/Q</td>
</tr>
<tr>
<td>12.018</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/n734_s/I1</td>
</tr>
<tr>
<td>12.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n734_s/SUM</td>
</tr>
<tr>
<td>12.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_14_s0/Q</td>
</tr>
<tr>
<td>12.018</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/n732_s/I1</td>
</tr>
<tr>
<td>12.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n732_s/SUM</td>
</tr>
<tr>
<td>12.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_18_s0/Q</td>
</tr>
<tr>
<td>12.018</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C9[0][A]</td>
<td>spi_master_inst/n728_s/I1</td>
</tr>
<tr>
<td>12.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n728_s/SUM</td>
</tr>
<tr>
<td>12.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C9[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_20_s0/Q</td>
</tr>
<tr>
<td>12.018</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C9[1][A]</td>
<td>spi_master_inst/n726_s/I1</td>
</tr>
<tr>
<td>12.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n726_s/SUM</td>
</tr>
<tr>
<td>12.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_24_s0/Q</td>
</tr>
<tr>
<td>12.018</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C10[0][A]</td>
<td>spi_master_inst/n722_s/I1</td>
</tr>
<tr>
<td>12.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n722_s/SUM</td>
</tr>
<tr>
<td>12.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_26_s0/Q</td>
</tr>
<tr>
<td>12.018</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C10[1][A]</td>
<td>spi_master_inst/n720_s/I1</td>
</tr>
<tr>
<td>12.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n720_s/SUM</td>
</tr>
<tr>
<td>12.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0/CLK</td>
</tr>
<tr>
<td>12.015</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_30_s0/Q</td>
</tr>
<tr>
<td>12.018</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C11[0][A]</td>
<td>spi_master_inst/n716_s/I1</td>
</tr>
<tr>
<td>12.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n716_s/SUM</td>
</tr>
<tr>
<td>12.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>52</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.682, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>ethercat_sm_inst/n37_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n37_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>ethercat_sm_inst/n33_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n33_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/n31_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n31_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ethercat_sm_inst/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_12_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C8[0][A]</td>
<td>ethercat_sm_inst/n27_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n27_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ethercat_sm_inst/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>ethercat_sm_inst/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C8[1][A]</td>
<td>ethercat_sm_inst/n25_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n25_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_18_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/n21_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n21_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>ethercat_sm_inst/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.867</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>spi_master_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 81.100%; tC2Q: 0.458, 18.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.867</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 81.100%; tC2Q: 0.458, 18.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.864</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 81.073%; tC2Q: 0.458, 18.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.864</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>spi_master_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 81.073%; tC2Q: 0.458, 18.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.864</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>spi_master_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 81.073%; tC2Q: 0.458, 18.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.378</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 76.325%; tC2Q: 0.458, 23.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.378</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 76.325%; tC2Q: 0.458, 23.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.369</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 76.213%; tC2Q: 0.458, 23.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.369</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>spi_master_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 76.213%; tC2Q: 0.458, 23.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.018%; tC2Q: 0.333, 27.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>spi_master_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.018%; tC2Q: 0.333, 27.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.212</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 72.194%; tC2Q: 0.333, 27.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.212</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 72.194%; tC2Q: 0.333, 27.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.065, 76.156%; tC2Q: 0.333, 23.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>spi_master_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.065, 76.156%; tC2Q: 0.333, 23.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>spi_master_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.065, 76.156%; tC2Q: 0.333, 23.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.480</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>spi_master_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.133, 77.266%; tC2Q: 0.333, 22.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.480</td>
<td>1.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.133, 77.266%; tC2Q: 0.333, 22.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>52</td>
<td>sclk_sig</td>
<td>2.378</td>
<td>2.682</td>
</tr>
<tr>
<td>45</td>
<td>osc_clk</td>
<td>-4.768</td>
<td>2.044</td>
</tr>
<tr>
<td>44</td>
<td>state[0]</td>
<td>15.454</td>
<td>1.518</td>
</tr>
<tr>
<td>33</td>
<td>n503_3</td>
<td>-2.846</td>
<td>1.480</td>
</tr>
<tr>
<td>32</td>
<td>n754_4</td>
<td>10.928</td>
<td>1.971</td>
</tr>
<tr>
<td>18</td>
<td>spi_launch</td>
<td>-3.741</td>
<td>1.971</td>
</tr>
<tr>
<td>17</td>
<td>state[1]</td>
<td>15.720</td>
<td>1.333</td>
</tr>
<tr>
<td>14</td>
<td>n343</td>
<td>12.204</td>
<td>1.795</td>
</tr>
<tr>
<td>11</td>
<td>state[5]</td>
<td>14.834</td>
<td>0.842</td>
</tr>
<tr>
<td>11</td>
<td>n806_18</td>
<td>-3.998</td>
<td>1.333</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C7</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C8</td>
<td>81.94%</td>
</tr>
<tr>
<td>R20C9</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C9</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C10</td>
<td>79.17%</td>
</tr>
<tr>
<td>R20C8</td>
<td>77.78%</td>
</tr>
<tr>
<td>R20C7</td>
<td>76.39%</td>
</tr>
<tr>
<td>R20C10</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C6</td>
<td>70.83%</td>
</tr>
<tr>
<td>R20C6</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
