
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010169                       # Number of seconds simulated
sim_ticks                                 10168729956                       # Number of ticks simulated
final_tick                                10168729956                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90645                       # Simulator instruction rate (inst/s)
host_op_rate                                    90645                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14398377                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692648                       # Number of bytes of host memory used
host_seconds                                   706.24                       # Real time elapsed on the host
sim_insts                                    64017147                       # Number of instructions simulated
sim_ops                                      64017147                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        129152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        892096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        605696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        620416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        610112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        637184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        606656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        619328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        605312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        651136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        550720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        622464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        545472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        579136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        535488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        567872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        573952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9969664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       129152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5868224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5868224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           9694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           9533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           9956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           9479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           9677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           9458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          10174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           9726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           9049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         91691                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12700898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         87729343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1271349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         59564567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           132170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         61012142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            25175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         59998840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst             6294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         62661119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst             6294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         59658974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            25175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         60905148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            12588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         59526804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         64033169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         54158189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst             6294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         61213544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst             6294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         53642097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           113288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         56952638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst             6294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         52660264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            18881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         55844929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            88113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         56442840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             980423715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12700898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1271349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       132170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        25175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst         6294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst         6294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        25175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        12588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst         6294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst         6294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       113288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst         6294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        18881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        88113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14419106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       577085243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            577085243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       577085243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12700898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        87729343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1271349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        59564567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          132170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        61012142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           25175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        59998840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst            6294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        62661119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst            6294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        59658974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           25175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        60905148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           12588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        59526804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        64033169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        54158189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst            6294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        61213544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst            6294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        53642097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          113288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        56952638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst            6294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        52660264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           18881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        55844929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           88113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        56442840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1557508958                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                333003                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167573                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5331                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233426                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210855                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.330554                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79754                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               84                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1708                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              973                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            735                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          227                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1178640                       # DTB read hits
system.cpu00.dtb.read_misses                     7885                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1186525                       # DTB read accesses
system.cpu00.dtb.write_hits                    355051                       # DTB write hits
system.cpu00.dtb.write_misses                   59993                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                415044                       # DTB write accesses
system.cpu00.dtb.data_hits                    1533691                       # DTB hits
system.cpu00.dtb.data_misses                    67878                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1601569                       # DTB accesses
system.cpu00.itb.fetch_hits                    767831                       # ITB hits
system.cpu00.itb.fetch_misses                     171                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                768002                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1707                       # Number of system calls
system.cpu00.numCycles                        8471740                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            85939                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7378016                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    333003                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291582                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8142056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48506                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                 99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6911                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767831                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2497                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8259332                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.893295                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.252296                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6906710     83.62%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35701      0.43%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258651      3.13%     87.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  30412      0.37%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 268382      3.25%     90.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49825      0.60%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89421      1.08%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  87242      1.06%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 532988      6.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8259332                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039308                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.870897                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 255572                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7139351                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  334313                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507517                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22579                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81719                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1722                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6493875                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7146                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22579                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 378372                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3093345                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        92334                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641127                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4031575                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6327015                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2500                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2087006                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1665161                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               243543                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5427663                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9150823                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5132513                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4018058                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3931232                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1496431                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2288                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1947                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3387880                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1198040                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532780                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          370985                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         194530                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6223577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3192                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5931525                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            7251                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       773194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          489                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8259332                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.718160                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.210415                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4784115     57.92%     57.92% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2248014     27.22%     85.14% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            712285      8.62%     93.77% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            217406      2.63%     96.40% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            115411      1.40%     97.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             65678      0.80%     98.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             43790      0.53%     99.12% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             27115      0.33%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45518      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8259332                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4490      9.95%      9.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      9.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      9.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      9.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      9.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      9.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.26%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                25355     56.21%     84.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                7022     15.57%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1756849     29.62%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713570     28.89%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.37%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1191216     20.08%     92.97% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            417255      7.03%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5931525                       # Type of FU issued
system.cpu00.iq.rate                         0.700154                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     45104                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007604                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14442976                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5243950                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2877156                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731761                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2864050                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861636                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3106592                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870037                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9505                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595217                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          507                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320652                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          261                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        99695                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22579                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               1004253                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              770374                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6293058                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1165                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1198040                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532780                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1867                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44150                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              620381                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          507                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1496                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2933                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4429                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5922442                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1186542                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            9083                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66289                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1601609                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287849                       # Number of branches executed
system.cpu00.iew.exec_stores                   415067                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.699082                       # Inst execution rate
system.cpu00.iew.wb_sent                      5808852                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5738792                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4531651                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5926527                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.677404                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764639                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1877599                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3657                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8011323                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.549770                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.302231                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5788573     72.25%     72.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1333023     16.64%     88.89% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       495394      6.18%     95.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140497      1.75%     96.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20522      0.26%     97.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80971      1.01%     98.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12231      0.15%     98.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22142      0.28%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       117970      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8011323                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4404385                       # Number of instructions committed
system.cpu00.commit.committedOps              4404385                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814951                       # Number of memory references committed
system.cpu00.commit.loads                      602823                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   242103                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784951                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58349      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         964372     21.90%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.23% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.89%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603963     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212129      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4404385                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              117970                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13935084                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12812085                       # The number of ROB writes
system.cpu00.timesIdled                          1469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        212408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     286857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4346036                       # Number of Instructions Simulated
system.cpu00.committedOps                     4346036                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.949303                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.949303                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.513004                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.513004                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4556709                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2268352                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016756                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836036                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3011                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2493                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69261                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.788913                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1137172                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69325                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.403491                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        85990626                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.788913                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996702                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996702                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2652433                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2652433                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1000409                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1000409                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134469                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134469                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          970                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          970                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1232                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1134878                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1134878                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1134878                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1134878                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        77628                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        77628                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76414                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76414                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          325                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       154042                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       154042                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       154042                       # number of overall misses
system.cpu00.dcache.overall_misses::total       154042                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6881568597                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6881568597                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10768975469                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10768975469                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3554982                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3554982                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       104490                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       104490                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17650544066                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17650544066                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17650544066                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17650544066                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1078037                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1078037                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1288920                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1288920                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1288920                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1288920                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.072009                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.072009                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.362353                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.362353                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.250965                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250965                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.119512                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.119512                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.119512                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.119512                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 88648.021294                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 88648.021294                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 140929.351546                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 140929.351546                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10938.406154                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10938.406154                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  8037.692308                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  8037.692308                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 114582.672687                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 114582.672687                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 114582.672687                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 114582.672687                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       354586                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           11000                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    32.235091                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     9.933333                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61041                       # number of writebacks
system.cpu00.dcache.writebacks::total           61041                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        47406                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        47406                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37249                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37249                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          140                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        84655                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        84655                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        84655                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        84655                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30222                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30222                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39165                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39165                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69387                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69387                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69387                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69387                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2571486129                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2571486129                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4842044972                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4842044972                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1619595                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1619595                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        89397                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        89397                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7413531101                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7413531101                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7413531101                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7413531101                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028034                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028034                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185719                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185719                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053833                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053833                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053833                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053833                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 85086.563728                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 85086.563728                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 123631.941070                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 123631.941070                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8754.567568                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8754.567568                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6876.692308                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6876.692308                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 106843.228573                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 106843.228573                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 106843.228573                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 106843.228573                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7171                       # number of replacements
system.cpu00.icache.tags.tagsinuse         507.041635                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            759091                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7683                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.801380                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       523314945                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   507.041635                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990316                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990316                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1543345                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1543345                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       759091                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        759091                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       759091                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         759091                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       759091                       # number of overall hits
system.cpu00.icache.overall_hits::total        759091                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8740                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8740                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8740                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8740                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8740                       # number of overall misses
system.cpu00.icache.overall_misses::total         8740                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    675385047                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    675385047                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    675385047                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    675385047                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    675385047                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    675385047                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767831                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767831                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767831                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767831                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767831                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767831                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011383                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011383                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011383                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011383                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011383                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011383                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 77275.177002                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 77275.177002                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 77275.177002                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 77275.177002                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 77275.177002                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 77275.177002                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          947                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              46                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    20.586957                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7171                       # number of writebacks
system.cpu00.icache.writebacks::total            7171                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1056                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1056                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1056                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1056                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1056                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1056                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7684                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7684                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7684                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7684                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7684                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7684                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    485847153                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    485847153                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    485847153                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    485847153                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    485847153                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    485847153                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.010007                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.010007                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.010007                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.010007                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.010007                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.010007                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63228.416580                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63228.416580                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63228.416580                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63228.416580                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63228.416580                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63228.416580                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236951                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103798                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             543                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167843                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162565                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.855395                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66330                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1063817                       # DTB read hits
system.cpu01.dtb.read_misses                     6493                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1070310                       # DTB read accesses
system.cpu01.dtb.write_hits                    263444                       # DTB write hits
system.cpu01.dtb.write_misses                   58089                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                321533                       # DTB write accesses
system.cpu01.dtb.data_hits                    1327261                       # DTB hits
system.cpu01.dtb.data_misses                    64582                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1391843                       # DTB accesses
system.cpu01.itb.fetch_hits                    674275                       # ITB hits
system.cpu01.itb.fetch_misses                      59                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674334                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7874209                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6635618                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236951                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228896                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7749223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36937                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        67435                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2476                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674275                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 292                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7852381                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.845045                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.201553                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6640891     84.57%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23279      0.30%     84.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 242183      3.08%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16686      0.21%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249868      3.18%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40444      0.52%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78871      1.00%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78275      1.00%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 481884      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7852381                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.030092                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.842703                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182401                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6845101                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  253818                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              485411                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18215                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66359                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 261                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5825723                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1033                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18215                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 293974                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3160195                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17711                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550081                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3744770                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5679883                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  48                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2098965                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1569848                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                46840                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035713                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8370815                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355216                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644103                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391610                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              218                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3279098                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085518                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429606                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353586                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147219                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               232                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5394540                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5939                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       709545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7852381                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.686994                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.144437                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4545984     57.89%     57.89% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2206466     28.10%     85.99% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            676544      8.62%     94.61% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            190467      2.43%     97.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             90469      1.15%     98.19% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             50221      0.64%     98.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             33254      0.42%     99.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             20728      0.26%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38248      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7852381                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5435     17.08%     17.08% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8210     25.80%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     42.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17459     54.86%     97.74% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 720      2.26%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1438728     26.67%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709406     31.69%     58.36% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.36% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.36% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.80%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.15% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1072077     19.87%     94.03% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            322177      5.97%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5394540                       # Type of FU issued
system.cpu01.iq.rate                         0.685090                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     31824                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005899                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12957909                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4563071                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2369645                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721315                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858107                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856534                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2561597                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864763                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2755                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566830                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299752                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        85455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18215                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1137234                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              691394                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667661                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              79                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085518                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429606                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              199                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44163                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              541136                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          289                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                341                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5391884                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1070310                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2656                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         987                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1391843                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213326                       # Number of branches executed
system.cpu01.iew.exec_stores                   321533                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.684752                       # Inst execution rate
system.cpu01.iew.wb_sent                      5291322                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5226179                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4287948                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5585542                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.663708                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767687                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1752704                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             290                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7555611                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.517868                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.207260                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5450193     72.13%     72.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1303276     17.25%     89.38% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       476727      6.31%     95.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132219      1.75%     97.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9796      0.13%     97.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        73951      0.98%     98.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2343      0.03%     98.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20424      0.27%     98.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86682      1.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7555611                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912808                       # Number of instructions committed
system.cpu01.commit.committedOps              3912808                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648542                       # Number of memory references committed
system.cpu01.commit.loads                      518688                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177430                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356058                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65891                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          579      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702498     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518711     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129855      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912808                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86682                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12902131                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11560341                       # The number of ROB writes
system.cpu01.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         21828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     884387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912233                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912233                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.012715                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.012715                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.496841                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.496841                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3853515                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1919448                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   318                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51850                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.448704                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1001759                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51913                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.296881                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       556582239                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.448704                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.944511                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.944511                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2276715                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2276715                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       913442                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        913442                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        88238                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        88238                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1001680                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1001680                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1001680                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1001680                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        69013                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        69013                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        41589                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        41589                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       110602                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       110602                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       110602                       # number of overall misses
system.cpu01.dcache.overall_misses::total       110602                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8513387766                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8513387766                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5547558508                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5547558508                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  14060946274                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  14060946274                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  14060946274                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  14060946274                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       982455                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       982455                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1112282                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1112282                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1112282                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1112282                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.070245                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.070245                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.320342                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.320342                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.099437                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.099437                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.099437                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.099437                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 123359.189805                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 123359.189805                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 133390.043233                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 133390.043233                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         5676                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         5676                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 127131.030849                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 127131.030849                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 127131.030849                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 127131.030849                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       210434                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7030                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    29.933713                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47812                       # number of writebacks
system.cpu01.dcache.writebacks::total           47812                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        48956                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        48956                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         9595                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         9595                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        58551                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        58551                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        58551                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        58551                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        20057                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        20057                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        31994                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        31994                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        52051                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        52051                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        52051                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        52051                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2521149813                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2521149813                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3854113846                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3854113846                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6375263659                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6375263659                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6375263659                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6375263659                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020415                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020415                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246436                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246436                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046797                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046797                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046797                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046797                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 125699.247794                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 125699.247794                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 120463.644621                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 120463.644621                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 122481.098519                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 122481.098519                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 122481.098519                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 122481.098519                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         337.452417                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673674                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1400.569647                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   337.452417                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.659087                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.659087                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1349031                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1349031                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673674                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673674                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673674                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673674                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673674                       # number of overall hits
system.cpu01.icache.overall_hits::total        673674                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          601                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          601                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          601                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          601                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          601                       # number of overall misses
system.cpu01.icache.overall_misses::total          601                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     70487793                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     70487793                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     70487793                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     70487793                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     70487793                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     70487793                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674275                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674275                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674275                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674275                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674275                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674275                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000891                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000891                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000891                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000891                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000891                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000891                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 117284.181364                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 117284.181364                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 117284.181364                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 117284.181364                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 117284.181364                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 117284.181364                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          120                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          120                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          120                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          481                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          481                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     49941576                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     49941576                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     49941576                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     49941576                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     49941576                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     49941576                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 103828.640333                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 103828.640333                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 103828.640333                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 103828.640333                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 103828.640333                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 103828.640333                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240501                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107560                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             479                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170408                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164141                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.322356                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66251                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1101760                       # DTB read hits
system.cpu02.dtb.read_misses                     6881                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1108641                       # DTB read accesses
system.cpu02.dtb.write_hits                    266034                       # DTB write hits
system.cpu02.dtb.write_misses                   56968                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                323002                       # DTB write accesses
system.cpu02.dtb.data_hits                    1367794                       # DTB hits
system.cpu02.dtb.data_misses                    63849                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1431643                       # DTB accesses
system.cpu02.itb.fetch_hits                    676587                       # ITB hits
system.cpu02.itb.fetch_misses                      61                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676648                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7935026                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6665038                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240501                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230392                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7832478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36569                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        69640                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1809                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676587                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 207                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7933699                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.840092                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.195363                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6715629     84.65%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23929      0.30%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243276      3.07%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  17749      0.22%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250943      3.16%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40778      0.51%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  79374      1.00%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  78764      0.99%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483257      6.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7933699                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030309                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.839952                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 180761                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6921680                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  254499                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              489067                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18052                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66214                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 242                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5860878                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1004                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18052                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 293732                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3226682                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         9960                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  552881                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3762752                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5716346                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2115108                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1561546                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                67740                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062475                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8417054                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4400238                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016812                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679833                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382642                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              170                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3300982                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097648                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433593                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          352419                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         172050                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5451447                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5836                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       719354                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7933699                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.687126                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.148801                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4607399     58.07%     58.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2213912     27.91%     85.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            679700      8.57%     94.55% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            190428      2.40%     96.95% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             94943      1.20%     98.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             54300      0.68%     98.83% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             34198      0.43%     99.26% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             20161      0.25%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             38658      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7933699                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  5527     14.36%     14.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     14.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     14.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     14.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     14.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     14.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     21.39%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     35.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23861     62.01%     97.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 860      2.24%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1454253     26.68%     26.68% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.68% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.68% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710974     31.39%     58.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.63%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1110273     20.37%     94.06% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            323632      5.94%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5451447                       # Type of FU issued
system.cpu02.iq.rate                         0.687011                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     38477                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.007058                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13155880                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585581                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2397063                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725026                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860243                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858359                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2623292                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866628                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3056                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       563038                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297789                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       115309                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18052                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               1155004                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              738371                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703636                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             116                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097648                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433593                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              155                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44479                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              587849                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          240                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                290                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5448877                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1108641                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2570                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         860                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1431643                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 217003                       # Number of branches executed
system.cpu02.iew.exec_stores                   323002                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.686687                       # Inst execution rate
system.cpu02.iew.wb_sent                      5319812                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5255422                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4303862                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5596974                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.662307                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.768962                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1740413                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             247                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7636435                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.518596                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.214424                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5519100     72.27%     72.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1307089     17.12%     89.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       478526      6.27%     95.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       132339      1.73%     97.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        10015      0.13%     97.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        75704      0.99%     98.51% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4435      0.06%     98.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19940      0.26%     98.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        89287      1.17%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7636435                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960224                       # Number of instructions committed
system.cpu02.commit.committedOps              3960224                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670414                       # Number of memory references committed
system.cpu02.commit.loads                      534610                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181200                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1403011                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65801                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          430      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726576     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534624     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135805      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960224                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               89287                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   13017178                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11628873                       # The number of ROB writes
system.cpu02.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     823570                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959798                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959798                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.003897                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.003897                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.499028                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.499028                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3914725                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1939543                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835708                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   180                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53947                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.316918                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1007409                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           54008                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.652959                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       565557930                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.316918                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.942452                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.942452                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2308793                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2308793                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       915391                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        915391                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91971                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91971                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1007362                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1007362                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1007362                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1007362                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        76114                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        76114                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        43815                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        43815                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       119929                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       119929                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       119929                       # number of overall misses
system.cpu02.dcache.overall_misses::total       119929                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   9039652812                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   9039652812                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   5937535203                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   5937535203                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        25542                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  14977188015                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  14977188015                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  14977188015                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  14977188015                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       991505                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       991505                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135786                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135786                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1127291                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1127291                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1127291                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1127291                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.076766                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.076766                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.322677                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.322677                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.106387                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.106387                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.106387                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.106387                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 118764.653178                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 118764.653178                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 135513.755632                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 135513.755632                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  5224.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  5224.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  6385.500000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 124883.789701                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 124883.789701                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 124883.789701                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 124883.789701                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       244808                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          215                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8285                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    29.548340                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    21.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        49568                       # number of writebacks
system.cpu02.dcache.writebacks::total           49568                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        54133                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        54133                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        11646                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        11646                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        65779                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        65779                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        65779                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        65779                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21981                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21981                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32169                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32169                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54150                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54150                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54150                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54150                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2713738815                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2713738815                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3908042009                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3908042009                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6621780824                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6621780824                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6621780824                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6621780824                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022169                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022169                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236910                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236910                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.048036                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.048036                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.048036                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.048036                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 123458.387471                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 123458.387471                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 121484.721595                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 121484.721595                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5031                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5031                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 122285.887793                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 122285.887793                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 122285.887793                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 122285.887793                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              50                       # number of replacements
system.cpu02.icache.tags.tagsinuse         320.906127                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            676123                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             417                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1621.398082                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   320.906127                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.626770                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.626770                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353591                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353591                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       676123                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        676123                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       676123                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         676123                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       676123                       # number of overall hits
system.cpu02.icache.overall_hits::total        676123                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          464                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          464                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          464                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          464                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          464                       # number of overall misses
system.cpu02.icache.overall_misses::total          464                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     14431230                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     14431230                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     14431230                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     14431230                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     14431230                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     14431230                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676587                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676587                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676587                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676587                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676587                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676587                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000686                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000686                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000686                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000686                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000686                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 31101.788793                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 31101.788793                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 31101.788793                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 31101.788793                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 31101.788793                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 31101.788793                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     2.250000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu02.icache.writebacks::total              50                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           47                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           47                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           47                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          417                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          417                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          417                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          417                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          417                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          417                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     10822842                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     10822842                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     10822842                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     10822842                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     10822842                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     10822842                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000616                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000616                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000616                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 25954.057554                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 25954.057554                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 25954.057554                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 25954.057554                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 25954.057554                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 25954.057554                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239510                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106470                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169921                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163941                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.480718                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66274                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1065048                       # DTB read hits
system.cpu03.dtb.read_misses                     7464                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1072512                       # DTB read accesses
system.cpu03.dtb.write_hits                    261872                       # DTB write hits
system.cpu03.dtb.write_misses                   57294                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                319166                       # DTB write accesses
system.cpu03.dtb.data_hits                    1326920                       # DTB hits
system.cpu03.dtb.data_misses                    64758                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1391678                       # DTB accesses
system.cpu03.itb.fetch_hits                    677867                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677937                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7885898                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            10715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6677981                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239510                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230216                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7785134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37187                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        68168                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2240                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677867                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 223                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7884884                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.846935                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.203964                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6665465     84.53%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  24758      0.31%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 241935      3.07%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  19160      0.24%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248983      3.16%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  41621      0.53%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  77724      0.99%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  80412      1.02%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 484826      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7884884                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030372                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.846826                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 180957                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6873367                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  256235                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              487809                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18348                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66264                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 256                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5863333                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1088                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18348                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 293594                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3174671                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        10194                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553248                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3766661                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5715681                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2104262                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1567048                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                67093                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062281                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8419796                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4402886                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016905                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658605                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1403676                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3298271                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096039                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433894                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          354711                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         162776                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5407540                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5767                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       739490                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7884884                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.685811                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.143860                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4570166     57.96%     57.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2212161     28.06%     86.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            678984      8.61%     94.63% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            190584      2.42%     97.05% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             88970      1.13%     98.17% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             51462      0.65%     98.83% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             33995      0.43%     99.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             19997      0.25%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             38565      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7884884                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5573     18.16%     18.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     18.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     18.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     18.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     18.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     18.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     26.81%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     44.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16249     52.94%     97.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 640      2.09%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1450059     26.82%     26.82% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.82% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.82% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711017     31.64%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.76%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.22% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1074283     19.87%     94.09% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            319854      5.91%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5407540                       # Type of FU issued
system.cpu03.iq.rate                         0.685723                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     30692                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005676                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         13011279                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4611024                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2382806                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725144                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860320                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858425                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2571540                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866688                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2762                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571528                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302104                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        83258                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18348                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               1129826                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              713803                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702798                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             111                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096039                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433894                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              147                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                44247                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              563757                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          284                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                342                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5404758                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1072512                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2782                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         881                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1391678                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215601                       # Number of branches executed
system.cpu03.iew.exec_stores                   319166                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.685370                       # Inst execution rate
system.cpu03.iew.wb_sent                      5306582                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5241231                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4295275                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5592786                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.664633                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.768003                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1763270                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             283                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7586061                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.518448                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.208121                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5472546     72.14%     72.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1307484     17.24%     89.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       477794      6.30%     95.67% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       132297      1.74%     97.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         9553      0.13%     97.54% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        76010      1.00%     98.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4344      0.06%     98.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19573      0.26%     98.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        86460      1.14%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7586061                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932980                       # Number of instructions committed
system.cpu03.commit.committedOps              3932980                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656301                       # Number of memory references committed
system.cpu03.commit.loads                      524511                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179210                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375737                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65792                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713404     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524531     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131790      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932980                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               86460                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12961773                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11623136                       # The number of ROB writes
system.cpu03.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     872698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932557                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932557                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.005285                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.005285                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.498682                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.498682                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3867389                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1930419                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835752                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   331                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           51983                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.168801                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1004959                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52045                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.309425                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       584692371                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.168801                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.940138                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.940138                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2287590                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2287590                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       915526                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        915526                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89368                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89368                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           18                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1004894                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1004894                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1004894                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1004894                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        70364                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        70364                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42398                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42398                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       112762                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       112762                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       112762                       # number of overall misses
system.cpu03.dcache.overall_misses::total       112762                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8671726107                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8671726107                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5689983494                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5689983494                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        38313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  14361709601                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  14361709601                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  14361709601                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  14361709601                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       985890                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       985890                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131766                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131766                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1117656                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1117656                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1117656                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1117656                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.071371                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.071371                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.321767                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.321767                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.100892                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.100892                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.100892                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.100892                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 123240.948596                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 123240.948596                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 134204.054295                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 134204.054295                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6385.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 127363.026560                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 127363.026560                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 127363.026560                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 127363.026560                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       201407                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          222                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6781                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    29.701666                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    22.200000                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        47819                       # number of writebacks
system.cpu03.dcache.writebacks::total           47819                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        50094                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        50094                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10472                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10472                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        60566                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        60566                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        60566                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        60566                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20270                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20270                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31926                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31926                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52196                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52196                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52196                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52196                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2525532588                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2525532588                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3815555924                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3815555924                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6341088512                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6341088512                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6341088512                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6341088512                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020560                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020560                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242293                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242293                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046701                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046701                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046701                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046701                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 124594.602269                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 124594.602269                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 119512.495270                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 119512.495270                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 121486.100697                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 121486.100697                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 121486.100697                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 121486.100697                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              86                       # number of replacements
system.cpu03.icache.tags.tagsinuse         329.283248                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677370                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1478.973799                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   329.283248                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.643131                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.643131                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356192                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356192                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677370                       # number of overall hits
system.cpu03.icache.overall_hits::total        677370                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          497                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          497                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          497                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          497                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          497                       # number of overall misses
system.cpu03.icache.overall_misses::total          497                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      8712144                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      8712144                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      8712144                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      8712144                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      8712144                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      8712144                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677867                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677867                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677867                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677867                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677867                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677867                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000733                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000733                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000733                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000733                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000733                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000733                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 17529.464789                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 17529.464789                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 17529.464789                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 17529.464789                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 17529.464789                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 17529.464789                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu03.icache.writebacks::total              86                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           39                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           39                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           39                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          458                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          458                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          458                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      7322427                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      7322427                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      7322427                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      7322427                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      7322427                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      7322427                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 15987.831878                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 15987.831878                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 15987.831878                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 15987.831878                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 15987.831878                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 15987.831878                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245037                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111903                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             483                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             173733                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166433                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.798150                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66338                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            51                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             51                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1188728                       # DTB read hits
system.cpu04.dtb.read_misses                     6663                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1195391                       # DTB read accesses
system.cpu04.dtb.write_hits                    273333                       # DTB write hits
system.cpu04.dtb.write_misses                   57352                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                330685                       # DTB write accesses
system.cpu04.dtb.data_hits                    1462061                       # DTB hits
system.cpu04.dtb.data_misses                    64015                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1526076                       # DTB accesses
system.cpu04.itb.fetch_hits                    681148                       # ITB hits
system.cpu04.itb.fetch_misses                      72                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681220                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7969162                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6720939                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245037                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232771                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7868093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36665                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        68910                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2045                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681148                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 196                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7967802                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.843512                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.199324                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6739535     84.58%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24890      0.31%     84.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 244144      3.06%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  18631      0.23%     88.19% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 252368      3.17%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41323      0.52%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79916      1.00%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  79675      1.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 487320      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7967802                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030748                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.843368                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 182181                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6948238                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  256259                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              494107                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18107                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66318                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 231                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5915919                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 957                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18107                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 296777                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3220029                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         9428                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557692                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3796859                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5771153                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 230                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2114464                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1588566                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                70272                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5103821                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8490753                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4473801                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016948                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716969                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1386852                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              202                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          188                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3333291                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115757                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440676                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358973                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         137167                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               200                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5577162                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5993                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       716503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7967802                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.699962                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.160654                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4593619     57.65%     57.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2228151     27.96%     85.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            691533      8.68%     94.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            193981      2.43%     96.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            108832      1.37%     98.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             58412      0.73%     98.83% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             34894      0.44%     99.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             19790      0.25%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             38590      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7967802                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5237      9.69%      9.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      9.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      9.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      9.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      9.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      9.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8232     15.24%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     24.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39651     73.39%     98.32% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 908      1.68%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1484209     26.61%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712075     30.70%     57.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.28%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.59% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1197192     21.47%     94.06% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            331347      5.94%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5577162                       # Type of FU issued
system.cpu04.iq.rate                         0.699843                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     54028                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009687                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13454852                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645599                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2453237                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727295                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861407                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859497                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2763422                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867764                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2800                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564756                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298718                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       185717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18107                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1144172                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              739088                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5758991                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             112                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115757                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440676                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              182                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44761                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              588035                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           64                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          243                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                307                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5574383                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1195391                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2779                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         882                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1526076                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221436                       # Number of branches executed
system.cpu04.iew.exec_stores                   330685                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.699494                       # Inst execution rate
system.cpu04.iew.wb_sent                      5377325                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5312734                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4339937                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5634059                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.666662                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770304                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1745778                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             258                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7670542                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.522739                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.221401                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5535582     72.17%     72.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1315497     17.15%     89.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       480975      6.27%     95.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       132704      1.73%     97.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        11181      0.15%     97.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        78385      1.02%     98.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6394      0.08%     98.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19472      0.25%     98.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        90352      1.18%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7670542                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009692                       # Number of instructions committed
system.cpu04.commit.committedOps              4009692                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692959                       # Number of memory references committed
system.cpu04.commit.loads                      551001                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185337                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452391                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65822                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752405     18.76%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551015     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141958      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009692                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               90352                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13104286                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11739268                       # The number of ROB writes
system.cpu04.timesIdled                            65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     789434                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009269                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009269                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.987685                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.987685                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.503098                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.503098                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4060548                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1982997                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835791                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   181                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58047                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.104393                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1023711                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58109                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.617082                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       741863907                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.104393                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.939131                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.939131                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2362831                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2362831                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       929419                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        929419                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        94243                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        94243                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1023662                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1023662                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1023662                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1023662                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        80903                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        80903                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        47699                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        47699                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       128602                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       128602                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       128602                       # number of overall misses
system.cpu04.dcache.overall_misses::total       128602                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8785074537                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8785074537                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6569717147                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6569717147                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        19737                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        15093                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  15354791684                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  15354791684                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  15354791684                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  15354791684                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1010322                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1010322                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1152264                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1152264                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1152264                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1152264                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.080076                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.080076                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.336046                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.336046                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.111608                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.111608                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.111608                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.111608                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 108587.747512                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 108587.747512                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 137732.806705                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 137732.806705                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  7546.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 119397.767406                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 119397.767406                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 119397.767406                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 119397.767406                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       270198                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11292                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.928268                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    26.333333                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        53599                       # number of writebacks
system.cpu04.dcache.writebacks::total           53599                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        55426                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        55426                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        14923                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        14923                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        70349                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        70349                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        70349                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        70349                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25477                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25477                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32776                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32776                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58253                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58253                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58253                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58253                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2740865580                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2740865580                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   3985750986                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   3985750986                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6726616566                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6726616566                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6726616566                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6726616566                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025217                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025217                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230911                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230911                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050555                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050555                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050555                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050555                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 107581.959414                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 107581.959414                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 121605.778191                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 121605.778191                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 115472.448904                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 115472.448904                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 115472.448904                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 115472.448904                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              47                       # number of replacements
system.cpu04.icache.tags.tagsinuse         308.439336                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680712                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1693.313433                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   308.439336                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.602421                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.602421                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362698                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362698                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680712                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680712                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680712                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680712                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680712                       # number of overall hits
system.cpu04.icache.overall_hits::total        680712                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          436                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          436                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          436                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          436                       # number of overall misses
system.cpu04.icache.overall_misses::total          436                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      9245043                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      9245043                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      9245043                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      9245043                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      9245043                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      9245043                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681148                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681148                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681148                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681148                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681148                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681148                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000640                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000640                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000640                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000640                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000640                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000640                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 21204.227064                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 21204.227064                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 21204.227064                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 21204.227064                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 21204.227064                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 21204.227064                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu04.icache.writebacks::total              47                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           34                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           34                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           34                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          402                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          402                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          402                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      7314300                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      7314300                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      7314300                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      7314300                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      7314300                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      7314300                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 18194.776119                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 18194.776119                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 18194.776119                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 18194.776119                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 18194.776119                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 18194.776119                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239733                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106719                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             529                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170164                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164194                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.491620                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66255                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1068987                       # DTB read hits
system.cpu05.dtb.read_misses                     6856                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1075843                       # DTB read accesses
system.cpu05.dtb.write_hits                    264822                       # DTB write hits
system.cpu05.dtb.write_misses                   59190                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                324012                       # DTB write accesses
system.cpu05.dtb.data_hits                    1333809                       # DTB hits
system.cpu05.dtb.data_misses                    66046                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1399855                       # DTB accesses
system.cpu05.itb.fetch_hits                    679037                       # ITB hits
system.cpu05.itb.fetch_misses                      69                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                679106                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7874709                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            10972                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6691912                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239733                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230450                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7773953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37379                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        67803                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2121                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  679037                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 229                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7873572                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.849921                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.207638                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6651966     84.48%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  25051      0.32%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 242368      3.08%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18881      0.24%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248632      3.16%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  42023      0.53%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  77739      0.99%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80891      1.03%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 486021      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7873572                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030443                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.849798                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 181081                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6861248                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  257013                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              487984                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18443                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66262                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 259                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5871193                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1053                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18443                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 293704                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3162181                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         9971                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554135                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3767335                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5724763                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2100399                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1567372                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                67544                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069513                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8433864                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4416887                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016972                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410838                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          148                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3300203                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099097                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435597                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          360841                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177182                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5711262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               172                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5424426                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5799                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       727740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7873572                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.688941                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.142871                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4545137     57.73%     57.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2217703     28.17%     85.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            687659      8.73%     94.63% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            191337      2.43%     97.06% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             89775      1.14%     98.20% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             50857      0.65%     98.84% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             32350      0.41%     99.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             20123      0.26%     99.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             38631      0.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7873572                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  5442     18.33%     18.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     27.73%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     46.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15345     51.70%     97.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 664      2.24%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1458628     26.89%     26.89% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.89% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.89% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711006     31.54%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.71%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.15% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1077720     19.87%     94.01% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            324733      5.99%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5424426                       # Type of FU issued
system.cpu05.iq.rate                         0.688841                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     29682                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.005472                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         13032748                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4629995                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2400757                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725157                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860305                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858434                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2587409                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866695                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2921                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574578                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303806                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        80701                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18443                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               1124703                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              705286                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712300                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             115                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099097                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435597                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                44217                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              555236                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          292                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                344                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5421554                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1075843                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2872                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         866                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1399855                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215766                       # Number of branches executed
system.cpu05.iew.exec_stores                   324012                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.688477                       # Inst execution rate
system.cpu05.iew.wb_sent                      5325823                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5259191                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4309277                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5610744                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.667858                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.768040                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1775213                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             283                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7573527                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.519317                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.208262                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5458506     72.07%     72.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1309130     17.29%     89.36% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       477744      6.31%     95.67% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       132380      1.75%     97.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         9588      0.13%     97.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        76220      1.01%     98.55% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4297      0.06%     98.60% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19228      0.25%     98.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        86434      1.14%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7573527                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               86434                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12960079                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11648766                       # The number of ROB writes
system.cpu05.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     883887                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.002399                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.002399                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.499401                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.499401                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3894460                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1945046                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835795                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   295                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52025                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.938465                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1010973                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52087                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.409315                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       622083537                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.938465                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.936539                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.936539                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2300159                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2300159                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       922038                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        922038                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88871                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88871                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1010909                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1010909                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1010909                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1010909                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        70123                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        70123                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        42896                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        42896                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       113019                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       113019                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       113019                       # number of overall misses
system.cpu05.dcache.overall_misses::total       113019                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8490196791                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8490196791                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   5997177135                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   5997177135                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  14487373926                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  14487373926                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  14487373926                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  14487373926                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       992161                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       992161                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1123928                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1123928                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1123928                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1123928                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.070677                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.070677                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.325544                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.325544                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.100557                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.100557                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.100557                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.100557                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 121075.778147                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 121075.778147                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 139807.374464                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 139807.374464                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 128185.295623                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 128185.295623                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 128185.295623                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 128185.295623                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       196709                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          245                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6577                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    29.908621                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    22.272727                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        47899                       # number of writebacks
system.cpu05.dcache.writebacks::total           47899                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        49801                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        49801                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        10996                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        10996                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        60797                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        60797                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        60797                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        60797                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20322                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20322                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31900                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31900                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52222                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52222                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52222                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52222                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2501592768                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2501592768                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3806889777                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3806889777                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6308482545                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6308482545                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6308482545                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6308482545                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020483                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020483                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242094                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242094                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046464                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046464                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046464                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046464                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 123097.764393                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 123097.764393                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 119338.237524                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 119338.237524                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 120801.243633                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 120801.243633                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 120801.243633                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 120801.243633                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              85                       # number of replacements
system.cpu05.icache.tags.tagsinuse         329.925768                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1478.283224                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   329.925768                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.644386                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.644386                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358533                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358533                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678532                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678532                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678532                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678532                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678532                       # number of overall hits
system.cpu05.icache.overall_hits::total        678532                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          505                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          505                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          505                       # number of overall misses
system.cpu05.icache.overall_misses::total          505                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      9861534                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      9861534                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      9861534                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      9861534                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      9861534                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      9861534                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       679037                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       679037                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       679037                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       679037                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       679037                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       679037                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000744                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000744                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000744                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 19527.790099                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 19527.790099                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 19527.790099                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 19527.790099                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 19527.790099                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 19527.790099                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu05.icache.writebacks::total              85                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           46                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           46                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           46                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          459                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          459                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          459                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      7843716                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      7843716                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      7843716                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      7843716                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      7843716                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      7843716                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 17088.705882                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 17088.705882                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 17088.705882                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 17088.705882                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 17088.705882                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 17088.705882                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243392                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110383                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             475                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172675                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165941                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.100188                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66292                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1116535                       # DTB read hits
system.cpu06.dtb.read_misses                     6976                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1123511                       # DTB read accesses
system.cpu06.dtb.write_hits                    268682                       # DTB write hits
system.cpu06.dtb.write_misses                   57593                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                326275                       # DTB write accesses
system.cpu06.dtb.data_hits                    1385217                       # DTB hits
system.cpu06.dtb.data_misses                    64569                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1449786                       # DTB accesses
system.cpu06.itb.fetch_hits                    681489                       # ITB hits
system.cpu06.itb.fetch_misses                      73                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681562                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7948197                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10449                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6721082                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243392                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232233                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7844307                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37025                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        71112                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2029                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681489                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 191                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7946440                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.845798                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.202006                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6717924     84.54%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  25139      0.32%     84.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244174      3.07%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  20620      0.26%     88.19% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 249210      3.14%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  42455      0.53%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78784      0.99%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  81156      1.02%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 486978      6.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7946440                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030622                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.845611                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 182100                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6925308                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  257550                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              492081                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18289                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66253                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 230                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5907517                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 936                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18289                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 296099                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3189311                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         7596                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557885                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3806148                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5761471                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2107311                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1605792                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                65976                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096544                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8480273                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4463238                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4017031                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695309                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401235                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              172                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          159                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3315605                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111339                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439583                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361897                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         156629                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5747841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5492659                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5770                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       732994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7946440                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.691210                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.151162                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4598432     57.87%     57.87% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2222916     27.97%     85.84% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            689898      8.68%     94.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            190602      2.40%     96.92% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             96773      1.22%     98.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             53928      0.68%     98.82% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             34630      0.44%     99.25% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             20459      0.26%     99.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             38802      0.49%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7946440                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  5493     14.24%     14.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     14.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     14.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     14.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8233     21.35%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     35.59% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                24050     62.36%     97.95% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 789      2.05%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1475892     26.87%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712101     31.17%     58.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.52%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.56% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1125369     20.49%     94.05% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            326946      5.95%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5492659                       # Type of FU issued
system.cpu06.iq.rate                         0.691057                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     38565                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.007021                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13248710                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4653213                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2432274                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727383                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861470                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859537                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2663411                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867809                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2761                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570596                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301735                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       118782                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18289                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               1140149                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              717254                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5748884                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             104                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111339                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439583                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              155                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44677                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              566546                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                299                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5489802                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1123511                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2857                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         870                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1449786                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219607                       # Number of branches executed
system.cpu06.iew.exec_stores                   326275                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.690698                       # Inst execution rate
system.cpu06.iew.wb_sent                      5356961                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5291811                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4327832                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5625265                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.665788                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769356                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1763585                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             252                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7644618                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.520866                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.215783                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5517039     72.17%     72.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1312809     17.17%     89.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       480019      6.28%     95.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       132458      1.73%     97.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        10247      0.13%     97.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        77921      1.02%     98.51% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6304      0.08%     98.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19383      0.25%     98.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        88438      1.16%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7644618                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981823                       # Number of instructions committed
system.cpu06.commit.committedOps              3981823                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678591                       # Number of memory references committed
system.cpu06.commit.loads                      540743                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183247                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424512                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65804                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          414      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738878     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540757     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981823                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               88438                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13067900                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11721498                       # The number of ROB writes
system.cpu06.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     810399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981413                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981413                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.996326                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.996326                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.500920                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.500920                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3969436                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1968094                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835834                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   168                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54566                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.889732                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1019256                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54628                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.658124                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       769135797                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.889732                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.935777                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.935777                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2336329                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2336329                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       926682                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        926682                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92529                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92529                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1019211                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1019211                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1019211                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1019211                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        76243                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        76243                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45303                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45303                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       121546                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       121546                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       121546                       # number of overall misses
system.cpu06.dcache.overall_misses::total       121546                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8794685295                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8794685295                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6684431973                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6684431973                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        20898                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  15479117268                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  15479117268                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  15479117268                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  15479117268                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1002925                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1002925                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1140757                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1140757                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1140757                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1140757                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.076021                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.076021                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.328683                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.328683                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.106549                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.106549                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.106549                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.106549                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 115350.724591                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 115350.724591                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 147549.433216                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 147549.433216                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 127351.926579                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 127351.926579                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 127351.926579                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 127351.926579                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       212942                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          210                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8034                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.505103                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    19.090909                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        50024                       # number of writebacks
system.cpu06.dcache.writebacks::total           50024                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        53647                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        53647                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13137                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13137                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        66784                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        66784                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        66784                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        66784                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22596                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22596                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32166                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32166                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54762                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54762                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54762                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54762                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2652431049                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2652431049                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3892551828                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3892551828                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6544982877                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6544982877                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6544982877                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6544982877                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022530                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022530                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233371                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233371                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.048005                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.048005                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.048005                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.048005                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 117384.981811                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 117384.981811                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 121014.482000                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 121014.482000                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 119516.870768                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 119516.870768                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 119516.870768                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 119516.870768                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              47                       # number of replacements
system.cpu06.icache.tags.tagsinuse         307.127275                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            681057                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1694.171642                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   307.127275                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.599858                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.599858                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363380                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363380                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       681057                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        681057                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       681057                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         681057                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       681057                       # number of overall hits
system.cpu06.icache.overall_hits::total        681057                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          432                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          432                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          432                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          432                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          432                       # number of overall misses
system.cpu06.icache.overall_misses::total          432                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      9438930                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      9438930                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      9438930                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      9438930                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      9438930                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      9438930                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681489                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681489                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681489                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681489                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681489                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681489                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000634                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000634                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000634                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000634                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000634                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000634                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 21849.375000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 21849.375000                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 21849.375000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 21849.375000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 21849.375000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 21849.375000                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu06.icache.writebacks::total              47                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           30                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           30                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           30                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          402                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          402                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          402                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      7438527                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      7438527                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      7438527                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      7438527                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      7438527                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      7438527                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 18503.798507                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 18503.798507                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 18503.798507                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 18503.798507                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 18503.798507                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 18503.798507                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242514                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109481                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             526                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172356                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165863                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.232797                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66261                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1077211                       # DTB read hits
system.cpu07.dtb.read_misses                     7465                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1084676                       # DTB read accesses
system.cpu07.dtb.write_hits                    266109                       # DTB write hits
system.cpu07.dtb.write_misses                   58533                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                324642                       # DTB write accesses
system.cpu07.dtb.data_hits                    1343320                       # DTB hits
system.cpu07.dtb.data_misses                    65998                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1409318                       # DTB accesses
system.cpu07.itb.fetch_hits                    683525                       # ITB hits
system.cpu07.itb.fetch_misses                      78                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683603                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7887557                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            10619                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6741559                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242514                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232125                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7784162                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37741                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        70387                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2384                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683525                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 224                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7886456                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.854827                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.213446                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6656101     84.40%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  25081      0.32%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 245073      3.11%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  17809      0.23%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 250845      3.18%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  41055      0.52%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  79783      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  80120      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 490589      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7886456                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.030746                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.854708                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 182598                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6864295                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  259605                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              490946                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18625                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66284                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5913767                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1077                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18625                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 296374                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3133308                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         9470                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  559073                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3799219                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5765109                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2103782                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1609672                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                57762                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5099712                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8489691                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4472655                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017031                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674106                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1425606                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3312594                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1111099                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440665                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362965                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155978                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5751405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5451598                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5694                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1797357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       748388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7886456                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.691261                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.147441                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4552343     57.72%     57.72% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2217343     28.12%     85.84% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            687064      8.71%     94.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            194130      2.46%     97.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             90145      1.14%     98.16% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             52513      0.67%     98.82% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             34277      0.43%     99.26% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             20198      0.26%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             38443      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7886456                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5241     17.79%     17.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     17.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     17.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     17.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     17.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     17.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     27.94%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     45.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                15162     51.46%     97.18% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 830      2.82%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1475299     27.06%     27.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712119     31.41%     58.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.63%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1086454     19.93%     94.03% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            325375      5.97%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5451598                       # Type of FU issued
system.cpu07.iq.rate                         0.691164                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     29466                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.005405                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13097381                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4687498                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2425971                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727431                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861512                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859565                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2613227                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867833                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2777                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580430                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306826                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        81020                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18625                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               1118549                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              686078                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5752456                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             104                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1111099                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440665                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44176                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              536042                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          299                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                357                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5448759                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1084676                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2839                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         880                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1409318                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218321                       # Number of branches executed
system.cpu07.iew.exec_stores                   324642                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.690804                       # Inst execution rate
system.cpu07.iew.wb_sent                      5352127                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5285536                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4325742                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5632416                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.670111                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.768008                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1790232                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             281                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7581824                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.521595                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.213162                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5461947     72.04%     72.04% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1309704     17.27%     89.31% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       479044      6.32%     95.63% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       132607      1.75%     97.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         9300      0.12%     97.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        76571      1.01%     98.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6398      0.08%     98.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19438      0.26%     98.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        86815      1.15%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7581824                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954642                       # Number of instructions committed
system.cpu07.commit.committedOps              3954642                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664508                       # Number of memory references committed
system.cpu07.commit.loads                      530669                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181277                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397323                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65796                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725761     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530689     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954642                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               86815                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   13002295                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11723972                       # The number of ROB writes
system.cpu07.timesIdled                            55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     871039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954219                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954219                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.994719                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.994719                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.501324                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.501324                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3929468                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1965057                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835834                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   299                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52559                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.707945                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1019992                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52621                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.383744                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       659422458                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.707945                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.932937                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.932937                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2320599                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2320599                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       927911                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        927911                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        92018                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        92018                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1019929                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1019929                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1019929                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1019929                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        72155                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        72155                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        41797                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        41797                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       113952                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       113952                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       113952                       # number of overall misses
system.cpu07.dcache.overall_misses::total       113952                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8467575867                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8467575867                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5782330824                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5782330824                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        15093                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        34830                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  14249906691                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  14249906691                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  14249906691                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  14249906691                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1000066                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1000066                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1133881                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1133881                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1133881                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1133881                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.072150                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.072150                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.312349                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.312349                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.100497                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.100497                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.100497                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.100497                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 117352.586335                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 117352.586335                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 138343.202239                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 138343.202239                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 125051.834904                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 125051.834904                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 125051.834904                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 125051.834904                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       176265                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6391                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    27.580191                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     9.800000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        48347                       # number of writebacks
system.cpu07.dcache.writebacks::total           48347                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        51308                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        51308                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         9890                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         9890                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        61198                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        61198                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        61198                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        61198                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20847                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20847                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31907                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31907                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52754                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52754                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52754                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52754                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2483897967                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2483897967                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3793642482                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3793642482                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6277540449                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6277540449                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6277540449                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6277540449                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020846                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020846                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238441                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238441                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046525                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046525                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046525                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046525                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 119148.940711                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 119148.940711                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 118896.871596                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 118896.871596                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 118996.482712                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 118996.482712                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 118996.482712                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 118996.482712                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              86                       # number of replacements
system.cpu07.icache.tags.tagsinuse         328.839894                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            683025                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             460                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1484.836957                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   328.839894                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.642265                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.642265                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367510                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367510                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       683025                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        683025                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       683025                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         683025                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       683025                       # number of overall hits
system.cpu07.icache.overall_hits::total        683025                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          500                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          500                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          500                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          500                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          500                       # number of overall misses
system.cpu07.icache.overall_misses::total          500                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      8611137                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      8611137                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      8611137                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      8611137                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      8611137                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      8611137                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683525                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683525                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683525                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683525                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683525                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683525                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000732                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000732                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000732                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000732                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000732                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000732                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 17222.274000                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 17222.274000                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 17222.274000                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 17222.274000                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 17222.274000                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 17222.274000                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu07.icache.writebacks::total              86                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           40                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           40                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           40                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          460                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          460                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          460                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      7042626                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      7042626                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      7042626                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      7042626                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      7042626                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      7042626                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000673                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000673                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 15310.056522                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 15310.056522                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 15310.056522                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 15310.056522                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 15310.056522                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 15310.056522                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250619                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117291                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             491                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             178121                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169765                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.308807                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66429                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1238015                       # DTB read hits
system.cpu08.dtb.read_misses                     6984                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1244999                       # DTB read accesses
system.cpu08.dtb.write_hits                    280642                       # DTB write hits
system.cpu08.dtb.write_misses                   58637                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                339279                       # DTB write accesses
system.cpu08.dtb.data_hits                    1518657                       # DTB hits
system.cpu08.dtb.data_misses                    65621                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1584278                       # DTB accesses
system.cpu08.itb.fetch_hits                    689637                       # ITB hits
system.cpu08.itb.fetch_misses                      67                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689704                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        8017944                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10537                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6819355                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250619                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236194                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7916645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37317                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        68550                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1933                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689637                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 194                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          8016354                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.850680                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.208785                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6771582     84.47%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  27034      0.34%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 244471      3.05%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  20910      0.26%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252051      3.14%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42853      0.53%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79075      0.99%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  83294      1.04%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495084      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            8016354                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031257                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.850512                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 183623                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6983928                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  265499                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              496321                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18433                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66365                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 234                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5999009                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 944                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18433                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 299401                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3212726                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         8907                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567427                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3840910                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5851543                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 157                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2121605                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1636294                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                64956                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5165210                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8603091                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4586023                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754224                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1410986                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              233                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3351949                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141896                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451911                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362340                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177593                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               227                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5674660                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            6028                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1779120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       732546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      8016354                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.707885                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.179309                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4623085     57.67%     57.67% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2227529     27.79%     85.46% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            690983      8.62%     94.08% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            197830      2.47%     96.55% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            114141      1.42%     97.97% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             63718      0.79%     98.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             37385      0.47%     99.23% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             21253      0.27%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             40430      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       8016354                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5271      8.39%      8.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      8.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      8.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      8.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      8.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      8.39% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8235     13.11%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     21.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                47757     76.06%     97.57% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1528      2.43%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1522393     26.83%     26.83% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.83% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.83% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713173     30.19%     57.02% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     57.02% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     57.02% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     15.02%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.04% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1246784     21.97%     94.01% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            339947      5.99%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5674660                       # Type of FU issued
system.cpu08.iq.rate                         0.707745                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     62791                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.011065                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13704935                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754655                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2521895                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729558                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862561                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860619                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2868550                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868897                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2910                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574471                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303790                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       212140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18433                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               1155503                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              720350                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838913                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             106                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141896                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451911                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              209                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44983                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              569339                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          256                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                319                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5671856                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1244999                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2804                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         894                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1584278                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226326                       # Number of branches executed
system.cpu08.iew.exec_stores                   339279                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.707395                       # Inst execution rate
system.cpu08.iew.wb_sent                      5448727                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5382514                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4387206                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5691612                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.671309                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.770820                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1775165                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             266                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7715563                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.526123                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.230900                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5566385     72.14%     72.14% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1321448     17.13%     89.27% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       483420      6.27%     95.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       133012      1.72%     97.26% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        11549      0.15%     97.41% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        78320      1.02%     98.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8701      0.11%     98.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19812      0.26%     98.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        92916      1.20%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7715563                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059338                       # Number of instructions committed
system.cpu08.commit.committedOps              4059338                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715546                       # Number of memory references committed
system.cpu08.commit.loads                      567425                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189510                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501927                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65850                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778350     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567439     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148121      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059338                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               92916                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13221902                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11901222                       # The number of ROB writes
system.cpu08.timesIdled                            62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     740653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058899                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058899                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.975399                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.975399                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.506227                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.506227                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4185032                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2037903                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835872                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   177                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62258                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.637913                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1043358                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62319                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.742213                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       816419844                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.637913                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931842                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931842                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2426668                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2426668                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       946507                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        946507                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96807                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96807                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1043314                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1043314                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1043314                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1043314                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        87465                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        87465                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51298                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51298                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       138763                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       138763                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       138763                       # number of overall misses
system.cpu08.dcache.overall_misses::total       138763                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   8933840433                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   8933840433                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   7046267522                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   7046267522                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  15980107955                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  15980107955                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  15980107955                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  15980107955                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1033972                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1033972                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148105                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148105                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1182077                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1182077                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1182077                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1182077                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.084591                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.084591                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.346362                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.346362                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.117389                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.117389                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.117389                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.117389                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 102141.890276                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 102141.890276                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 137359.497875                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 137359.497875                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 115161.159351                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 115161.159351                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 115161.159351                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 115161.159351                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       267307                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          334                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14512                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.419722                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    25.692308                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        57614                       # number of writebacks
system.cpu08.dcache.writebacks::total           57614                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        58114                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        58114                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18185                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18185                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        76299                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        76299                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        76299                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        76299                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29351                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29351                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33113                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33113                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62464                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62464                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62464                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62464                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2771770239                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2771770239                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4024532765                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4024532765                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6796303004                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6796303004                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6796303004                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6796303004                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028387                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028387                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223578                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223578                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.052843                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.052843                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.052843                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.052843                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 94435.291438                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 94435.291438                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 121539.358107                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 121539.358107                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 108803.518891                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 108803.518891                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 108803.518891                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 108803.518891                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         306.903247                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689201                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1714.430348                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   306.903247                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.599420                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.599420                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379676                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379676                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689201                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689201                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689201                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689201                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689201                       # number of overall hits
system.cpu08.icache.overall_hits::total        689201                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          436                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          436                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          436                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          436                       # number of overall misses
system.cpu08.icache.overall_misses::total          436                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      9279873                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      9279873                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      9279873                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      9279873                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      9279873                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      9279873                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689637                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689637                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689637                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689637                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689637                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689637                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000632                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000632                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000632                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000632                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000632                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000632                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 21284.112385                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 21284.112385                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 21284.112385                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 21284.112385                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 21284.112385                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 21284.112385                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           34                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           34                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           34                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          402                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          402                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          402                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      7531407                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      7531407                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      7531407                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      7531407                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      7531407                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      7531407                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 18734.843284                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 18734.843284                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 18734.843284                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 18734.843284                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 18734.843284                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 18734.843284                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239551                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106535                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             529                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169953                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163969                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.479027                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66259                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1068369                       # DTB read hits
system.cpu09.dtb.read_misses                     6551                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1074920                       # DTB read accesses
system.cpu09.dtb.write_hits                    263321                       # DTB write hits
system.cpu09.dtb.write_misses                   57940                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                321261                       # DTB write accesses
system.cpu09.dtb.data_hits                    1331690                       # DTB hits
system.cpu09.dtb.data_misses                    64491                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1396181                       # DTB accesses
system.cpu09.itb.fetch_hits                    677783                       # ITB hits
system.cpu09.itb.fetch_misses                      70                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677853                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7792695                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6675059                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239551                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230229                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7692251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37151                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        67619                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2120                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677783                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 217                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7791662                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.856693                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.214505                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6572584     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23852      0.31%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243367      3.12%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18752      0.24%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249245      3.20%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40885      0.52%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78717      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79570      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484690      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7791662                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030740                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.856579                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 181757                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6780266                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254654                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              489034                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18332                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66255                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5860459                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1057                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18332                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 294788                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3082757                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         9942                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  553018                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3765206                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5714158                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2087004                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1598566                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                48717                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5061043                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417684                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400652                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4017027                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658737                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1402306                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3297105                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095483                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433719                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360756                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         155429                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5414515                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            6030                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       728890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7791662                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.694911                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.140971                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4464292     57.30%     57.30% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2214149     28.42%     85.71% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            688708      8.84%     94.55% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            195010      2.50%     97.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             92372      1.19%     98.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             49119      0.63%     98.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             31015      0.40%     99.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             19229      0.25%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37768      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7791662                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3048     11.15%     11.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     11.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     11.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     11.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     11.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     11.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     30.11%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     41.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15334     56.09%     97.36% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 723      2.64%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1452359     26.82%     26.82% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.82% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.82% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711073     31.60%     58.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.74%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1076809     19.89%     94.05% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            321923      5.95%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5414515                       # Type of FU issued
system.cpu09.iq.rate                         0.694819                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     27337                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.005049                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12928735                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4608072                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2388583                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725324                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860414                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858515                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2575069                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866779                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2764                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570958                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301928                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        85010                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18332                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               1025430                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              737777                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701427                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              92                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095483                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433719                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              142                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44088                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              587946                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          297                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                348                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5411677                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1074920                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2838                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         866                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1396181                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215590                       # Number of branches executed
system.cpu09.iew.exec_stores                   321261                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.694455                       # Inst execution rate
system.cpu09.iew.wb_sent                      5312140                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5247098                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4298378                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5594652                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.673335                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.768301                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1765428                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             286                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7493097                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.524900                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.215532                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5381129     71.81%     71.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306767     17.44%     89.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476912      6.36%     95.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131551      1.76%     97.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10433      0.14%     97.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75412      1.01%     98.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4337      0.06%     98.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19376      0.26%     98.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87180      1.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7493097                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933130                       # Number of instructions committed
system.cpu09.commit.committedOps              3933130                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656316                       # Number of memory references committed
system.cpu09.commit.loads                      524525                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179229                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375806                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65796                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713460     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524545     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933130                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87180                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12870709                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11628039                       # The number of ROB writes
system.cpu09.timesIdled                            60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     965901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932706                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932706                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.981510                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.981510                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.504666                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.504666                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3877682                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1934750                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835838                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   321                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52445                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.466659                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1012512                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52507                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.283372                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       696006729                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.466659                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.929167                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.929167                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2291976                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2291976                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       921888                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        921888                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        90562                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        90562                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1012450                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1012450                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1012450                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1012450                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        65970                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        65970                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        41205                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41205                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       107175                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       107175                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       107175                       # number of overall misses
system.cpu09.dcache.overall_misses::total       107175                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   6990381000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   6990381000                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5555433699                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5555433699                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        45279                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        45279                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12545814699                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12545814699                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12545814699                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12545814699                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       987858                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       987858                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1119625                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1119625                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1119625                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1119625                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.066781                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.066781                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.312711                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.312711                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.095724                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.095724                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.095724                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.095724                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 105963.028649                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 105963.028649                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 134824.261594                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 134824.261594                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  7546.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 117059.152778                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 117059.152778                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 117059.152778                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 117059.152778                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       196708                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6638                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    29.633625                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    32.750000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49183                       # number of writebacks
system.cpu09.dcache.writebacks::total           49183                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        45311                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        45311                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         9220                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         9220                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        54531                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        54531                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        54531                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        54531                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20659                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20659                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31985                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31985                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52644                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52644                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52644                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52644                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2386541151                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2386541151                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3819853747                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3819853747                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        38313                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        38313                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6206394898                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6206394898                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6206394898                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6206394898                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020913                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020913                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242739                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242739                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047019                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047019                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047019                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047019                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 115520.652064                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 115520.652064                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 119426.410724                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 119426.410724                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 117893.680153                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 117893.680153                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 117893.680153                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 117893.680153                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              85                       # number of replacements
system.cpu09.icache.tags.tagsinuse         326.497748                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677282                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1478.781659                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   326.497748                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.637691                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.637691                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1356024                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1356024                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677282                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677282                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677282                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677282                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677282                       # number of overall hits
system.cpu09.icache.overall_hits::total        677282                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          501                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          501                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          501                       # number of overall misses
system.cpu09.icache.overall_misses::total          501                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      8553087                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      8553087                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      8553087                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      8553087                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      8553087                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      8553087                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677783                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677783                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677783                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677783                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677783                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677783                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000739                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000739                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000739                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000739                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000739                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000739                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 17072.029940                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 17072.029940                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 17072.029940                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 17072.029940                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 17072.029940                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 17072.029940                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu09.icache.writebacks::total              85                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           43                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           43                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           43                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          458                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          458                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          458                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      7035660                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      7035660                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      7035660                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      7035660                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      7035660                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      7035660                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 15361.703057                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 15361.703057                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 15361.703057                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 15361.703057                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 15361.703057                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 15361.703057                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243391                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110469                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             475                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172714                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                165991                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.107438                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66251                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            51                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             51                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1109933                       # DTB read hits
system.cpu10.dtb.read_misses                     6749                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1116682                       # DTB read accesses
system.cpu10.dtb.write_hits                    270014                       # DTB write hits
system.cpu10.dtb.write_misses                   58469                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                328483                       # DTB write accesses
system.cpu10.dtb.data_hits                    1379947                       # DTB hits
system.cpu10.dtb.data_misses                    65218                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1445165                       # DTB accesses
system.cpu10.itb.fetch_hits                    681602                       # ITB hits
system.cpu10.itb.fetch_misses                      73                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681675                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7937938                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6723813                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243391                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232242                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7834767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37059                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        70747                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2041                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681602                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 193                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7936707                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.847179                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.203708                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6708220     84.52%     84.52% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24334      0.31%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244782      3.08%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19419      0.24%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 252137      3.18%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  39797      0.50%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  79651      1.00%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80717      1.02%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 487650      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7936707                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.030662                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.847048                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 182343                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6915727                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  257028                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              492558                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18304                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66235                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5908839                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 964                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18304                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 296112                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3180331                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         7940                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557902                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3805371                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5762617                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2115583                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1602295                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                69174                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5097447                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8482131                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4465014                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017113                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695367                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402080                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              168                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          154                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3317242                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111899                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439924                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          363157                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         155833                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5749745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5491441                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5885                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       725037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7936707                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.691904                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.149924                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4586555     57.79%     57.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2225212     28.04%     85.83% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            689285      8.68%     94.51% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            192700      2.43%     96.94% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             95632      1.20%     98.14% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             53799      0.68%     98.82% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             34760      0.44%     99.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             20636      0.26%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             38128      0.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7936707                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  5416     14.96%     14.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     14.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     14.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     14.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     14.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     14.96% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8234     22.75%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     37.71% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21713     59.99%     97.70% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 832      2.30%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1479197     26.94%     26.94% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.94% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.94% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712145     31.18%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.52%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.64% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1118544     20.37%     94.01% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            329192      5.99%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5491441                       # Type of FU issued
system.cpu10.iq.rate                         0.691797                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     36195                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006591                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13234163                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4656827                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2439692                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727506                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861587                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859592                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2659762                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867870                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2939                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571150                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302076                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       109572                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18304                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               1138892                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              708672                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5750766                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              85                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111899                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439924                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              151                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44612                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              557663                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          237                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                289                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5488550                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1116682                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2891                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         852                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1445165                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219687                       # Number of branches executed
system.cpu10.iew.exec_stores                   328483                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.691433                       # Inst execution rate
system.cpu10.iew.wb_sent                      5365101                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5299284                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4332508                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5631254                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.667589                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769368                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1764783                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             250                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7635066                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.521526                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.216796                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5508106     72.14%     72.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1312360     17.19%     89.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       479713      6.28%     95.61% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       132510      1.74%     97.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        10194      0.13%     97.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        77776      1.02%     98.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6421      0.08%     98.59% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19499      0.26%     98.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        88487      1.16%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7635066                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981887                       # Number of instructions committed
system.cpu10.commit.committedOps              3981887                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678597                       # Number of memory references committed
system.cpu10.commit.loads                      540749                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183253                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424536                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65805                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738896     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540763     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981887                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               88487                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   13059314                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11724212                       # The number of ROB writes
system.cpu10.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     820658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981476                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981476                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.993717                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.993717                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.501576                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.501576                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3972365                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1974038                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   170                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54097                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.396992                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1023259                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54158                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.893958                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       714437604                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.396992                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.928078                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.928078                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2340265                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2340265                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       929041                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        929041                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        94174                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        94174                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1023215                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1023215                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1023215                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1023215                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        76087                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        76087                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        43658                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        43658                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       119745                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       119745                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       119745                       # number of overall misses
system.cpu10.dcache.overall_misses::total       119745                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8723027214                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8723027214                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   5945336072                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   5945336072                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  14668363286                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  14668363286                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  14668363286                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  14668363286                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1005128                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1005128                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1142960                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1142960                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1142960                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1142960                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.075699                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.075699                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.316748                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.316748                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.104767                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.104767                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.104767                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.104767                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 114645.435015                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 114645.435015                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 136179.762518                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 136179.762518                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 122496.666132                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 122496.666132                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 122496.666132                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 122496.666132                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       218727                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          146                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7675                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    28.498632                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    20.857143                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        49639                       # number of writebacks
system.cpu10.dcache.writebacks::total           49639                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        53956                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        53956                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11496                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11496                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        65452                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        65452                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        65452                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        65452                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22131                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22131                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32162                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32162                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54293                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54293                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54293                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54293                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2620855332                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2620855332                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3879109540                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3879109540                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6499964872                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6499964872                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6499964872                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6499964872                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022018                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022018                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233342                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233342                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047502                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047502                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047502                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047502                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 118424.623017                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 118424.623017                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 120611.577016                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 120611.577016                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 119720.127309                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 119720.127309                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 119720.127309                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 119720.127309                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              47                       # number of replacements
system.cpu10.icache.tags.tagsinuse         305.755316                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681159                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             403                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1690.220844                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   305.755316                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.597178                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.597178                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363607                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363607                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681159                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681159                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681159                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681159                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681159                       # number of overall hits
system.cpu10.icache.overall_hits::total        681159                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          443                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          443                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          443                       # number of overall misses
system.cpu10.icache.overall_misses::total          443                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      9113850                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9113850                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      9113850                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9113850                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      9113850                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9113850                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681602                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681602                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681602                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681602                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681602                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681602                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000650                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000650                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000650                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000650                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000650                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000650                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 20573.024831                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 20573.024831                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 20573.024831                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 20573.024831                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 20573.024831                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 20573.024831                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu10.icache.writebacks::total              47                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           40                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           40                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           40                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          403                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          403                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          403                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      6907950                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      6907950                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      6907950                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      6907950                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      6907950                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      6907950                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000591                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000591                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 17141.315136                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 17141.315136                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 17141.315136                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 17141.315136                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 17141.315136                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 17141.315136                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241902                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108833                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             533                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171748                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165246                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.214221                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66278                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1078655                       # DTB read hits
system.cpu11.dtb.read_misses                     7450                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1086105                       # DTB read accesses
system.cpu11.dtb.write_hits                    266906                       # DTB write hits
system.cpu11.dtb.write_misses                   58668                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                325574                       # DTB write accesses
system.cpu11.dtb.data_hits                    1345561                       # DTB hits
system.cpu11.dtb.data_misses                    66118                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1411679                       # DTB accesses
system.cpu11.itb.fetch_hits                    681106                       # ITB hits
system.cpu11.itb.fetch_misses                      80                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681186                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7789657                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6712291                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241902                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231525                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7684962                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37369                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        71881                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2437                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681106                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 226                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7788723                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.861796                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.220155                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6562667     84.26%     84.26% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24517      0.31%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244200      3.14%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19622      0.25%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249681      3.21%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41369      0.53%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  79072      1.02%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  80253      1.03%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487342      6.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7788723                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.031054                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.861693                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183026                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6767260                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  256721                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              491396                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18439                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66287                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 253                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5893408                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1062                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18439                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 296364                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3036522                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10587                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  557003                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3797927                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5745565                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  53                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2083879                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1615303                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                65341                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084364                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8460062                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4442963                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017094                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410204                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              165                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3302995                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104914                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437362                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360164                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         154550                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5732192                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5448587                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5805                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1778088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       728879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7788723                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.699548                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.149907                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4458542     57.24%     57.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2211492     28.39%     85.64% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            684147      8.78%     94.42% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            196775      2.53%     96.95% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             96335      1.24%     98.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             51594      0.66%     98.85% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31822      0.41%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19894      0.26%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             38122      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7788723                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2813      9.87%      9.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     28.90%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.78% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16821     59.04%     97.82% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 622      2.18%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1469958     26.98%     26.98% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.98% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.98% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712145     31.42%     58.40% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.40% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.40% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.64%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.05% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1087856     19.97%     94.01% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            326265      5.99%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5448587                       # Type of FU issued
system.cpu11.iq.rate                         0.699464                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28490                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005229                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         12992688                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648979                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2419559                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727504                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861545                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859594                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2609203                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867870                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2886                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574239                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303523                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        85741                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18439                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                999440                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              718851                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5733258                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             120                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104914                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437362                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              146                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44092                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              568941                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           59                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          294                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                353                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5445789                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1086105                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2798                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         892                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1411679                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217922                       # Number of branches executed
system.cpu11.iew.exec_stores                   325574                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.699105                       # Inst execution rate
system.cpu11.iew.wb_sent                      5345887                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5279153                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4318261                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5620455                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.677713                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768312                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1772612                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             288                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7484860                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.528360                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.223199                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5370505     71.75%     71.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305152     17.44%     89.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       478002      6.39%     95.58% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131433      1.76%     97.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10401      0.14%     97.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74793      1.00%     98.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6572      0.09%     98.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        19770      0.26%     98.82% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        88232      1.18%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7484860                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               88232                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12888785                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11686589                       # The number of ROB writes
system.cpu11.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     968939                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.969932                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.969932                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.507632                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.507632                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3923280                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1958646                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   315                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52310                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.237660                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1024365                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52372                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.559402                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       732961359                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.237660                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.925588                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.925588                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2315184                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2315184                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       932364                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        932364                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91939                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91939                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           25                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1024303                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1024303                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1024303                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1024303                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        65119                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        65119                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        41876                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        41876                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       106995                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       106995                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       106995                       # number of overall misses
system.cpu11.dcache.overall_misses::total       106995                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6691002057                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6691002057                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5658262015                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5658262015                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        19737                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        34830                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12349264072                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12349264072                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12349264072                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12349264072                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       997483                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       997483                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1131298                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1131298                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1131298                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1131298                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.065283                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.065283                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.312940                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.312940                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.094577                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.094577                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.094577                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.094577                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 102750.380949                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 102750.380949                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 135119.448252                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 135119.448252                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 115419.076331                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 115419.076331                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 115419.076331                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 115419.076331                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       195024                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          210                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6596                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    29.567010                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        49030                       # number of writebacks
system.cpu11.dcache.writebacks::total           49030                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        44500                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        44500                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         9991                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         9991                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        54491                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        54491                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        54491                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        54491                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20619                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20619                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31885                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31885                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52504                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52504                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52504                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52504                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2345531148                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2345531148                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3768214423                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3768214423                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6113745571                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6113745571                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6113745571                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6113745571                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020671                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020671                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238277                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238277                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046410                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046410                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046410                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046410                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 113755.814928                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 113755.814928                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 118181.415180                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 118181.415180                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 116443.424710                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 116443.424710                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 116443.424710                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 116443.424710                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              86                       # number of replacements
system.cpu11.icache.tags.tagsinuse         325.280945                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680604                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1482.797386                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   325.280945                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.635314                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.635314                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362671                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362671                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680604                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680604                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680604                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680604                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680604                       # number of overall hits
system.cpu11.icache.overall_hits::total        680604                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          502                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          502                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          502                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          502                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          502                       # number of overall misses
system.cpu11.icache.overall_misses::total          502                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7484967                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7484967                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7484967                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7484967                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7484967                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7484967                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681106                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681106                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681106                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681106                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681106                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681106                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000737                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000737                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000737                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000737                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000737                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000737                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 14910.292829                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 14910.292829                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 14910.292829                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 14910.292829                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 14910.292829                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 14910.292829                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu11.icache.writebacks::total              86                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           43                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           43                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           43                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          459                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          459                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          459                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      6539913                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      6539913                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      6539913                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      6539913                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      6539913                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      6539913                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 14248.176471                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 14248.176471                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 14248.176471                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 14248.176471                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 14248.176471                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 14248.176471                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248654                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115247                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             600                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176671                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168411                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.324643                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66421                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           102                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1202622                       # DTB read hits
system.cpu12.dtb.read_misses                     6876                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1209498                       # DTB read accesses
system.cpu12.dtb.write_hits                    278778                       # DTB write hits
system.cpu12.dtb.write_misses                   58989                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                337767                       # DTB write accesses
system.cpu12.dtb.data_hits                    1481400                       # DTB hits
system.cpu12.dtb.data_misses                    65865                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1547265                       # DTB accesses
system.cpu12.itb.fetch_hits                    686646                       # ITB hits
system.cpu12.itb.fetch_misses                      76                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686722                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7903474                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6778958                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248654                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234834                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7799054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37345                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        69275                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1992                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686646                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 257                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7900242                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.858070                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.216191                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6661961     84.33%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25549      0.32%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245383      3.11%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20856      0.26%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251271      3.18%     91.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  42046      0.53%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79523      1.01%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81601      1.03%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 492052      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7900242                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031461                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.857719                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 184826                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6870763                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260473                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              496492                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18413                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66433                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 269                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5962323                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1083                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18413                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300471                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3081950                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         9407                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  563285                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3857441                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815415                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 112                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2098852                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1666179                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                67357                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5136911                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8552072                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4534904                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017163                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733337                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403574                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              228                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3341378                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128836                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446296                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          363928                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190134                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801790                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               238                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5623801                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5643                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       716245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7900242                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.711852                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.169105                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4512030     57.11%     57.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2226948     28.19%     85.30% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            695492      8.80%     94.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            199681      2.53%     96.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            114893      1.45%     98.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             57650      0.73%     98.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             34728      0.44%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             19924      0.25%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             38896      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7900242                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2862      5.50%      5.50% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8236     15.82%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     21.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                40209     77.22%     98.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 766      1.47%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1508365     26.82%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713195     30.46%     57.28% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.28% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.28% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852365     15.16%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.44% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1211416     21.54%     93.98% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            338450      6.02%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5623801                       # Type of FU issued
system.cpu12.iq.rate                         0.711561                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     52073                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009259                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13475873                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4709326                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2496726                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729687                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862684                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860676                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2806908                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868962                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2782                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571418                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302141                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       184939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18413                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               1026329                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              731471                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5802989                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             113                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128836                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446296                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              202                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44704                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              580543                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           71                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          340                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                411                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5620797                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1209498                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            3004                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         961                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1547265                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224277                       # Number of branches executed
system.cpu12.iew.exec_stores                   337767                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.711181                       # Inst execution rate
system.cpu12.iew.wb_sent                      5423875                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5357402                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4367105                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5666935                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.677854                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770629                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1767190                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             341                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7599700                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.530627                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.234022                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5462449     71.88%     71.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1314535     17.30%     89.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       481191      6.33%     95.51% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       132042      1.74%     97.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        11839      0.16%     97.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        77219      1.02%     98.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8616      0.11%     98.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        20055      0.26%     98.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        91754      1.21%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7599700                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032607                       # Number of instructions committed
system.cpu12.commit.committedOps              4032607                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701573                       # Number of memory references committed
system.cpu12.commit.loads                      557418                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187615                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475114                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65852                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765506     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557440     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144155      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032607                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               91754                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13073821                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11830842                       # The number of ROB writes
system.cpu12.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          3232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     855122                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032129                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032129                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.960124                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.960124                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.510172                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.510172                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4124818                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2016872                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016096                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835916                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   343                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58387                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.153722                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1045196                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58449                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.882188                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       753983586                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.153722                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.924277                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.924277                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2396666                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2396666                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       948895                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        948895                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        96231                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        96231                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           28                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1045126                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1045126                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1045126                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1045126                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        75960                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        75960                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        47897                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        47897                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            4                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       123857                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       123857                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       123857                       # number of overall misses
system.cpu12.dcache.overall_misses::total       123857                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   7127855010                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   7127855010                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6658616130                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6658616130                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        27864                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        41796                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  13786471140                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  13786471140                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  13786471140                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  13786471140                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1024855                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1024855                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1168983                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1168983                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1168983                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1168983                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.074118                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.074118                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.332323                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.332323                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.105953                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.105953                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.105953                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.105953                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 93836.953791                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 93836.953791                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 139019.482013                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 139019.482013                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         6966                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  5970.857143                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  5970.857143                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 111309.583956                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 111309.583956                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 111309.583956                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 111309.583956                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       260871                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          251                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11393                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.897481                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    22.818182                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54711                       # number of writebacks
system.cpu12.dcache.writebacks::total           54711                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        50226                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        50226                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15026                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15026                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        65252                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        65252                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        65252                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        65252                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25734                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25734                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32871                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32871                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58605                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58605                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58605                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58605                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2586636018                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2586636018                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   3978347394                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   3978347394                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6564983412                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6564983412                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6564983412                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6564983412                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025110                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025110                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.228068                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.228068                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050133                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050133                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050133                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050133                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 100514.339706                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 100514.339706                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 121029.095373                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 121029.095373                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  4809.857143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  4809.857143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 112020.875557                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 112020.875557                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 112020.875557                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 112020.875557                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             106                       # number of replacements
system.cpu12.icache.tags.tagsinuse         340.732399                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            686101                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             495                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1386.062626                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   340.732399                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.665493                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.665493                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373787                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373787                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       686101                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        686101                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       686101                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         686101                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       686101                       # number of overall hits
system.cpu12.icache.overall_hits::total        686101                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          545                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          545                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          545                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          545                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          545                       # number of overall misses
system.cpu12.icache.overall_misses::total          545                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     15375123                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     15375123                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     15375123                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     15375123                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     15375123                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     15375123                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686646                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686646                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686646                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686646                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686646                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686646                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000794                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000794                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000794                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000794                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000794                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000794                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 28211.234862                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 28211.234862                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 28211.234862                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 28211.234862                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 28211.234862                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 28211.234862                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          106                       # number of writebacks
system.cpu12.icache.writebacks::total             106                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           50                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           50                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           50                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          495                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          495                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          495                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          495                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     11410308                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     11410308                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     11410308                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     11410308                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     11410308                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     11410308                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000721                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000721                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000721                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 23051.127273                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 23051.127273                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 23051.127273                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 23051.127273                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 23051.127273                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 23051.127273                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240625                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107802                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             466                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170573                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164449                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.409748                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66203                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1071165                       # DTB read hits
system.cpu13.dtb.read_misses                     6793                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1077958                       # DTB read accesses
system.cpu13.dtb.write_hits                    265692                       # DTB write hits
system.cpu13.dtb.write_misses                   57984                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                323676                       # DTB write accesses
system.cpu13.dtb.data_hits                    1336857                       # DTB hits
system.cpu13.dtb.data_misses                    64777                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1401634                       # DTB accesses
system.cpu13.itb.fetch_hits                    677968                       # ITB hits
system.cpu13.itb.fetch_misses                      75                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678043                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7783414                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10436                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677410                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240625                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230652                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7679818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36807                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        71477                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2087                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  677968                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 195                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7782253                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.858030                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.215431                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6561623     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24359      0.31%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243714      3.13%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19551      0.25%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249160      3.20%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  41138      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78806      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79412      1.02%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484490      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7782253                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030915                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.857902                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 181790                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6766051                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  253623                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              491130                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18182                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66189                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 230                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868839                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 936                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18182                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295325                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3044459                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         9632                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553511                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3789667                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5723536                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  53                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2086926                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1607842                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                65034                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067088                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427277                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410155                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017118                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393507                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              145                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          131                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3307354                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1097976                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433851                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          356764                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         164607                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710297                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               147                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5428914                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5699                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1756975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       719836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7782253                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.697602                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.145678                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4453400     57.23%     57.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2213345     28.44%     85.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            687339      8.83%     94.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            196582      2.53%     97.02% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             92472      1.19%     98.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             49861      0.64%     98.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             31478      0.40%     99.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             19124      0.25%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38652      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7782253                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2677      9.59%      9.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      9.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      9.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      9.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      9.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      9.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8234     29.51%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     39.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16486     59.09%     98.19% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 504      1.81%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1460390     26.90%     26.90% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.90% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712104     31.54%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.70%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1079729     19.89%     94.03% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            324328      5.97%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5428914                       # Type of FU issued
system.cpu13.iq.rate                         0.697498                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27901                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005139                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12946210                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4605946                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2403635                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727471                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861535                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859574                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2588960                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867851                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3026                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567499                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300117                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        83408                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18182                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                996564                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              731022                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711284                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              95                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1097976                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433851                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44127                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              581104                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          245                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                294                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5426198                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1077958                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2716                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         840                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1401634                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217209                       # Number of branches executed
system.cpu13.iew.exec_stores                   323676                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.697149                       # Inst execution rate
system.cpu13.iew.wb_sent                      5328515                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5263209                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4304910                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5599221                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.676208                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.768841                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1754906                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             245                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7481199                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.528506                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.222429                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5365570     71.72%     71.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306833     17.47%     89.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477726      6.39%     95.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131399      1.76%     97.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10264      0.14%     97.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75625      1.01%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6333      0.08%     98.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19391      0.26%     98.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88058      1.18%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7481199                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88058                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12869469                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11647087                       # The number of ROB writes
system.cpu13.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     975182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.968756                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.968756                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.507935                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.507935                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3895447                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1944914                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016044                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   160                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52299                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.042921                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1018448                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52361                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.450507                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       909280107                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.042921                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.922546                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.922546                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2304452                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2304452                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       927868                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        927868                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90536                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90536                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1018404                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1018404                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1018404                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1018404                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        64372                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        64372                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        43182                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        43182                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       107554                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       107554                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       107554                       # number of overall misses
system.cpu13.dcache.overall_misses::total       107554                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6623644320                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6623644320                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6023161448                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6023161448                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12646805768                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12646805768                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12646805768                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12646805768                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       992240                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       992240                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1125958                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1125958                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1125958                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1125958                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.064875                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.064875                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.322933                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.322933                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.095522                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.095522                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.095522                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.095522                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 102896.357422                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 102896.357422                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 139483.151498                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 139483.151498                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         5418                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         5418                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 117585.638544                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 117585.638544                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 117585.638544                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 117585.638544                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       193942                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          305                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6727                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    28.830385                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    33.888889                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49089                       # number of writebacks
system.cpu13.dcache.writebacks::total           49089                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        43812                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        43812                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11259                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11259                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        55071                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        55071                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        55071                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        55071                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20560                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20560                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31923                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31923                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52483                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52483                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52483                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52483                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2342576403                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2342576403                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3809669136                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3809669136                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6152245539                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6152245539                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6152245539                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6152245539                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020721                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020721                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238734                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238734                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046612                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046612                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046612                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046612                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 113938.541002                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 113938.541002                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 119339.320741                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 119339.320741                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 117223.587428                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 117223.587428                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 117223.587428                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 117223.587428                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              47                       # number of replacements
system.cpu13.icache.tags.tagsinuse         304.761064                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677525                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1685.385572                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   304.761064                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.595236                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.595236                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356338                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356338                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677525                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677525                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677525                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677525                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677525                       # number of overall hits
system.cpu13.icache.overall_hits::total        677525                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          443                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          443                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          443                       # number of overall misses
system.cpu13.icache.overall_misses::total          443                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8070111                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8070111                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8070111                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8070111                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8070111                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8070111                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       677968                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       677968                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       677968                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       677968                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       677968                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       677968                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000653                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000653                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000653                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000653                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000653                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000653                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 18216.954853                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 18216.954853                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 18216.954853                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 18216.954853                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 18216.954853                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 18216.954853                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu13.icache.writebacks::total              47                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           41                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           41                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           41                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          402                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          402                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          402                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      6849900                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      6849900                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      6849900                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      6849900                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      6849900                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      6849900                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000593                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000593                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000593                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 17039.552239                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 17039.552239                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 17039.552239                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 17039.552239                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 17039.552239                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 17039.552239                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245443                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112327                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             541                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174147                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166495                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.606011                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66300                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1120106                       # DTB read hits
system.cpu14.dtb.read_misses                     6836                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1126942                       # DTB read accesses
system.cpu14.dtb.write_hits                    270647                       # DTB write hits
system.cpu14.dtb.write_misses                   57035                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                327682                       # DTB write accesses
system.cpu14.dtb.data_hits                    1390753                       # DTB hits
system.cpu14.dtb.data_misses                    63871                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1454624                       # DTB accesses
system.cpu14.itb.fetch_hits                    681560                       # ITB hits
system.cpu14.itb.fetch_misses                      84                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681644                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7874698                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            10676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6718486                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245443                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232796                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7771452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36819                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        70005                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2528                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681560                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 218                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7873104                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.853347                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.209892                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6644281     84.39%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  25063      0.32%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244578      3.11%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20710      0.26%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 250614      3.18%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41505      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79338      1.01%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  79992      1.02%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 487023      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7873104                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031169                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.853174                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 183750                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6850591                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  255727                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              494869                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18162                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66317                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5912215                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1079                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18162                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298853                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3097470                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         8068                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  557605                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3822941                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5767911                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  21                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2091467                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1637986                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                62992                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099787                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8484664                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4467452                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017207                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711361                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388426                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              183                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          169                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3331137                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112243                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438929                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359908                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         148296                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5754158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               191                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5506371                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5903                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       720460                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7873104                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.699390                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.151708                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4516292     57.36%     57.36% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2223288     28.24%     85.60% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            692309      8.79%     94.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            197836      2.51%     96.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4             99213      1.26%     98.17% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             53255      0.68%     98.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             32980      0.42%     99.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19498      0.25%     99.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38433      0.49%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7873104                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  3037      8.32%      8.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      8.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      8.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      8.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      8.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8237     22.57%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     30.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24609     67.43%     98.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 614      1.68%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1483659     26.94%     26.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713224     31.11%     58.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.48%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.54% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1128730     20.50%     94.04% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            328383      5.96%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5506371                       # Type of FU issued
system.cpu14.iq.rate                         0.699249                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     36497                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006628                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13198496                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4642135                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2445322                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729750                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862788                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860700                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2673872                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868992                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2712                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565148                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298929                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       120177                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18162                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               1032750                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              743279                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755246                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             108                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112243                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438929                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              164                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44544                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              592784                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          305                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                367                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5503542                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1126942                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2829                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         897                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1454624                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221625                       # Number of branches executed
system.cpu14.iew.exec_stores                   327682                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.698889                       # Inst execution rate
system.cpu14.iew.wb_sent                      5370468                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5306022                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4329880                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5623612                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.673806                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.769946                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1747285                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             294                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7574478                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.528655                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.227362                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5443946     71.87%     71.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1312440     17.33%     89.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       480032      6.34%     95.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131566      1.74%     97.27% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11100      0.15%     97.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77931      1.03%     98.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8576      0.11%     98.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19522      0.26%     98.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        89365      1.18%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7574478                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004287                       # Number of instructions committed
system.cpu14.commit.committedOps              4004287                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687095                       # Number of memory references committed
system.cpu14.commit.loads                      547095                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185446                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446856                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65821                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          447      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751701     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547115     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       140000      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004287                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               89365                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   13005233                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11731742                       # The number of ROB writes
system.cpu14.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     883898                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003844                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003844                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.966784                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.966784                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.508444                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.508444                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3985084                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1976528                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016098                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835916                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   289                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55122                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.925116                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1030597                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55184                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.675649                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       788115825                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.925116                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.920705                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.920705                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2346718                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2346718                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       934922                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        934922                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95610                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95610                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           25                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1030532                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1030532                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1030532                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1030532                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        70763                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        70763                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44366                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44366                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       115129                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       115129                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       115129                       # number of overall misses
system.cpu14.dcache.overall_misses::total       115129                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   7098169401                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   7098169401                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6599067726                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6599067726                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        15093                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        31347                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        31347                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13697237127                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13697237127                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13697237127                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13697237127                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1005685                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1005685                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139976                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139976                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1145661                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1145661                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1145661                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1145661                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.070363                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.070363                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.316954                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.316954                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.100491                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.100491                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.100491                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.100491                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 100309.051355                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 100309.051355                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 148741.552675                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 148741.552675                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  6269.400000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  6269.400000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 118972.953183                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 118972.953183                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 118972.953183                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 118972.953183                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       216173                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8233                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.256893                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    15.545455                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        51243                       # number of writebacks
system.cpu14.dcache.writebacks::total           51243                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        47641                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        47641                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12174                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12174                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        59815                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        59815                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        59815                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        59815                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23122                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23122                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32192                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32192                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55314                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55314                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55314                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55314                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2495078397                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2495078397                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3913178502                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3913178502                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        25542                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        25542                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6408256899                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6408256899                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6408256899                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6408256899                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022991                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022991                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.229982                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.229982                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048281                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048281                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048281                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048281                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 107909.281074                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 107909.281074                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 121557.483288                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 121557.483288                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  5108.400000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  5108.400000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 115852.350201                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 115852.350201                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 115852.350201                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 115852.350201                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              86                       # number of replacements
system.cpu14.icache.tags.tagsinuse         326.440535                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            681055                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             464                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1467.790948                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   326.440535                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.637579                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.637579                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363584                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363584                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       681055                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        681055                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       681055                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         681055                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       681055                       # number of overall hits
system.cpu14.icache.overall_hits::total        681055                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          505                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          505                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          505                       # number of overall misses
system.cpu14.icache.overall_misses::total          505                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      9636300                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      9636300                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      9636300                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      9636300                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      9636300                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      9636300                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681560                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681560                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681560                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681560                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681560                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681560                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000741                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000741                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 19081.782178                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 19081.782178                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 19081.782178                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 19081.782178                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 19081.782178                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 19081.782178                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu14.icache.writebacks::total              86                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           41                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           41                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           41                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          464                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          464                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          464                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      7813530                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      7813530                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      7813530                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      7813530                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      7813530                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      7813530                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000681                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000681                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000681                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 16839.504310                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 16839.504310                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 16839.504310                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 16839.504310                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 16839.504310                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 16839.504310                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252454                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118929                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             554                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179343                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170173                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.886893                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66494                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1108553                       # DTB read hits
system.cpu15.dtb.read_misses                     6699                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1115252                       # DTB read accesses
system.cpu15.dtb.write_hits                    275763                       # DTB write hits
system.cpu15.dtb.write_misses                   58037                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                333800                       # DTB write accesses
system.cpu15.dtb.data_hits                    1384316                       # DTB hits
system.cpu15.dtb.data_misses                    64736                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1449052                       # DTB accesses
system.cpu15.itb.fetch_hits                    689284                       # ITB hits
system.cpu15.itb.fetch_misses                      68                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689352                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7865069                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6801428                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252454                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236668                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7758648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 37003                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        72243                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2088                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689284                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 221                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7863344                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.864954                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.224003                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6622386     84.22%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24826      0.32%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245438      3.12%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21298      0.27%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250578      3.19%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41848      0.53%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79450      1.01%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86580      1.10%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 490940      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7863344                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.032098                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.864764                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 184929                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6828072                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  263086                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496758                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18256                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66442                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 256                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5990463                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1031                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18256                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 301066                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3046585                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        14664                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  566105                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3844425                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5844559                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2083738                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1638295                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                87750                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5151634                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8581453                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4564198                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017250                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757034                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1394600                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              257                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          244                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3343397                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131143                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444353                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364147                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         179600                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5830912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               259                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5553605                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5870                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1758987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       720130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7863344                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.706265                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.167050                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4497298     57.19%     57.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2224496     28.29%     85.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            696044      8.85%     94.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            200100      2.54%     96.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             94036      1.20%     98.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             52613      0.67%     98.74% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             35238      0.45%     99.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             22068      0.28%     99.47% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             41451      0.53%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7863344                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2976     10.52%     10.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     10.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     10.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     10.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     10.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     10.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8239     29.13%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     39.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16436     58.11%     97.77% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 631      2.23%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1532256     27.59%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.59% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717461     30.93%     58.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.35%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1117024     20.11%     93.98% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            334477      6.02%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5553605                       # Type of FU issued
system.cpu15.iq.rate                         0.706110                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     28282                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005093                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13266452                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4723085                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2518472                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738254                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867141                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864951                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2708638                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873245                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2928                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567592                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300218                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        88352                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18256                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                992378                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              738327                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5832127                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             102                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131143                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444353                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              232                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                44001                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              588668                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           71                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          302                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                373                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5550777                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1115252                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2828                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         956                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1449052                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228197                       # Number of branches executed
system.cpu15.iew.exec_stores                   333800                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.705751                       # Inst execution rate
system.cpu15.iew.wb_sent                      5448757                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5383423                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4377330                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5679219                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.684472                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.770763                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1755594                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             309                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7561468                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.538608                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.247596                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5417229     71.64%     71.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314842     17.39%     89.03% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480741      6.36%     95.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133430      1.76%     97.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11274      0.15%     97.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79853      1.06%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10888      0.14%     98.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19327      0.26%     98.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        93884      1.24%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7561468                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072664                       # Number of instructions committed
system.cpu15.commit.committedOps              4072664                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707686                       # Number of memory references committed
system.cpu15.commit.loads                      563551                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191703                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515131                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65873                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          484      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795319     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563571     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144135      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072664                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               93884                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13063324                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11886134                       # The number of ROB writes
system.cpu15.timesIdled                            54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     893527                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072184                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072184                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.931413                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.931413                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.517756                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.517756                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4053318                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2029607                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016152                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835955                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   375                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54386                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.903381                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1052406                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54448                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.328644                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       806251806                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.903381                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.920365                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.920365                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2393350                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2393350                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       956801                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        956801                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95543                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95543                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           25                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1052344                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1052344                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1052344                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1052344                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        68415                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        68415                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48568                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48568                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       116983                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       116983                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       116983                       # number of overall misses
system.cpu15.dcache.overall_misses::total       116983                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6607787382                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6607787382                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7428652712                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7428652712                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        12771                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  14036440094                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  14036440094                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  14036440094                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  14036440094                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1025216                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1025216                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144111                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144111                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1169327                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1169327                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1169327                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1169327                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.066732                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.066732                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.337018                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.337018                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.100043                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.100043                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.100043                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.100043                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 96583.898005                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 96583.898005                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 152953.646681                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 152953.646681                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 119987.007463                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 119987.007463                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 119987.007463                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 119987.007463                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       194339                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          110                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7074                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.472293                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    13.750000                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51238                       # number of writebacks
system.cpu15.dcache.writebacks::total           51238                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        46136                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        46136                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16234                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16234                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        62370                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        62370                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        62370                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        62370                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22279                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22279                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32334                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32334                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54613                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54613                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54613                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54613                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2351585763                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2351585763                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3944057082                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3944057082                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6295642845                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6295642845                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6295642845                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6295642845                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021731                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021731                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224369                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224369                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046705                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046705                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046705                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046705                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 105551.674806                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 105551.674806                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 121978.631843                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 121978.631843                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 115277.367019                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 115277.367019                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 115277.367019                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 115277.367019                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              85                       # number of replacements
system.cpu15.icache.tags.tagsinuse         324.541013                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688777                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             461                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1494.093275                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   324.541013                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.633869                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.633869                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379029                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379029                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688777                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688777                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688777                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688777                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688777                       # number of overall hits
system.cpu15.icache.overall_hits::total        688777                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          507                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          507                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          507                       # number of overall misses
system.cpu15.icache.overall_misses::total          507                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     13909941                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     13909941                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     13909941                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     13909941                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     13909941                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     13909941                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689284                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689284                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689284                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689284                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689284                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689284                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000736                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000736                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000736                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000736                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000736                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000736                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 27435.781065                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 27435.781065                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 27435.781065                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 27435.781065                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 27435.781065                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 27435.781065                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu15.icache.writebacks::total              85                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           46                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           46                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           46                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          461                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          461                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          461                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     10367730                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     10367730                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     10367730                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     10367730                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     10367730                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     10367730                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 22489.652928                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 22489.652928                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 22489.652928                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 22489.652928                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 22489.652928                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 22489.652928                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    139193                       # number of replacements
system.l2.tags.tagsinuse                 13846.570549                       # Cycle average of tags in use
system.l2.tags.total_refs                     1106850                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155570                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.114804                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6014693000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11138.857892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      727.796899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      297.268408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       90.317716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      120.021810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        5.868657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      119.200553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.519003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      120.932320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.031685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      112.904920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.017776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      117.363093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.118095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      117.750682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.555612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      115.039240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      115.636501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       90.078745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.028919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      116.715076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.054990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       86.688794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        7.761521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       86.597635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.040302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       82.570844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.071054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       88.796155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.331481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       85.634173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.679862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.044421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.018144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.005513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.007326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.007275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.007381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.006891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.007163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.007187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.007021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.007058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.005498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.007124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.005291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.005286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.005040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.005420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.005227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.845128                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13505                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999573                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 229052871                       # Number of tag accesses
system.l2.tags.data_accesses                229052871                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       817693                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           817693                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6566                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6566                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            25964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            26010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            25942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            25906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            26011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            25873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26031                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            25896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            25871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26325                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            26007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            25891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            25854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                418585                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11780                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        18086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        16493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        21536                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        16598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        18556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        17072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        25367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        17798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        18162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        17755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        19889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            310389                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5656                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55082                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 275                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42364                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 384                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               44096                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               42435                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               47753                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               42504                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               44567                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               42945                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               51721                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 444                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               43829                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 381                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               44058                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 445                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43616                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 460                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               49014                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 386                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               43762                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 446                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               45780                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 432                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45448                       # number of demand (read+write) hits
system.l2.demand_hits::total                   740754                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5656                       # number of overall hits
system.l2.overall_hits::cpu00.data              55082                       # number of overall hits
system.l2.overall_hits::cpu01.inst                275                       # number of overall hits
system.l2.overall_hits::cpu01.data              42364                       # number of overall hits
system.l2.overall_hits::cpu02.inst                384                       # number of overall hits
system.l2.overall_hits::cpu02.data              44096                       # number of overall hits
system.l2.overall_hits::cpu03.inst                443                       # number of overall hits
system.l2.overall_hits::cpu03.data              42435                       # number of overall hits
system.l2.overall_hits::cpu04.inst                383                       # number of overall hits
system.l2.overall_hits::cpu04.data              47753                       # number of overall hits
system.l2.overall_hits::cpu05.inst                441                       # number of overall hits
system.l2.overall_hits::cpu05.data              42504                       # number of overall hits
system.l2.overall_hits::cpu06.inst                380                       # number of overall hits
system.l2.overall_hits::cpu06.data              44567                       # number of overall hits
system.l2.overall_hits::cpu07.inst                441                       # number of overall hits
system.l2.overall_hits::cpu07.data              42945                       # number of overall hits
system.l2.overall_hits::cpu08.inst                383                       # number of overall hits
system.l2.overall_hits::cpu08.data              51721                       # number of overall hits
system.l2.overall_hits::cpu09.inst                444                       # number of overall hits
system.l2.overall_hits::cpu09.data              43829                       # number of overall hits
system.l2.overall_hits::cpu10.inst                381                       # number of overall hits
system.l2.overall_hits::cpu10.data              44058                       # number of overall hits
system.l2.overall_hits::cpu11.inst                445                       # number of overall hits
system.l2.overall_hits::cpu11.data              43616                       # number of overall hits
system.l2.overall_hits::cpu12.inst                460                       # number of overall hits
system.l2.overall_hits::cpu12.data              49014                       # number of overall hits
system.l2.overall_hits::cpu13.inst                386                       # number of overall hits
system.l2.overall_hits::cpu13.data              43762                       # number of overall hits
system.l2.overall_hits::cpu14.inst                446                       # number of overall hits
system.l2.overall_hits::cpu14.data              45780                       # number of overall hits
system.l2.overall_hits::cpu15.inst                432                       # number of overall hits
system.l2.overall_hits::cpu15.data              45448                       # number of overall hits
system.l2.overall_hits::total                  740754                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           6037                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5858                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           6041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6607                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           6135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6426                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           6167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6361                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101849                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2527                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         3668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         3680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         3534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         3624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         3646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         3555                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         3578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         3601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51796                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2028                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13963                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9470                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              9705                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              9538                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              9964                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              9489                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              9687                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              9469                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             10185                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8612                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              9736                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8533                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              9054                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8392                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8877                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                29                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8971                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156172                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2028                       # number of overall misses
system.l2.overall_misses::cpu00.data            13963                       # number of overall misses
system.l2.overall_misses::cpu01.inst              206                       # number of overall misses
system.l2.overall_misses::cpu01.data             9470                       # number of overall misses
system.l2.overall_misses::cpu02.inst               33                       # number of overall misses
system.l2.overall_misses::cpu02.data             9705                       # number of overall misses
system.l2.overall_misses::cpu03.inst               15                       # number of overall misses
system.l2.overall_misses::cpu03.data             9538                       # number of overall misses
system.l2.overall_misses::cpu04.inst               19                       # number of overall misses
system.l2.overall_misses::cpu04.data             9964                       # number of overall misses
system.l2.overall_misses::cpu05.inst               18                       # number of overall misses
system.l2.overall_misses::cpu05.data             9489                       # number of overall misses
system.l2.overall_misses::cpu06.inst               22                       # number of overall misses
system.l2.overall_misses::cpu06.data             9687                       # number of overall misses
system.l2.overall_misses::cpu07.inst               19                       # number of overall misses
system.l2.overall_misses::cpu07.data             9469                       # number of overall misses
system.l2.overall_misses::cpu08.inst               19                       # number of overall misses
system.l2.overall_misses::cpu08.data            10185                       # number of overall misses
system.l2.overall_misses::cpu09.inst               14                       # number of overall misses
system.l2.overall_misses::cpu09.data             8612                       # number of overall misses
system.l2.overall_misses::cpu10.inst               22                       # number of overall misses
system.l2.overall_misses::cpu10.data             9736                       # number of overall misses
system.l2.overall_misses::cpu11.inst               14                       # number of overall misses
system.l2.overall_misses::cpu11.data             8533                       # number of overall misses
system.l2.overall_misses::cpu12.inst               35                       # number of overall misses
system.l2.overall_misses::cpu12.data             9054                       # number of overall misses
system.l2.overall_misses::cpu13.inst               16                       # number of overall misses
system.l2.overall_misses::cpu13.data             8392                       # number of overall misses
system.l2.overall_misses::cpu14.inst               18                       # number of overall misses
system.l2.overall_misses::cpu14.data             8877                       # number of overall misses
system.l2.overall_misses::cpu15.inst               29                       # number of overall misses
system.l2.overall_misses::cpu15.data             8971                       # number of overall misses
system.l2.overall_misses::total                156172                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       379647                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2286178210                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1277965544                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1308418507                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1269754511                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1394020561                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1271476540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1309007403                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1281298857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1432009829                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1267346736                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1330178739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1276951944                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1393689420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1254218535                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1336706211                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1379038380                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22068259927                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    437976801                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     44335172                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      6219477                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      2702808                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      3037176                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      2852416                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3369222                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      2659112                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      3039764                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      1992276                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      2802654                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      1953963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      6419169                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      2449710                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      2807298                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      5717925                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    530334943                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    735391413                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    774080748                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    793972282                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    797189218                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    765270085                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    784386331                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    789105937                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    769645864                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    774447512                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    598125963                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    779281289                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    571527060                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    568935313                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    561164111                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    586640616                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    565178572                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11214342314                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    437976801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   3021569623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     44335172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2052046292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      6219477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   2102390789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2702808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   2066943729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      3037176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   2159290646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      2852416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   2055862871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3369222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   2098113340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      2659112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   2050944721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      3039764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   2206457341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1992276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1865472699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      2802654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   2109460028                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      1953963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1848479004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      6419169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1962624733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      2449710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1815382646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      2807298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1923346827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      5717925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1944216952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33812937184                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    437976801                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   3021569623                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     44335172                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2052046292                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      6219477                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   2102390789                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2702808                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   2066943729                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      3037176                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   2159290646                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      2852416                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   2055862871                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3369222                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   2098113340                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      2659112                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   2050944721                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      3039764                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   2206457341                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1992276                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1865472699                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      2802654                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   2109460028                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      1953963                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1848479004                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      6419169                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1962624733                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      2449710                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1815382646                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      2807298                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1923346827                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      5717925                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1944216952                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33812937184                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       817693                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       817693                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6566                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6566                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               33                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        39001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        30044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        19974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        28945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7684                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           69045                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51834                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53801                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           51973                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57717                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           51993                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54254                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52414                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           61906                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52441                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53794                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             495                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           58068                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52154                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             464                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               896926                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7684                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          69045                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51834                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53801                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          51973                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57717                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          51993                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54254                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52414                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          61906                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52441                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53794                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            495                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          58068                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52154                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            464                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              896926                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.848485                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.270967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.185060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.188380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.184214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.196955                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.184602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.188475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.186051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.200449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.183495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.191533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.185550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.196208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.182350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.192370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.197455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.195700                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.428274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.079137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.032751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.047264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.039216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.054726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.041304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.047264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.030568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.054591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.030501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.070707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.039801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.038793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.062907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.176627                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.113001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.178933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.168613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.182422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.140965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.179211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.164219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.172347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.123614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.134339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.165464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.129464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.103804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.127390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.119917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.117546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143010                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263925                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.202230                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.428274                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.182699                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.079137                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.180387                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.032751                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.183518                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.047264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.172635                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.039216                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.182505                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.054726                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.178549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.041304                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.180658                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.047264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.164524                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.030568                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.164223                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.054591                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.180987                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.030501                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.163627                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.070707                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.155921                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.039801                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.160908                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.038793                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.162413                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.062907                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.164851                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174119                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263925                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.202230                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.428274                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.182699                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.079137                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.180387                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.032751                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.183518                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.047264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.172635                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.039216                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.182505                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.054726                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.178549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.041304                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.180658                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.047264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.164524                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.030568                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.164223                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.054591                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.180987                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.030501                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.163627                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.070707                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.155921                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.039801                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.160908                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.038793                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.162413                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.062907                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.164851                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174119                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  7546.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13558.821429                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216330.262112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 216751.279512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 216733.229584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 216755.635200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 216799.465163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 216790.543905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 216687.204602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 216655.200710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 216741.309066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 216640.467692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 216818.050367                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 216652.857822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 216882.885154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 216244.575000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 216751.453057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 216795.846565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216676.255309                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215964.892012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 215219.281553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst       188469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 180187.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 159851.368421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 158467.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 153146.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 139953.263158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 159987.578947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 142305.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 127393.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 139568.785714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 183404.828571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 153106.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst       155961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 197169.827586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 209867.409181                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216610.136377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 216586.667040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 216459.182661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 216627.504891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 216545.015563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 216442.144316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216430.591607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216496.726864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 216447.040805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 216555.381245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 216406.911691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216569.556650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216489.845129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 216498.499614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 216472.552030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216543.514176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 216509.813769                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215964.892012                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216398.311466                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 215219.281553                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 216689.154382                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst       188469                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 216629.653684                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 180187.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 216706.199308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 159851.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 216709.217784                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 158467.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 216657.484561                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 153146.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 216590.620419                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 139953.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 216595.703981                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 159987.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 216637.932351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 142305.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 216613.179169                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 127393.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 216665.984799                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 139568.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 216627.095277                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 183404.828571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 216768.801966                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 153106.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 216323.003575                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       155961                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 216666.309226                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 197169.827586                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216722.433619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216510.880209                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215964.892012                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216398.311466                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 215219.281553                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 216689.154382                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst       188469                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 216629.653684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 180187.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 216706.199308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 159851.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 216709.217784                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 158467.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 216657.484561                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 153146.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 216590.620419                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 139953.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 216595.703981                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 159987.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 216637.932351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 142305.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 216613.179169                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 127393.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 216665.984799                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 139568.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 216627.095277                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 183404.828571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 216768.801966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 153106.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 216323.003575                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       155961                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 216666.309226                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 197169.827586                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216722.433619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216510.880209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              67198                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              804                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7513                       # number of cycles access was blocked
system.l2.blocked::no_targets                      10                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.944230                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    80.400000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                91691                       # number of writebacks
system.l2.writebacks::total                     91691                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu07.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           236                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           92                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 329                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                329                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         6037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5858                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         6041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         6135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         6167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101848                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2291                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         3661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         3677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         3526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         3616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         3638                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         3549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         3569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         3593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51704                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         9698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         9535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         9956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         9481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         9679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         9462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        10176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         9728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         9049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155843                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         9698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         9535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         9956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         9481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         9679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         9462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        10176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         9728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         9049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155843                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        12746                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        24769                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        11203                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        23748                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        24032                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        23642                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        11775                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        21958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        23822                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        24024                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        23286                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        23660                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        21692                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        23120                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        23878                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        12183                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       329538                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        12266                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        12160                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        24426                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2255020709                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1260646739                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1290638903                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1252507578                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1375084818                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1254176365                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1291227988                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1263878806                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1412566735                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1250121060                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1312133776                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1259620327                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1374778755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1237151269                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1318587379                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1360308274                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21768449481                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    430321447                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     43115695                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4491102                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       856109                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       223404                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       216830                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       856410                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       429434                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       214329                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst       212802                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      3836078                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       212570                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       640885                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3005121                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    488632216                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    724954894                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    763013650                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    782376560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    785889793                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    753761658                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    772813244                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    777379418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    758431424                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    762756286                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    589614172                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    767955292                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    562830165                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    560607071                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    552469723                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    578237569                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    557089044                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11050179963                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    430321447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   2979975603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     43115695                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   2023660389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4491102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   2073015463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       856109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   2038397371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       223404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   2128846476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       216830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   2026989609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       856410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   2068607406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       429434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   2022310230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   2175323021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1839735232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       214329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   2080089068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       212802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1822450492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      3836078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1935385826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       212570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1789620992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       640885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1896824948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3005121                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1917397318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33307261660                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    430321447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   2979975603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     43115695                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   2023660389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4491102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   2073015463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       856109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   2038397371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       223404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   2128846476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       216830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   2026989609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       856410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   2068607406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       429434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   2022310230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   2175323021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1839735232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       214329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   2080089068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       212802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1822450492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      3836078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1935385826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       212570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1789620992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       640885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1896824948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3005121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1917397318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33307261660                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.270967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.185060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.188380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.184214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.196955                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.184602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.188475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.186019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.200449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.183495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.191533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.185550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.196208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.182350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.192370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.197455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.195698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.262624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.419958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.050360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.008734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.002488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.002179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.009950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.002481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.002179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.036364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.002488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.006466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.112901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.178732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.168291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.182273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.140646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.178815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.163859                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.172056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.123303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.134193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.165097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.129170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.103606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.127046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.119740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.117411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142756                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.262624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.202187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.419958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.182621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.050360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.180257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.008734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.183461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.002488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.172497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.002179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.182351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.009950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.178402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.180524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.164378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.164165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.002481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.180838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.002179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.163512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.155835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.002488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.160774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.006466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.162340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.164795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173752                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.262624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.202187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.419958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.182621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.050360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.180257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.008734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.183461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.002488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.172497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.002179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.182351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.009950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.178402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.180524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.164378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.164165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.002481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.180838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.002179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.163512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.155835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.002488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.160774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.006466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.162340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.164795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173752                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12384.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        11203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        11874                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        12016                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        11821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        11775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        10979                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        11911                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12012                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        11643                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        11830                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        10846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        11560                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        11939                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        12183                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 11769.214286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12266                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        12160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        12213                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213381.974735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 213813.897388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213788.123737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 213811.467736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 213854.559565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 213840.812447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 213744.080119                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 213745.781498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 213798.506887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 213695.907692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 213876.736104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 213712.305226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 213940.049020                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 213301.942931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 213813.422896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 213851.324320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213734.677961                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213241.549554                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213444.034653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst       213862                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214027.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       223404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       216830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214102.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       214717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       214329                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       212802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213115.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst       212570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213628.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214651.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213283.376691                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213724.909788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213729.313725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213705.697897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213731.246397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213772.449801                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213720.476770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213683.182518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213702.852635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213717.087700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213705.752809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213736.513220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213760.032283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213727.438429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213721.362863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213687.202143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213689.698504                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213720.020946                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213241.549554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213465.301074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213444.034653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213781.997570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       213862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213757.007940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214027.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213780.531830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       223404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 213825.479711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       216830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 213794.917097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214102.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 213721.190825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       214717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 213729.679772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 213769.950963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 213699.062841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       214329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 213824.945312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       212802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 213727.042571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213115.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 213878.420378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst       212570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213431.245319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213628.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213774.929336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214651.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213804.339652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213723.180765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213241.549554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213465.301074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213444.034653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213781.997570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       213862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213757.007940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214027.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213780.531830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       223404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 213825.479711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       216830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 213794.917097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214102.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 213721.190825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       214717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 213729.679772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 213769.950963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 213699.062841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       214329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 213824.945312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       212802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 213727.042571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213115.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 213878.420378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst       212570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213431.245319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213628.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213774.929336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214651.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213804.339652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213723.180765                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              53994                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        91691                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46570                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              440                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             75                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101787                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53995                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       450333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 450333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15837824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15837824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              424                       # Total snoops (count)
system.membus.snoop_fanout::samples            339710                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  339710    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              339710                       # Request fanout histogram
system.membus.reqLayer0.occupancy           841043780                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          778875000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1803804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17913                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            934                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          452                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            380724                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       909384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8262                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          115188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522120                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14307                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       366418                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       157728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       186625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       156957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       175065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       156928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       165095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2693907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       950656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8324928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6376896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6615232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6386176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7123328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6392704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6673216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6448128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7648704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6502912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6619072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6474432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7217344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6478720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6777088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6761088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110264320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          145530                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1046232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077180                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.842490                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1029558     98.41%     98.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6607      0.63%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1649      0.16%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1080      0.10%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    833      0.08%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    801      0.08%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    681      0.07%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    589      0.06%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    579      0.06%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    545      0.05%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   495      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   496      0.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   477      0.05%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   468      0.04%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   480      0.05%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   718      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   176      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1046232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4015879848                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27122922                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         244299871                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1706234                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         183282871                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1476144                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190475613                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1614898                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183592876                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1424564                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         204933866                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1630401                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183839247                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1426770                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192683221                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1624147                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185616159                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1424471                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        219530398                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1618354                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        185059643                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1436019                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        191020540                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1619509                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184506463                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1750000                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        205973024                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1420998                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184455891                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1636937                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        194383091                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1631132                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        192030082                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
