LIBRARY ieee;							--Provide compiler with access to Library
USE ieee.std_logic_1164.all;		--Use all contents from package in ieee Library
USE work.decoder5to32_package.all;--Use all contents from package in work Library
USE work.RegBank32_package.all;	 --Use all contents from package in work Library

ENTITY WriteUnit IS
GENERIC(N : INTEGER := 32);
	PORT (Clock,Wren		:  IN STD_LOGIC;
			register_number:	IN STD_LOGIC_VECTOR(4 DOWNTO 0);
			register_data	:  IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7,Y8	: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			Y9,Y10,Y11,Y12,Y13,Y14,Y15	: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			Y16,Y17,Y18,Y19,Y20,Y21,Y22: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			Y23,Y24,Y25,Y26,Y27,Y28,Y29: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			Y30,Y31							: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0);
END WriteUnit;

ARCHITECTURE Structure OF WriteUnit IS
	SIGNAL Temp, AND_array	: STD_LOGIC_VECTOR(31 DOWNTO 0);
BEGIN
	DECODE0_5_32 : decoder5_to_32 PORT MAP(register_number,Temp);
	AND_array <= Temp(CONV_INTEGER(register_number)) AND Wren;
	REG_BANK_Inst: Reg_Bank_32 PORT MAP(Clock,'0',AND_array,register_data,
													Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7,Y8,
													Y9,Y10,Y11,Y12,Y13,Y14,Y15,
													Y16,Y17,Y18,Y19,Y20,Y21,Y22,Y23,
													Y24,Y25,Y26,Y27,Y28,Y29,Y30,Y31);
END Structure;