

================================================================
== Synthesis Summary Report of 'syrk'
================================================================
+ General Information: 
    * Date:           Fri Feb 21 05:32:26 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        syrk
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+
    |             Modules            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |         |
    |             & Loops            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    |   URAM  |
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+
    |+ syrk                          |     -|  0.13|    29023|  1.451e+05|         -|    29024|     -|        no|     -|  128 (1%)|  24941 (~0%)|  15572 (1%)|  32 (3%)|
    | + syrk_Pipeline_lprd_1_lprd_2  |     -|  0.25|     4098|  2.049e+04|         -|     4098|     -|        no|     -|         -|     42 (~0%)|   178 (~0%)|        -|
    |  o lprd_1_lprd_2               |     -|  3.65|     4096|  2.048e+04|         2|        1|  4096|       yes|     -|         -|            -|           -|        -|
    | + syrk_Pipeline_lp1_lp2        |     -|  0.67|    16712|  8.356e+04|         -|    16712|     -|        no|     -|  123 (1%)|  24242 (~0%)|  14051 (1%)|        -|
    |  o lp1_lp2                     |    II|  3.65|    16710|  8.355e+04|       331|        4|  4096|       yes|     -|         -|            -|           -|        -|
    | + syrk_Pipeline_lp4_lp5        |     -|  0.25|     4108|  2.054e+04|         -|     4108|     -|        no|     -|         -|    254 (~0%)|   210 (~0%)|        -|
    |  o lp4_lp5                     |     -|  3.65|     4106|  2.053e+04|        12|        1|  4096|       yes|     -|         -|            -|           -|        -|
    | + syrk_Pipeline_lpwr_1_lpwr_2  |     -|  0.13|     4098|  2.049e+04|         -|     4098|     -|        no|     -|         -|     43 (~0%)|   220 (~0%)|        -|
    |  o lpwr_1_lpwr_2               |     -|  3.65|     4096|  2.048e+04|         2|        1|  4096|       yes|     -|         -|            -|           -|        -|
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 12       |
| A_q0           | 32       |
| B_address0     | 12       |
| B_q0           | 32       |
| C_out_address0 | 12       |
| C_out_d0       | 32       |
+----------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | in        | float*   |
| B        | in        | float*   |
| C_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| alpha    | alpha          | port    |          |
| beta     | beta           | port    |          |
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| B        | B_address0     | port    | offset   |
| B        | B_ce0          | port    |          |
| B        | B_q0           | port    |          |
| C_out    | C_out_address0 | port    | offset   |
| C_out    | C_out_ce0      | port    |          |
| C_out    | C_out_we0      | port    |          |
| C_out    | C_out_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+-------------+------+---------+---------+
| + syrk                                | 128 |        |             |      |         |         |
|  + syrk_Pipeline_lprd_1_lprd_2        | 0   |        |             |      |         |         |
|    add_ln11_1_fu_173_p2               | -   |        | add_ln11_1  | add  | fabric  | 0       |
|    add_ln11_fu_185_p2                 | -   |        | add_ln11    | add  | fabric  | 0       |
|    add_ln13_fu_229_p2                 | -   |        | add_ln13    | add  | fabric  | 0       |
|    add_ln12_fu_242_p2                 | -   |        | add_ln12    | add  | fabric  | 0       |
|  + syrk_Pipeline_lp1_lp2              | 123 |        |             |      |         |         |
|    add_ln20_1_fu_1686_p2              | -   |        | add_ln20_1  | add  | fabric  | 0       |
|    add_ln20_fu_1695_p2                | -   |        | add_ln20    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U24  | 3   |        | mul_1_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U25  | 3   |        | mul_2_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U26  | 3   |        | mul_3_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U27  | 3   |        | mul_4_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U28  | 3   |        | mul_5_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29  | 3   |        | mul_6_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U30  | 3   |        | mul_7_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U31  | 3   |        | mul_8_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U32  | 3   |        | mul_9_mid2  | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U33  | 3   |        | mul_mid2_11 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U34  | 3   |        | mul_10_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U35  | 3   |        | mul_11_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U36  | 3   |        | mul_12_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U37  | 3   |        | mul_13_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U38  | 3   |        | mul_14_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U24  | 3   |        | mul_16_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U25  | 3   |        | mul_17_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U26  | 3   |        | mul_18_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U27  | 3   |        | mul_19_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U28  | 3   |        | mul_20_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29  | 3   |        | mul_21_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U30  | 3   |        | mul_22_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U31  | 3   |        | mul_23_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U32  | 3   |        | mul_24_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U33  | 3   |        | mul_25_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U34  | 3   |        | mul_26_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U35  | 3   |        | mul_27_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U36  | 3   |        | mul_28_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U37  | 3   |        | mul_29_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U38  | 3   |        | mul_30_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U24  | 3   |        | mul_32_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U25  | 3   |        | mul_33_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U26  | 3   |        | mul_34_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U27  | 3   |        | mul_35_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U28  | 3   |        | mul_36_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29  | 3   |        | mul_37_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U30  | 3   |        | mul_38_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U31  | 3   |        | mul_39_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U32  | 3   |        | mul_40_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U33  | 3   |        | mul_41_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U34  | 3   |        | mul_42_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U35  | 3   |        | mul_43_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U36  | 3   |        | mul_44_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U37  | 3   |        | mul_45_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U38  | 3   |        | mul_46_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U24  | 3   |        | mul_48_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U25  | 3   |        | mul_49_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U26  | 3   |        | mul_50_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U27  | 3   |        | mul_51_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U28  | 3   |        | mul_52_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U29  | 3   |        | mul_53_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U30  | 3   |        | mul_54_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U31  | 3   |        | mul_55_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U32  | 3   |        | mul_56_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U33  | 3   |        | mul_57_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U34  | 3   |        | mul_58_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U35  | 3   |        | mul_59_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U36  | 3   |        | mul_60_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U37  | 3   |        | mul_61_mid2 | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U38  | 3   |        | mul_62_mid2 | fmul | maxdsp  | 3       |
|    empty_12_fu_3161_p2                | -   |        | empty_12    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U39  | 3   |        | mul2        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U40  | 3   |        | mul2_1      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U41  | 3   |        | mul2_2      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U42  | 3   |        | mul2_3      | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U43  | 3   |        | mul2_4      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8  | 2   |        | add_4       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U44  | 3   |        | mul2_5      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8  | 2   |        | add_5       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U45  | 3   |        | mul2_6      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8  | 2   |        | add_6       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U46  | 3   |        | mul2_7      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8  | 2   |        | add_7       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U47  | 3   |        | mul2_8      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U9  | 2   |        | add_8       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U48  | 3   |        | mul2_9      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U9  | 2   |        | add_9       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U49  | 3   |        | mul2_s      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U9  | 2   |        | add_s       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U50  | 3   |        | mul2_10     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U9  | 2   |        | add_10      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U51  | 3   |        | mul2_11     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | add_11      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U52  | 3   |        | mul2_12     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | add_12      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U53  | 3   |        | mul2_13     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | add_13      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U54  | 3   |        | mul2_14     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | add_14      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U39  | 3   |        | mul2_15     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add_15      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U40  | 3   |        | mul2_16     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add_16      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U41  | 3   |        | mul2_17     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add_17      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U42  | 3   |        | mul2_18     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add_18      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U43  | 3   |        | mul2_19     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U12 | 2   |        | add_19      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U44  | 3   |        | mul2_20     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U12 | 2   |        | add_20      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U45  | 3   |        | mul2_21     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U12 | 2   |        | add_21      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U46  | 3   |        | mul2_22     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U12 | 2   |        | add_22      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U47  | 3   |        | mul2_23     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U13 | 2   |        | add_23      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U48  | 3   |        | mul2_24     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U13 | 2   |        | add_24      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U49  | 3   |        | mul2_25     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U13 | 2   |        | add_25      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U50  | 3   |        | mul2_26     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U13 | 2   |        | add_26      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U51  | 3   |        | mul2_27     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U14 | 2   |        | add_27      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U52  | 3   |        | mul2_28     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U14 | 2   |        | add_28      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U53  | 3   |        | mul2_29     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U14 | 2   |        | add_29      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U54  | 3   |        | mul2_30     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U14 | 2   |        | add_30      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U39  | 3   |        | mul2_31     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U15 | 2   |        | add_31      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U40  | 3   |        | mul2_32     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U15 | 2   |        | add_32      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U41  | 3   |        | mul2_33     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U15 | 2   |        | add_33      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U42  | 3   |        | mul2_34     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U15 | 2   |        | add_34      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U43  | 3   |        | mul2_35     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U16 | 2   |        | add_35      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U44  | 3   |        | mul2_36     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U16 | 2   |        | add_36      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U45  | 3   |        | mul2_37     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U16 | 2   |        | add_37      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U46  | 3   |        | mul2_38     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U16 | 2   |        | add_38      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U47  | 3   |        | mul2_39     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U17 | 2   |        | add_39      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U48  | 3   |        | mul2_40     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U17 | 2   |        | add_40      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U49  | 3   |        | mul2_41     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U17 | 2   |        | add_41      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U50  | 3   |        | mul2_42     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U17 | 2   |        | add_42      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U51  | 3   |        | mul2_43     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U18 | 2   |        | add_43      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U52  | 3   |        | mul2_44     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U18 | 2   |        | add_44      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U53  | 3   |        | mul2_45     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U18 | 2   |        | add_45      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U54  | 3   |        | mul2_46     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U18 | 2   |        | add_46      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U39  | 3   |        | mul2_47     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U19 | 2   |        | add_47      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U40  | 3   |        | mul2_48     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U19 | 2   |        | add_48      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U41  | 3   |        | mul2_49     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U19 | 2   |        | add_49      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U42  | 3   |        | mul2_50     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U19 | 2   |        | add_50      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U43  | 3   |        | mul2_51     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U20 | 2   |        | add_51      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U44  | 3   |        | mul2_52     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U20 | 2   |        | add_52      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U45  | 3   |        | mul2_53     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U20 | 2   |        | add_53      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U46  | 3   |        | mul2_54     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U20 | 2   |        | add_54      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U47  | 3   |        | mul2_55     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U21 | 2   |        | add_55      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U48  | 3   |        | mul2_56     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U21 | 2   |        | add_56      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U49  | 3   |        | mul2_57     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U21 | 2   |        | add_57      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U50  | 3   |        | mul2_58     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U21 | 2   |        | add_58      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U51  | 3   |        | mul2_59     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22 | 2   |        | add_59      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U52  | 3   |        | mul2_60     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22 | 2   |        | add_60      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U53  | 3   |        | mul2_61     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22 | 2   |        | add_61      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U54  | 3   |        | mul2_62     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22 | 2   |        | add_62      | fadd | fulldsp | 4       |
|    add_ln21_fu_3141_p2                | -   |        | add_ln21    | add  | fabric  | 0       |
|  + syrk_Pipeline_lp4_lp5              | 0   |        |             |      |         |         |
|    add_ln29_1_fu_125_p2               | -   |        | add_ln29_1  | add  | fabric  | 0       |
|    add_ln29_fu_137_p2                 | -   |        | add_ln29    | add  | fabric  | 0       |
|    add_ln32_fu_181_p2                 | -   |        | add_ln32    | add  | fabric  | 0       |
|    add_ln30_fu_193_p2                 | -   |        | add_ln30    | add  | fabric  | 0       |
|  + syrk_Pipeline_lpwr_1_lpwr_2        | 0   |        |             |      |         |         |
|    add_ln38_1_fu_110_p2               | -   |        | add_ln38_1  | add  | fabric  | 0       |
|    add_ln38_fu_122_p2                 | -   |        | add_ln38    | add  | fabric  | 0       |
|    add_ln41_fu_166_p2                 | -   |        | add_ln41    | add  | fabric  | 0       |
|    add_ln39_fu_183_p2                 | -   |        | add_ln39    | add  | fabric  | 0       |
+---------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + syrk         | 0    | 32   |        |            |         |      |         |
|   buff_A0_U    | -    | 1    |        | buff_A0    | rom_np  | auto | 1       |
|   buff_A1_U    | -    | 1    |        | buff_A1    | rom_np  | auto | 1       |
|   buff_B_U     | -    | 1    |        | buff_B     | ram_1p  | auto | 1       |
|   buff_C_out_U | -    | 1    |        | buff_C_out | ram_s2p | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

