From 3dca38ceb658af2e5a9fd7341f21ccbd71a3ebc1 Mon Sep 17 00:00:00 2001
From: Sergey Moryakov <sergey@nqnet.org>
Date: Sat, 19 Aug 2023 01:58:15 +0300
Subject: [PATCH 2/5] WR: Add NetSOM platform device tree

---
 arch/arm/dts/imx6ull-wr-netsom.dts | 198 +++++++++++++++++++++++++++++
 1 file changed, 198 insertions(+)
 create mode 100644 arch/arm/dts/imx6ull-wr-netsom.dts

diff --git a/arch/arm/dts/imx6ull-wr-netsom.dts b/arch/arm/dts/imx6ull-wr-netsom.dts
new file mode 100644
index 0000000000..ee421dc1c9
--- /dev/null
+++ b/arch/arm/dts/imx6ull-wr-netsom.dts
@@ -0,0 +1,198 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2023 WirelessRoad
+ * Copyright (C) 2023 Sergey Moryakov <sergey@nqnet.org>
+ */
+
+/dts-v1/;
+#include "imx6ull.dtsi"
+
+/ {
+	model = "WirelessRoad NetSOM Module";
+	compatible = "wirelessroad,netsom", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	// memory@80000000 {
+	// 	device_type = "memory";
+	// 	reg = <0x80000000 0x10000000>;
+	// };
+
+
+	// regulators {
+	// 	compatible = "simple-bus";
+	// 	#address-cells = <1>;
+	// 	#size-cells = <0>;
+
+	// };
+};
+
+// &cpu0 {
+// 	arm-supply = <&reg_arm>;
+// 	soc-supply = <&reg_soc>;
+// };
+
+&ecspi3 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio1 20 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3_0>;
+	dma-names = "rx", "tx";
+	dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
+	status = "okay";
+
+	flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "w25q256", "jedec,nor";
+		reg = <0>;
+		spi-max-frequency = <40000000>;
+		status = "okay";
+
+		partition@0 {
+			label = "u-boot";
+			reg = <0x000000 0x0c0000>;
+		};
+
+		partition@1 {
+			label = "u-boot-env";
+			reg = <0x0c0000 0x040000>;
+		};
+
+		partition@2 {
+			label = "firmware";
+			reg = <0x100000 0x1f00000>;
+		};
+
+		partition@3 {
+			label = "factory";
+			reg = <0x000000 0x2000000>;
+		};
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	phy-reset-duration = <50>;
+	phy-reset-post-delay = <10>;
+	phy-reset-gpios = <&gpio3 18 GPIO_ACTIVE_LOW>;
+	status = "okay";
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+			clocks = <&clks IMX6UL_CLK_ENET_REF>;
+			clock-names = "rmii-ref";
+		};
+
+		ethphy1: ethernet-phy@3 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <3>;
+			clocks = <&clks IMX6UL_CLK_ENET2_REF>;
+			clock-names = "rmii-ref";
+		};
+
+	};
+};
+
+// &fec2 {
+// 	pinctrl-names = "default";
+// 	pinctrl-0 = <&pinctrl_enet2>;
+// 	phy-mode = "rmii";
+// 	phy-handle = <&ethphy1>;
+// 	// phy-reset-duration = <50>;
+// 	// phy-reset-post-delay = <10>;
+// 	// phy-reset-gpios = <&gpio3 5 GPIO_ACTIVE_LOW>;
+// 	status = "okay";
+// };
+
+&iomuxc {
+	pinctrl_ecspi3_0: ecspi3grp-0 {
+		fsl,pins = <
+			MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI	0x110b1
+			MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO	0x110b1
+			MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK	0x110b1
+			MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20	0x10b0
+		>;
+	};
+
+    pinctrl_enet1: enet1grp {
+        fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET1_MDC         0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET1_MDIO        0x1b0b0			
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN		0x1b0b0
+            MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER		0x1b0b0
+            MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+            MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+            MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN		0x1b0b0
+            MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+            MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+            MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+			
+			/* pinmux setup for second phy clock */
+			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+        >;
+    };
+	// MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+	// pinctrl_enet2: enet2grp {
+	// 	fsl,pins = <
+	// 		MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+	// 		MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+	// 		MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+	// 		MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+	// 		MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+	// 		MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+	// 		MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+			
+	// 	>;
+	// };
+
+    pinctrl_uart1: uart1grp {
+        fsl,pins = <
+            MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+            MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+        >;
+    };
+
+    pinctrl_usdhc1_cd: pinctrl_usdhc1_cdgrp {
+        fsl,pins = <
+            MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x17059 /* SD1 CD */
+        >;
+    };
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
+		>;
+	};
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1 &pinctrl_usdhc1_cd>;
+	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+	disable-wp;
+	keep-power-in-suspend;
+	no-1-8-v;
+	wakeup-source;
+	status = "okay";
+};
\ No newline at end of file
-- 
2.41.0

