<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/o3/dyn_inst.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>cpu/o3/dyn_inst.hh</h1>  </div>
</div>
<div class="contents">
<a href="o3_2dyn__inst_8hh.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2004-2006 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Kevin Lim</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#ifndef __CPU_O3_DYN_INST_HH__</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_O3_DYN_INST_HH__</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;arch/isa_traits.hh&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="o3_2cpu_8hh.html">cpu/o3/cpu.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="isa__specific_8hh.html">cpu/o3/isa_specific.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="base__dyn__inst_8hh.html" title="Defines a dynamic instruction context.">cpu/base_dyn_inst.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="inst__seq_8hh.html">cpu/inst_seq.hh</a>&quot;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="keyword">class </span><a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a>;
<a name="l00054"></a>00054 
<a name="l00062"></a>00062 <span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;
<a name="l00063"></a><a class="code" href="classBaseO3DynInst.html">00063</a> <span class="keyword">class </span><a class="code" href="classBaseO3DynInst.html" title="Mostly implementation &amp;amp; ISA specific AlphaDynInst.">BaseO3DynInst</a> : <span class="keyword">public</span> <a class="code" href="classBaseDynInst.html">BaseDynInst</a>&lt;Impl&gt;
<a name="l00064"></a>00064 {
<a name="l00065"></a>00065   <span class="keyword">public</span>:
<a name="l00067"></a><a class="code" href="classBaseO3DynInst.html#a80d4019e94e12f733ad4e008dac392e9">00067</a>     <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::O3CPU O3CPU;
<a name="l00068"></a>00068 
<a name="l00070"></a><a class="code" href="classBaseO3DynInst.html#a191aa60ef0a828a8036320d082b1ac8f">00070</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">TheISA::MachInst</a> MachInst;
<a name="l00072"></a><a class="code" href="classBaseO3DynInst.html#a19b284ccf127ae3da039fb20fa0ae3fa">00072</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">TheISA::ExtMachInst</a> ExtMachInst;
<a name="l00074"></a><a class="code" href="classBaseO3DynInst.html#a607292f7033463da42a87f8542b279e0">00074</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">TheISA::RegIndex</a> RegIndex;
<a name="l00076"></a><a class="code" href="classBaseO3DynInst.html#a4e67f0e794a08f34156ff62a126ca210">00076</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#ae185f053b1d897b270bee4cb348c742f">TheISA::IntReg</a>   IntReg;
<a name="l00077"></a><a class="code" href="classBaseO3DynInst.html#a31c03e0facf80a606d02b4a737f75b93">00077</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a9dc38d5e1803de53d6bf5d15e22bad7f">TheISA::FloatReg</a> FloatReg;
<a name="l00078"></a><a class="code" href="classBaseO3DynInst.html#af86d1cd6ede3137bde4bb0452c07d28e">00078</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a320a4070bf0f71a598dac381b6afe14e">TheISA::FloatRegBits</a> FloatRegBits;
<a name="l00080"></a><a class="code" href="classBaseO3DynInst.html#a8fa85976bb313eb61d3ccbd6dea157e7">00080</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a>  MiscReg;
<a name="l00081"></a>00081 
<a name="l00082"></a>00082     <span class="keyword">enum</span> {
<a name="l00083"></a><a class="code" href="classBaseO3DynInst.html#ab265f05b0b4e0d9748b558f763223236a6aaf8430fd16d97f36f43a1c68916d9a">00083</a>         <a class="code" href="classBaseO3DynInst.html#ab265f05b0b4e0d9748b558f763223236a6aaf8430fd16d97f36f43a1c68916d9a">MaxInstSrcRegs</a> = <a class="code" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">TheISA::MaxInstSrcRegs</a>,        <span class="comment">//&lt; Max source regs</span>
<a name="l00084"></a><a class="code" href="classBaseO3DynInst.html#ab265f05b0b4e0d9748b558f763223236a42eafd1061c672dd54618efc98df4fa4">00084</a>         <a class="code" href="classBaseO3DynInst.html#ab265f05b0b4e0d9748b558f763223236a42eafd1061c672dd54618efc98df4fa4" title="Max source regs.">MaxInstDestRegs</a> = TheISA::MaxInstDestRegs       <span class="comment">//&lt; Max dest regs</span>
<a name="l00085"></a>00085     };
<a name="l00086"></a>00086 
<a name="l00087"></a>00087   <span class="keyword">public</span>:
<a name="l00089"></a>00089     <a class="code" href="classBaseO3DynInst.html#ad4d36010f573c5c649f295c1ac5adcdf" title="BaseDynInst constructor given a binary instruction.">BaseO3DynInst</a>(<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classBaseDynInst.html#a02deaa2cbbffdbbc543d0f26ddb7e41d" title="The StaticInst used by this BaseDynInst.">staticInst</a>, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classBaseDynInst.html#acd834443a8b6172c628087416e5db6c9" title="The Macroop if one exists.">macroop</a>,
<a name="l00090"></a>00090                   <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c" title="PC state for this instruction.">pc</a>, <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classBaseDynInst.html#ae38f8183a5a8d8822be0b892c4be3f72" title="Predicted PC state after this instruction.">predPC</a>,
<a name="l00091"></a>00091                   <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num, <a class="code" href="classBaseO3DynInst.html#a80d4019e94e12f733ad4e008dac392e9" title="Typedef for the CPU.">O3CPU</a> *<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>);
<a name="l00092"></a>00092 
<a name="l00094"></a>00094     <a class="code" href="classBaseO3DynInst.html#ad4d36010f573c5c649f295c1ac5adcdf" title="BaseDynInst constructor given a binary instruction.">BaseO3DynInst</a>(<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _staticInst, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _macroop);
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     <a class="code" href="classBaseO3DynInst.html#a755362ce53b7618b213533041a834a05">~BaseO3DynInst</a>();
<a name="l00097"></a>00097 
<a name="l00099"></a>00099     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#a031b8560c6b33a01547fde38d22102e3" title="Executes the instruction.">execute</a>();
<a name="l00100"></a>00100 
<a name="l00102"></a>00102     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#a3b6ba0c86d0c8f03c71bd70de0dfe430" title="Initiates the access.">initiateAcc</a>();
<a name="l00103"></a>00103 
<a name="l00105"></a>00105     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#afda7c5fb3f35de76e8babe79e1249392" title="Completes the access.">completeAcc</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107   <span class="keyword">private</span>:
<a name="l00109"></a>00109     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a5a660ec13d21fb049a2179974aa715d1" title="Initializes variables.">initVars</a>();
<a name="l00110"></a>00110 
<a name="l00111"></a>00111   <span class="keyword">protected</span>:
<a name="l00113"></a><a class="code" href="classBaseO3DynInst.html#adbbff2cd2f28f0a8bb3ba227a6901d20">00113</a>     <a class="code" href="classBaseO3DynInst.html#a8fa85976bb313eb61d3ccbd6dea157e7" title="Misc register index type.">MiscReg</a> <a class="code" href="classBaseO3DynInst.html#adbbff2cd2f28f0a8bb3ba227a6901d20" title="Values to be written to the destination misc.">_destMiscRegVal</a>[<a class="code" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">TheISA::MaxMiscDestRegs</a>];
<a name="l00114"></a>00114 
<a name="l00119"></a><a class="code" href="classBaseO3DynInst.html#a062952e7766e9c2369cd6637f3b2b915">00119</a>     <span class="keywordtype">short</span> <a class="code" href="classBaseO3DynInst.html#a062952e7766e9c2369cd6637f3b2b915" title="Indexes of the destination misc.">_destMiscRegIdx</a>[<a class="code" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">TheISA::MaxMiscDestRegs</a>];
<a name="l00120"></a>00120 
<a name="l00122"></a><a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6">00122</a>     uint8_t <a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6" title="Number of destination misc.">_numDestMiscRegs</a>;
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 
<a name="l00125"></a>00125   <span class="keyword">public</span>:
<a name="l00126"></a>00126 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a>00128     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> fetchTick;          <span class="comment">// instruction fetch is completed.</span>
<a name="l00129"></a>00129     int32_t decodeTick;  <span class="comment">// instruction enters decode phase</span>
<a name="l00130"></a>00130     int32_t renameTick;  <span class="comment">// instruction enters rename phase</span>
<a name="l00131"></a>00131     int32_t dispatchTick;
<a name="l00132"></a>00132     int32_t issueTick;
<a name="l00133"></a>00133     int32_t completeTick;
<a name="l00134"></a>00134     int32_t commitTick;
<a name="l00135"></a>00135     int32_t storeTick;
<a name="l00136"></a>00136 <span class="preprocessor">#endif</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00141"></a><a class="code" href="classBaseO3DynInst.html#af6f938abbbb8780453cb8c450ec69371">00141</a>     <a class="code" href="classBaseO3DynInst.html#a8fa85976bb313eb61d3ccbd6dea157e7" title="Misc register index type.">MiscReg</a> <a class="code" href="classBaseO3DynInst.html#af6f938abbbb8780453cb8c450ec69371" title="Reads a misc.">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00142"></a>00142     {
<a name="l00143"></a>00143         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;readMiscReg(misc_reg, this-&gt;<a class="code" href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e" title="The thread this instruction is from.">threadNumber</a>);
<a name="l00144"></a>00144     }
<a name="l00145"></a>00145 
<a name="l00149"></a><a class="code" href="classBaseO3DynInst.html#ae990e25bb8dde2751b7cb8a679909a98">00149</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#ae990e25bb8dde2751b7cb8a679909a98" title="Sets a misc.">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="classBaseO3DynInst.html#a8fa85976bb313eb61d3ccbd6dea157e7" title="Misc register index type.">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00150"></a>00150     {
<a name="l00157"></a>00157         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; <a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6" title="Number of destination misc.">_numDestMiscRegs</a>; idx++) {
<a name="l00158"></a>00158             <span class="keywordflow">if</span> (<a class="code" href="classBaseO3DynInst.html#a062952e7766e9c2369cd6637f3b2b915" title="Indexes of the destination misc.">_destMiscRegIdx</a>[idx] == misc_reg) {
<a name="l00159"></a>00159                <a class="code" href="classBaseO3DynInst.html#adbbff2cd2f28f0a8bb3ba227a6901d20" title="Values to be written to the destination misc.">_destMiscRegVal</a>[idx] = val;
<a name="l00160"></a>00160                <span class="keywordflow">return</span>;
<a name="l00161"></a>00161             }
<a name="l00162"></a>00162         }
<a name="l00163"></a>00163 
<a name="l00164"></a>00164         assert(_numDestMiscRegs &lt; <a class="code" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">TheISA::MaxMiscDestRegs</a>);
<a name="l00165"></a>00165         <a class="code" href="classBaseO3DynInst.html#a062952e7766e9c2369cd6637f3b2b915" title="Indexes of the destination misc.">_destMiscRegIdx</a>[_numDestMiscRegs] = misc_reg;
<a name="l00166"></a>00166         <a class="code" href="classBaseO3DynInst.html#adbbff2cd2f28f0a8bb3ba227a6901d20" title="Values to be written to the destination misc.">_destMiscRegVal</a>[_numDestMiscRegs] = val;
<a name="l00167"></a>00167         _numDestMiscRegs++;
<a name="l00168"></a>00168     }
<a name="l00169"></a>00169 
<a name="l00173"></a><a class="code" href="classBaseO3DynInst.html#a741355a6a6445fb38e3079cd1b571add">00173</a>     <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a> <a class="code" href="classBaseO3DynInst.html#a741355a6a6445fb38e3079cd1b571add" title="Reads a misc.">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00174"></a>00174     {
<a name="l00175"></a>00175         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;readMiscReg(
<a name="l00176"></a>00176                 si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - TheISA::Ctrl_Base_DepTag,
<a name="l00177"></a>00177                 this-&gt;<a class="code" href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e" title="The thread this instruction is from.">threadNumber</a>);
<a name="l00178"></a>00178     }
<a name="l00179"></a>00179 
<a name="l00183"></a><a class="code" href="classBaseO3DynInst.html#a4bddbdb19b22bc6e97fcdaf62e8d09c0">00183</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a4bddbdb19b22bc6e97fcdaf62e8d09c0" title="Sets a misc.">setMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00184"></a>00184                                      <span class="keyword">const</span> <a class="code" href="classBaseO3DynInst.html#a8fa85976bb313eb61d3ccbd6dea157e7" title="Misc register index type.">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00185"></a>00185     {
<a name="l00186"></a>00186         <span class="keywordtype">int</span> misc_reg = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - TheISA::Ctrl_Base_DepTag;
<a name="l00187"></a>00187         <a class="code" href="classBaseO3DynInst.html#ae990e25bb8dde2751b7cb8a679909a98" title="Sets a misc.">setMiscReg</a>(misc_reg, val);
<a name="l00188"></a>00188     }
<a name="l00189"></a>00189 
<a name="l00191"></a><a class="code" href="classBaseO3DynInst.html#ad2b9f15a062a700cff90e1cacade7941">00191</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#ad2b9f15a062a700cff90e1cacade7941" title="Called at the commit stage to update the misc.">updateMiscRegs</a>()
<a name="l00192"></a>00192     {
<a name="l00193"></a>00193         <span class="comment">// @todo: Pretty convoluted way to avoid squashing from happening when</span>
<a name="l00194"></a>00194         <span class="comment">// using the TC during an instruction&#39;s execution (specifically for</span>
<a name="l00195"></a>00195         <span class="comment">// instructions that have side-effects that use the TC).  Fix this.</span>
<a name="l00196"></a>00196         <span class="comment">// See cpu/o3/dyn_inst_impl.hh.</span>
<a name="l00197"></a>00197         <span class="keywordtype">bool</span> no_squash_from_TC = this-&gt;<a class="code" href="classBaseDynInst.html#a358cada4af0dc2729c677fb6f119773b" title="Pointer to the thread state.">thread</a>-&gt;noSquashFromTC;
<a name="l00198"></a>00198         this-&gt;<a class="code" href="classBaseDynInst.html#a358cada4af0dc2729c677fb6f119773b" title="Pointer to the thread state.">thread</a>-&gt;noSquashFromTC = <span class="keyword">true</span>;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6" title="Number of destination misc.">_numDestMiscRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)
<a name="l00201"></a>00201             this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;setMiscReg(
<a name="l00202"></a>00202                 <a class="code" href="classBaseO3DynInst.html#a062952e7766e9c2369cd6637f3b2b915" title="Indexes of the destination misc.">_destMiscRegIdx</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>], <a class="code" href="classBaseO3DynInst.html#adbbff2cd2f28f0a8bb3ba227a6901d20" title="Values to be written to the destination misc.">_destMiscRegVal</a>[i], this-&gt;threadNumber);
<a name="l00203"></a>00203 
<a name="l00204"></a>00204         this-&gt;<a class="code" href="classBaseDynInst.html#a358cada4af0dc2729c677fb6f119773b" title="Pointer to the thread state.">thread</a>-&gt;noSquashFromTC = no_squash_from_TC;
<a name="l00205"></a>00205     }
<a name="l00206"></a>00206 
<a name="l00207"></a><a class="code" href="classBaseO3DynInst.html#a5f54b44c8c8b6e628a186b4f2b2c62c2">00207</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a5f54b44c8c8b6e628a186b4f2b2c62c2">forwardOldRegs</a>()
<a name="l00208"></a>00208     {
<a name="l00209"></a>00209 
<a name="l00210"></a>00210         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; this-&gt;<a class="code" href="classBaseDynInst.html#a5a8225b532b39eb274037504f6b1495f" title="Returns the number of destination registers.">numDestRegs</a>(); idx++) {
<a name="l00211"></a>00211             <a class="code" href="o3_2comm_8hh.html#a5ec29599c4bc29a3054c451674969e7b">PhysRegIndex</a> prev_phys_reg = this-&gt;<a class="code" href="classBaseDynInst.html#a86ecd61339f2e9a63a8dd840f2dcdec5" title="Returns the physical register index of the previous physical register that remapped to the same logic...">prevDestRegIdx</a>(idx);
<a name="l00212"></a>00212             <a class="code" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">TheISA::RegIndex</a> original_dest_reg = this-&gt;<a class="code" href="classBaseDynInst.html#a02deaa2cbbffdbbc543d0f26ddb7e41d" title="The StaticInst used by this BaseDynInst.">staticInst</a>-&gt;destRegIdx(idx);
<a name="l00213"></a>00213             <span class="keywordflow">if</span> (original_dest_reg &lt;  <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01ca675319a87996ecc87e14daadaafe7424">TheISA::FP_Base_DepTag</a>)
<a name="l00214"></a>00214                 this-&gt;<a class="code" href="classBaseO3DynInst.html#a26f45250dd505f92890c6619fd25b61f">setIntRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#a02deaa2cbbffdbbc543d0f26ddb7e41d" title="The StaticInst used by this BaseDynInst.">staticInst</a>.<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>(), idx, this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;readIntReg(prev_phys_reg));
<a name="l00215"></a>00215             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (original_dest_reg &lt; <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01ca34e953853d6e63b34f9febd0e691da0c">TheISA::Ctrl_Base_DepTag</a>)
<a name="l00216"></a>00216                 this-&gt;<a class="code" href="classBaseO3DynInst.html#ab59babf323fe066283ddc71ce720c01a">setFloatRegOperandBits</a>(this-&gt;<a class="code" href="classBaseDynInst.html#a02deaa2cbbffdbbc543d0f26ddb7e41d" title="The StaticInst used by this BaseDynInst.">staticInst</a>.<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>(), idx, this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;readFloatRegBits(prev_phys_reg));
<a name="l00217"></a>00217         }
<a name="l00218"></a>00218     }
<a name="l00220"></a>00220     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#a728c156ca30354bdc12a56e743d86f8f" title="Calls hardware return from error interrupt.">hwrei</a>();
<a name="l00222"></a>00222     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#ae6b4ef8d7c47863a616df0a425dab2ac" title="Traps to handle specified fault.">trap</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseDynInst.html#a01eab17f2d8c5e131a4670347f05718a" title="The kind of fault this instruction has generated.">fault</a>);
<a name="l00223"></a>00223     <span class="keywordtype">bool</span> <a class="code" href="classBaseO3DynInst.html#aacc0980af5d01eb18411573940a474d0">simPalCheck</a>(<span class="keywordtype">int</span> palFunc);
<a name="l00224"></a>00224 
<a name="l00226"></a>00226     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a771f7d505dddcaa79a05f0ee24d158f9" title="Emulates a syscall.">syscall</a>(int64_t callnum);
<a name="l00227"></a>00227 
<a name="l00228"></a>00228   <span class="keyword">public</span>:
<a name="l00229"></a>00229 
<a name="l00230"></a>00230     <span class="comment">// The register accessor methods provide the index of the</span>
<a name="l00231"></a>00231     <span class="comment">// instruction&#39;s operand (e.g., 0 or 1), not the architectural</span>
<a name="l00232"></a>00232     <span class="comment">// register index, to simplify the implementation of register</span>
<a name="l00233"></a>00233     <span class="comment">// renaming.  We find the architectural register index by indexing</span>
<a name="l00234"></a>00234     <span class="comment">// into the instruction&#39;s own operand index table.  Note that a</span>
<a name="l00235"></a>00235     <span class="comment">// raw pointer to the StaticInst is provided instead of a</span>
<a name="l00236"></a>00236     <span class="comment">// ref-counted StaticInstPtr to redice overhead.  This is fine as</span>
<a name="l00237"></a>00237     <span class="comment">// long as these methods don&#39;t copy the pointer into any long-term</span>
<a name="l00238"></a>00238     <span class="comment">// storage (which is pretty hard to imagine they would have reason</span>
<a name="l00239"></a>00239     <span class="comment">// to do).</span>
<a name="l00240"></a>00240 
<a name="l00241"></a><a class="code" href="classBaseO3DynInst.html#a0cb8197aec6c3ef7124c96adb9a0bb51">00241</a>     uint64_t <a class="code" href="classBaseO3DynInst.html#a0cb8197aec6c3ef7124c96adb9a0bb51">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00242"></a>00242     {
<a name="l00243"></a>00243         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;readIntReg(this-&gt;<a class="code" href="classBaseDynInst.html#ab183963b462e29f2f921eab96b1e85fb" title="Physical register index of the source registers of this instruction.">_srcRegIdx</a>[idx]);
<a name="l00244"></a>00244     }
<a name="l00245"></a>00245 
<a name="l00246"></a><a class="code" href="classBaseO3DynInst.html#a74ef2dbd5892ae29540642bb99017900">00246</a>     <a class="code" href="classBaseDynInst.html#a41eadd9b8e50f7ea599d96f627559d3d">FloatReg</a> <a class="code" href="classBaseO3DynInst.html#a74ef2dbd5892ae29540642bb99017900">readFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00247"></a>00247     {
<a name="l00248"></a>00248         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;readFloatReg(this-&gt;<a class="code" href="classBaseDynInst.html#ab183963b462e29f2f921eab96b1e85fb" title="Physical register index of the source registers of this instruction.">_srcRegIdx</a>[idx]);
<a name="l00249"></a>00249     }
<a name="l00250"></a>00250 
<a name="l00251"></a><a class="code" href="classBaseO3DynInst.html#aa2cd656acfbc35e7b6c50f1610cc04b5">00251</a>     <a class="code" href="classBaseO3DynInst.html#af86d1cd6ede3137bde4bb0452c07d28e">FloatRegBits</a> <a class="code" href="classBaseO3DynInst.html#aa2cd656acfbc35e7b6c50f1610cc04b5">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00252"></a>00252     {
<a name="l00253"></a>00253         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;readFloatRegBits(this-&gt;<a class="code" href="classBaseDynInst.html#ab183963b462e29f2f921eab96b1e85fb" title="Physical register index of the source registers of this instruction.">_srcRegIdx</a>[idx]);
<a name="l00254"></a>00254     }
<a name="l00255"></a>00255 
<a name="l00259"></a><a class="code" href="classBaseO3DynInst.html#a26f45250dd505f92890c6619fd25b61f">00259</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a26f45250dd505f92890c6619fd25b61f">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00260"></a>00260     {
<a name="l00261"></a>00261         this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;setIntReg(this-&gt;<a class="code" href="classBaseDynInst.html#a869ad39f330e2385aae251f6580541c9" title="Physical register index of the destination registers of this instruction.">_destRegIdx</a>[idx], val);
<a name="l00262"></a>00262         <a class="code" href="classBaseO3DynInst.html#a26f45250dd505f92890c6619fd25b61f">BaseDynInst&lt;Impl&gt;::setIntRegOperand</a>(si, idx, val);
<a name="l00263"></a>00263     }
<a name="l00264"></a>00264 
<a name="l00265"></a><a class="code" href="classBaseO3DynInst.html#abcc5c85f49c4680c0d0bfbe7539106ec">00265</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#abcc5c85f49c4680c0d0bfbe7539106ec" title="Records an fp register being set to a value.">setFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classBaseDynInst.html#a41eadd9b8e50f7ea599d96f627559d3d">FloatReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00266"></a>00266     {
<a name="l00267"></a>00267         this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;setFloatReg(this-&gt;<a class="code" href="classBaseDynInst.html#a869ad39f330e2385aae251f6580541c9" title="Physical register index of the destination registers of this instruction.">_destRegIdx</a>[idx], val);
<a name="l00268"></a>00268         <a class="code" href="classBaseO3DynInst.html#abcc5c85f49c4680c0d0bfbe7539106ec" title="Records an fp register being set to a value.">BaseDynInst&lt;Impl&gt;::setFloatRegOperand</a>(si, idx, val);
<a name="l00269"></a>00269     }
<a name="l00270"></a>00270 
<a name="l00271"></a><a class="code" href="classBaseO3DynInst.html#ab59babf323fe066283ddc71ce720c01a">00271</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#ab59babf323fe066283ddc71ce720c01a">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00272"></a>00272                                 <a class="code" href="classBaseO3DynInst.html#af86d1cd6ede3137bde4bb0452c07d28e">FloatRegBits</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00273"></a>00273     {
<a name="l00274"></a>00274         this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20" title="Pointer to the Impl&amp;#39;s CPU object.">cpu</a>-&gt;setFloatRegBits(this-&gt;<a class="code" href="classBaseDynInst.html#a869ad39f330e2385aae251f6580541c9" title="Physical register index of the destination registers of this instruction.">_destRegIdx</a>[idx], val);
<a name="l00275"></a>00275         <a class="code" href="classBaseO3DynInst.html#ab59babf323fe066283ddc71ce720c01a">BaseDynInst&lt;Impl&gt;::setFloatRegOperandBits</a>(si, idx, val);
<a name="l00276"></a>00276     }
<a name="l00277"></a>00277 
<a name="l00278"></a>00278 <span class="preprocessor">#if THE_ISA == MIPS_ISA</span>
<a name="l00279"></a><a class="code" href="classBaseO3DynInst.html#a1295b727aaef24b934e7e977c3b39675">00279</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="classBaseO3DynInst.html#a1295b727aaef24b934e7e977c3b39675">readRegOtherThread</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00280"></a>00280     {
<a name="l00281"></a>00281         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for O3 CPU.\n&quot;</span>);
<a name="l00282"></a>00282         <span class="keywordflow">return</span> 0;
<a name="l00283"></a>00283     }
<a name="l00284"></a>00284 
<a name="l00285"></a><a class="code" href="classBaseO3DynInst.html#a892048295d210b22646bec52b807a58f">00285</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a892048295d210b22646bec52b807a58f">setRegOtherThread</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00286"></a>00286     {
<a name="l00287"></a>00287         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MIPS MT not defined for O3 CPU.\n&quot;</span>);
<a name="l00288"></a>00288     }
<a name="l00289"></a>00289 <span class="preprocessor">#endif</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291   <span class="keyword">public</span>:
<a name="l00296"></a><a class="code" href="classBaseO3DynInst.html#ac6fc6a9588e2f5def8272439ae919d7a">00296</a>     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#ac6fc6a9588e2f5def8272439ae919d7a" title="Calculates EA part of a memory instruction.">calcEA</a>()
<a name="l00297"></a>00297     {
<a name="l00298"></a>00298         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a02deaa2cbbffdbbc543d0f26ddb7e41d" title="The StaticInst used by this BaseDynInst.">staticInst</a>-&gt;eaCompInst()-&gt;execute(<span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#a0b2f4b3176344a821f8bfcaf36f7fbbd" title="InstRecord that tracks this instructions.">traceData</a>);
<a name="l00299"></a>00299     }
<a name="l00300"></a>00300 
<a name="l00305"></a><a class="code" href="classBaseO3DynInst.html#ae2e4dc461e4a19632474c17e3df4ff63">00305</a>     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classBaseO3DynInst.html#ae2e4dc461e4a19632474c17e3df4ff63" title="Does the memory access part of a memory instruction.">memAccess</a>()
<a name="l00306"></a>00306     {
<a name="l00307"></a>00307         <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a02deaa2cbbffdbbc543d0f26ddb7e41d" title="The StaticInst used by this BaseDynInst.">staticInst</a>-&gt;memAccInst()-&gt;execute(<span class="keyword">this</span>, this-&gt;<a class="code" href="classBaseDynInst.html#a0b2f4b3176344a821f8bfcaf36f7fbbd" title="InstRecord that tracks this instructions.">traceData</a>);
<a name="l00308"></a>00308     }
<a name="l00309"></a>00309 };
<a name="l00310"></a>00310 
<a name="l00311"></a>00311 <span class="preprocessor">#endif // __CPU_O3_ALPHA_DYN_INST_HH__</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:16:21 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
