 
# Yosys synthesis script for add_output_of_four_multipliers
# Read source files
read_verilog -sv ${ROOT_PATH}/yosys/install/share/yosys/rapidsilicon/${ARCHITECTURE}/cell_sim_blackbox.v
read_verilog  -I${ROOT_PATH}/${RTL_PATH} ${ROOT_PATH}/${RTL_PATH}/add_output_of_four_multipliers.sv


# Technology mapping
hierarchy -top add_output_of_four_multipliers



plugin -i synth-rs

synth_rs -tech ${SYNTH_SETTING}
write_blif add_output_of_four_multipliers_post_synth.blif

write_verilog -noexpr -nodec ${TOP}_post_synth.v
