{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 08:48:57 2019 " "Info: Processing started: Wed Dec 11 08:48:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "cs " "Info: Assuming node \"cs\" is an undefined clock" {  } { { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cs" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cs register ram\[4\]\[5\] register MDR_OUT\[2\]~reg0 179.57 MHz 5.569 ns Internal " "Info: Clock \"cs\" has Internal fmax of 179.57 MHz between source register \"ram\[4\]\[5\]\" and destination register \"MDR_OUT\[2\]~reg0\" (period= 5.569 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.387 ns + Longest register register " "Info: + Longest register to register delay is 5.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram\[4\]\[5\] 1 REG LC_X25_Y25_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y25_N3; Fanout = 1; REG Node = 'ram\[4\]\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { ram[4][5] } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.075 ns) 0.890 ns MDR_OUT~876 2 COMB LC_X27_Y25_N7 1 " "Info: 2: + IC(0.815 ns) + CELL(0.075 ns) = 0.890 ns; Loc. = LC_X27_Y25_N7; Fanout = 1; COMB Node = 'MDR_OUT~876'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "0.890 ns" { ram[4][5] MDR_OUT~876 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.280 ns) 2.155 ns MDR_OUT~877 3 COMB LC_X28_Y22_N0 1 " "Info: 3: + IC(0.985 ns) + CELL(0.280 ns) = 2.155 ns; Loc. = LC_X28_Y22_N0; Fanout = 1; COMB Node = 'MDR_OUT~877'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "1.265 ns" { MDR_OUT~876 MDR_OUT~877 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.075 ns) 3.201 ns MDR_OUT~878 4 COMB LC_X28_Y24_N3 1 " "Info: 4: + IC(0.971 ns) + CELL(0.075 ns) = 3.201 ns; Loc. = LC_X28_Y24_N3; Fanout = 1; COMB Node = 'MDR_OUT~878'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "1.046 ns" { MDR_OUT~877 MDR_OUT~878 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.183 ns) 4.628 ns MDR_OUT~881 5 COMB LC_X24_Y23_N9 1 " "Info: 5: + IC(1.244 ns) + CELL(0.183 ns) = 4.628 ns; Loc. = LC_X24_Y23_N9; Fanout = 1; COMB Node = 'MDR_OUT~881'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "1.427 ns" { MDR_OUT~878 MDR_OUT~881 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.458 ns) 5.387 ns MDR_OUT\[2\]~reg0 6 REG LC_X24_Y23_N6 1 " "Info: 6: + IC(0.301 ns) + CELL(0.458 ns) = 5.387 ns; Loc. = LC_X24_Y23_N6; Fanout = 1; REG Node = 'MDR_OUT\[2\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "0.759 ns" { MDR_OUT~881 MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns ( 19.88 % ) " "Info: Total cell delay = 1.071 ns ( 19.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns ( 80.12 % ) " "Info: Total interconnect delay = 4.316 ns ( 80.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "5.387 ns" { ram[4][5] MDR_OUT~876 MDR_OUT~877 MDR_OUT~878 MDR_OUT~881 MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.387 ns" { ram[4][5] MDR_OUT~876 MDR_OUT~877 MDR_OUT~878 MDR_OUT~881 MDR_OUT[2]~reg0 } { 0.000ns 0.815ns 0.985ns 0.971ns 1.244ns 0.301ns } { 0.000ns 0.075ns 0.280ns 0.075ns 0.183ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 2.811 ns + Shortest register " "Info: + Shortest clock path from clock \"cs\" to destination register is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns cs 1 CLK PIN_L2 264 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 264; CLK Node = 'cs'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { cs } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.542 ns) 2.811 ns MDR_OUT\[2\]~reg0 2 REG LC_X24_Y23_N6 1 " "Info: 2: + IC(1.544 ns) + CELL(0.542 ns) = 2.811 ns; Loc. = LC_X24_Y23_N6; Fanout = 1; REG Node = 'MDR_OUT\[2\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.086 ns" { cs MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.07 % ) " "Info: Total cell delay = 1.267 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.544 ns ( 54.93 % ) " "Info: Total interconnect delay = 1.544 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.811 ns" { cs MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.811 ns" { cs cs~out0 MDR_OUT[2]~reg0 } { 0.000ns 0.000ns 1.544ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs source 2.827 ns - Longest register " "Info: - Longest clock path from clock \"cs\" to source register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns cs 1 CLK PIN_L2 264 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 264; CLK Node = 'cs'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { cs } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.542 ns) 2.827 ns ram\[4\]\[5\] 2 REG LC_X25_Y25_N3 1 " "Info: 2: + IC(1.560 ns) + CELL(0.542 ns) = 2.827 ns; Loc. = LC_X25_Y25_N3; Fanout = 1; REG Node = 'ram\[4\]\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.102 ns" { cs ram[4][5] } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.82 % ) " "Info: Total cell delay = 1.267 ns ( 44.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns ( 55.18 % ) " "Info: Total interconnect delay = 1.560 ns ( 55.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.827 ns" { cs ram[4][5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.827 ns" { cs cs~out0 ram[4][5] } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.811 ns" { cs MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.811 ns" { cs cs~out0 MDR_OUT[2]~reg0 } { 0.000ns 0.000ns 1.544ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.827 ns" { cs ram[4][5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.827 ns" { cs cs~out0 ram[4][5] } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "5.387 ns" { ram[4][5] MDR_OUT~876 MDR_OUT~877 MDR_OUT~878 MDR_OUT~881 MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.387 ns" { ram[4][5] MDR_OUT~876 MDR_OUT~877 MDR_OUT~878 MDR_OUT~881 MDR_OUT[2]~reg0 } { 0.000ns 0.815ns 0.985ns 0.971ns 1.244ns 0.301ns } { 0.000ns 0.075ns 0.280ns 0.075ns 0.183ns 0.458ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.811 ns" { cs MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.811 ns" { cs cs~out0 MDR_OUT[2]~reg0 } { 0.000ns 0.000ns 1.544ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.827 ns" { cs ram[4][5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.827 ns" { cs cs~out0 ram[4][5] } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MDR_OUT\[2\]~reg0 MAR\[2\] cs 7.848 ns register " "Info: tsu for register \"MDR_OUT\[2\]~reg0\" (data pin = \"MAR\[2\]\", clock pin = \"cs\") is 7.848 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.649 ns + Longest pin register " "Info: + Longest pin to register delay is 10.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns MAR\[2\] 1 PIN PIN_B13 79 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B13; Fanout = 79; PIN Node = 'MAR\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { MAR[2] } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.699 ns) + CELL(0.366 ns) 6.152 ns MDR_OUT~876 2 COMB LC_X27_Y25_N7 1 " "Info: 2: + IC(4.699 ns) + CELL(0.366 ns) = 6.152 ns; Loc. = LC_X27_Y25_N7; Fanout = 1; COMB Node = 'MDR_OUT~876'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "5.065 ns" { MAR[2] MDR_OUT~876 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.280 ns) 7.417 ns MDR_OUT~877 3 COMB LC_X28_Y22_N0 1 " "Info: 3: + IC(0.985 ns) + CELL(0.280 ns) = 7.417 ns; Loc. = LC_X28_Y22_N0; Fanout = 1; COMB Node = 'MDR_OUT~877'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "1.265 ns" { MDR_OUT~876 MDR_OUT~877 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.075 ns) 8.463 ns MDR_OUT~878 4 COMB LC_X28_Y24_N3 1 " "Info: 4: + IC(0.971 ns) + CELL(0.075 ns) = 8.463 ns; Loc. = LC_X28_Y24_N3; Fanout = 1; COMB Node = 'MDR_OUT~878'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "1.046 ns" { MDR_OUT~877 MDR_OUT~878 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.183 ns) 9.890 ns MDR_OUT~881 5 COMB LC_X24_Y23_N9 1 " "Info: 5: + IC(1.244 ns) + CELL(0.183 ns) = 9.890 ns; Loc. = LC_X24_Y23_N9; Fanout = 1; COMB Node = 'MDR_OUT~881'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "1.427 ns" { MDR_OUT~878 MDR_OUT~881 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.458 ns) 10.649 ns MDR_OUT\[2\]~reg0 6 REG LC_X24_Y23_N6 1 " "Info: 6: + IC(0.301 ns) + CELL(0.458 ns) = 10.649 ns; Loc. = LC_X24_Y23_N6; Fanout = 1; REG Node = 'MDR_OUT\[2\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "0.759 ns" { MDR_OUT~881 MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.449 ns ( 23.00 % ) " "Info: Total cell delay = 2.449 ns ( 23.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 77.00 % ) " "Info: Total interconnect delay = 8.200 ns ( 77.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "10.649 ns" { MAR[2] MDR_OUT~876 MDR_OUT~877 MDR_OUT~878 MDR_OUT~881 MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.649 ns" { MAR[2] MAR[2]~out0 MDR_OUT~876 MDR_OUT~877 MDR_OUT~878 MDR_OUT~881 MDR_OUT[2]~reg0 } { 0.000ns 0.000ns 4.699ns 0.985ns 0.971ns 1.244ns 0.301ns } { 0.000ns 1.087ns 0.366ns 0.280ns 0.075ns 0.183ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 2.811 ns - Shortest register " "Info: - Shortest clock path from clock \"cs\" to destination register is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns cs 1 CLK PIN_L2 264 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 264; CLK Node = 'cs'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { cs } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.542 ns) 2.811 ns MDR_OUT\[2\]~reg0 2 REG LC_X24_Y23_N6 1 " "Info: 2: + IC(1.544 ns) + CELL(0.542 ns) = 2.811 ns; Loc. = LC_X24_Y23_N6; Fanout = 1; REG Node = 'MDR_OUT\[2\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.086 ns" { cs MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.07 % ) " "Info: Total cell delay = 1.267 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.544 ns ( 54.93 % ) " "Info: Total interconnect delay = 1.544 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.811 ns" { cs MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.811 ns" { cs cs~out0 MDR_OUT[2]~reg0 } { 0.000ns 0.000ns 1.544ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "10.649 ns" { MAR[2] MDR_OUT~876 MDR_OUT~877 MDR_OUT~878 MDR_OUT~881 MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.649 ns" { MAR[2] MAR[2]~out0 MDR_OUT~876 MDR_OUT~877 MDR_OUT~878 MDR_OUT~881 MDR_OUT[2]~reg0 } { 0.000ns 0.000ns 4.699ns 0.985ns 0.971ns 1.244ns 0.301ns } { 0.000ns 1.087ns 0.366ns 0.280ns 0.075ns 0.183ns 0.458ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.811 ns" { cs MDR_OUT[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.811 ns" { cs cs~out0 MDR_OUT[2]~reg0 } { 0.000ns 0.000ns 1.544ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cs MDR_OUT\[3\] MDR_OUT\[3\]~reg0 7.537 ns register " "Info: tco from clock \"cs\" to destination pin \"MDR_OUT\[3\]\" through register \"MDR_OUT\[3\]~reg0\" is 7.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs source 2.827 ns + Longest register " "Info: + Longest clock path from clock \"cs\" to source register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns cs 1 CLK PIN_L2 264 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 264; CLK Node = 'cs'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { cs } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.542 ns) 2.827 ns MDR_OUT\[3\]~reg0 2 REG LC_X23_Y25_N2 1 " "Info: 2: + IC(1.560 ns) + CELL(0.542 ns) = 2.827 ns; Loc. = LC_X23_Y25_N2; Fanout = 1; REG Node = 'MDR_OUT\[3\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.102 ns" { cs MDR_OUT[3]~reg0 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.82 % ) " "Info: Total cell delay = 1.267 ns ( 44.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns ( 55.18 % ) " "Info: Total interconnect delay = 1.560 ns ( 55.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.827 ns" { cs MDR_OUT[3]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.827 ns" { cs cs~out0 MDR_OUT[3]~reg0 } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.554 ns + Longest register pin " "Info: + Longest register to pin delay is 4.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MDR_OUT\[3\]~reg0 1 REG LC_X23_Y25_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y25_N2; Fanout = 1; REG Node = 'MDR_OUT\[3\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { MDR_OUT[3]~reg0 } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(2.404 ns) 4.554 ns MDR_OUT\[3\] 2 PIN PIN_B7 0 " "Info: 2: + IC(2.150 ns) + CELL(2.404 ns) = 4.554 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'MDR_OUT\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "4.554 ns" { MDR_OUT[3]~reg0 MDR_OUT[3] } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns ( 52.79 % ) " "Info: Total cell delay = 2.404 ns ( 52.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.150 ns ( 47.21 % ) " "Info: Total interconnect delay = 2.150 ns ( 47.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "4.554 ns" { MDR_OUT[3]~reg0 MDR_OUT[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.554 ns" { MDR_OUT[3]~reg0 MDR_OUT[3] } { 0.000ns 2.150ns } { 0.000ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.827 ns" { cs MDR_OUT[3]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.827 ns" { cs cs~out0 MDR_OUT[3]~reg0 } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "4.554 ns" { MDR_OUT[3]~reg0 MDR_OUT[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.554 ns" { MDR_OUT[3]~reg0 MDR_OUT[3] } { 0.000ns 2.150ns } { 0.000ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ram\[20\]\[6\] MDR_IN\[1\] cs -1.995 ns register " "Info: th for register \"ram\[20\]\[6\]\" (data pin = \"MDR_IN\[1\]\", clock pin = \"cs\") is -1.995 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 2.803 ns + Longest register " "Info: + Longest clock path from clock \"cs\" to destination register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns cs 1 CLK PIN_L2 264 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 264; CLK Node = 'cs'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { cs } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.542 ns) 2.803 ns ram\[20\]\[6\] 2 REG LC_X29_Y27_N4 1 " "Info: 2: + IC(1.536 ns) + CELL(0.542 ns) = 2.803 ns; Loc. = LC_X29_Y27_N4; Fanout = 1; REG Node = 'ram\[20\]\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.078 ns" { cs ram[20][6] } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.20 % ) " "Info: Total cell delay = 1.267 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 54.80 % ) " "Info: Total interconnect delay = 1.536 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.803 ns" { cs ram[20][6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.803 ns" { cs cs~out0 ram[20][6] } { 0.000ns 0.000ns 1.536ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.898 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns MDR_IN\[1\] 1 PIN PIN_A11 33 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_A11; Fanout = 33; PIN Node = 'MDR_IN\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "" { MDR_IN[1] } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.841 ns) + CELL(0.085 ns) 4.898 ns ram\[20\]\[6\] 2 REG LC_X29_Y27_N4 1 " "Info: 2: + IC(3.841 ns) + CELL(0.085 ns) = 4.898 ns; Loc. = LC_X29_Y27_N4; Fanout = 1; REG Node = 'ram\[20\]\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "3.926 ns" { MDR_IN[1] ram[20][6] } "NODE_NAME" } "" } } { "ram_256.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/RAM/ram_256.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.057 ns ( 21.58 % ) " "Info: Total cell delay = 1.057 ns ( 21.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.841 ns ( 78.42 % ) " "Info: Total interconnect delay = 3.841 ns ( 78.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "4.898 ns" { MDR_IN[1] ram[20][6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.898 ns" { MDR_IN[1] MDR_IN[1]~out0 ram[20][6] } { 0.000ns 0.000ns 3.841ns } { 0.000ns 0.972ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "2.803 ns" { cs ram[20][6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.803 ns" { cs cs~out0 ram[20][6] } { 0.000ns 0.000ns 1.536ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "RAM" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/RAM/db/RAM.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/RAM/" "" "4.898 ns" { MDR_IN[1] ram[20][6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.898 ns" { MDR_IN[1] MDR_IN[1]~out0 ram[20][6] } { 0.000ns 0.000ns 3.841ns } { 0.000ns 0.972ns 0.085ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 08:48:57 2019 " "Info: Processing ended: Wed Dec 11 08:48:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
