FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLOCK100_OUTL\I";
2"UN$1$3MERGE$I8$A";
3"UN$1$3MERGE$I8$C";
4"CLOCK100_OUTH\I";
5"UN$1$3MERGE$I8$B";
6"TUNE_ANPULSE\I";
7"FAST_ANPULSE\I";
8"ASYNC_DELAY_OUT\I";
9"EXT_PED_IN\I";
10"EXT_PED_OUT\I";
11"CLOCK200_OUTH\I";
12"TUB_CLK_IN\I";
13"CLOCK200_OUTL\I";
14"GND\G";
15"UN$1$3MERGE$I6$C";
16"ASYNC_PULSE_OUT\I";
17"TUNE_COMP_OUTH\I";
18"TUNE_COMP_OUTL\I";
19"FAST_COMP_OUTL\I";
20"VCC\G";
21"GND\G";
22"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
23"SYNC24L_LVDS\I";
24"SYNC24H_LVDS\I";
25"SYNCL_LVDS\I";
26"SYNCH_LVDS\I";
27"SYNC24H_ECL\I";
28"SYNCL_ECL\I";
29"SCOPE_OUT<7..0>\I";
30"CAEN_OUT<7..0>\I";
31"SYNCH_ECL\I";
32"TUBII_RT_OUT\I";
33"SYNC_DELAY_OUT\I";
34"UN$1$CLOCKS$I15$MISSEDCLOCK";
35"TELLIE_DELAY_OUT\I";
36"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
37"UN$1$GENERICUTILITIES$I11$PULSE";
38"UN$1$GENERICUTILITIES$I11$CLRCNT";
39"RAWTRIGS<3..0>\I";
40"SYNC24_TTL\I";
41"SYNC_TTL\I";
42"UN$1$COMPARATORS$I13$DATARDY";
43"FAST_COMP_OUTH\I";
44"SMELLIE_DELAY_OUT\I";
45"ASYNC_DELAY_IN\I";
46"SYNC_DELAY_IN\I";
47"SYNC_PULSE_OUT\I";
48"EXTTRIG<15..0>\I";
49"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
50"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
51"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
52"CAEN_ANPULSE<11..0>\I";
53"SYNC24L_ECL\I";
54"TELLIE_DELAY_IN\I";
55"GTRIG_TTL\I";
56"UN$1$3MERGE$I6$A";
57"UN$1$3MERGE$I6$B";
58"UN$1$CAEN$I3$DATARDY";
59"UN$1$CAEN$I3$LE";
60"UN$1$CNTRLREGISTER$I2$DATAOUT";
61"UN$1$CNTRLREGISTER$I2$DATARDY";
62"UN$1$CNTRLREGISTER$I2$LE";
63"UN$1$CLOCKS$I15$DEFAULTSELECT";
64"SMELLIE_DELAY_IN\I";
65"UN$1$CNTRLREGISTER$I2$READENABLE";
66"UN$1$CNTRLREGISTER$I2$ECALSETUP";
67"UN$1$GTDELAYS$I4$TTLLOCKOUT";
68"GTRIGH_ECL\I";
69"UN$1$GTDELAYS$I4$LEDGT";
70"LOCKOUT\I";
71"LOCKOUT*\I";
72"DGTL\I";
73"DGTH\I";
74"MTCD_LO*\I";
75"UN$1$GTDELAYS$I4$DGTTTL";
76"UN$1$CAEN$I3$CLK";
77"UN$1$CAEN$I3$DATA";
78"UN$1$COMPARATORS$I13$LETUNE";
79"GTRIGL_ECL\I";
80"UN$1$CNTRLREGISTER$I2$LOSELECT";
81"ADDR<0..2>";
82"UN$1$CLOCKS$I15$CLOCK100";
83"UN$1$CLOCKS$I15$LE";
84"UN$1$CLOCKS$I15$FOX200MHZ";
85"UN$1$CLOCKS$I15$DATARDY";
86"UN$1$MICROZEDCONNECTION$I10$SPKR";
87"TELLIE_PULSE_OUT\I";
88"SCALER<0..2>";
89"SMELLIE_PULSE_OUT\I";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"67;
"DGT"75;
"CAEN_RDY"58;
"TUBII_RT_OUT"32;
"100MHZ_CLK_IN"82;
"SYNC_PULSE_OUT"47;
"SMELLIE_DELAY_OUT"44;
"SMELLIE_DELAY_IN"64;
"SMELLIE_PULSE_OUT"89;
"ASYNC_DELAY_IN"45;
"ASYNC_DELAY_OUT"49;
"SYNC_DELAY_OUT"33;
"SYNC_DELAY_IN"46;
"ASYNC_PULSE_OUT"50;
"TELLIE_DELAY_IN"54;
"TELLIE_PULSE_OUT"87;
"SPKR"86;
"TUBIITIME_DATA_RDY"85;
"FOX_200MHZ_IN"84;
"USING_BCKP"34;
"EXTTRIG<0..15>"48;
"LOAD_ENABLE<0..2>"81;
"COMP_RDY"42;
"TELLIE_DELAY_OUT"35;
"DATA"77;
"CLK"76;
"LATCH_DISPLAY"36;
"CNT_PULSE"37;
"CLR_CNT"38;
"RAWTRIGS_IN<3..0>"39;
"CNTRL_REGISTER_CHK"60;
"CNTRL_RDY"61;
"GTRIG"55;
"SYNC24"40;
"SYNC"41;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"16;
"ASYNC_DELAY_OUT"8;
"LE_ASYNC_DELAY"22;
"LE_ASYNC_PULSE"51;
"DATA"77;
"CLK"76;
"ASYNC_DELAY_IN"49;
"ASYNC_PULSE_IN"50;
"PULSE"37;
"LATCH_DISPLAY"36;
"ALLOW_COUNT"2;
"TEST_DISPLAY"5;
"DISPLAY_ZEROES"3;
"CLR_CNT"38;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"71;
"DGTH"73;
"GTRIG"68;
"TUNE_PULSE"6;
"FAST_PULSE"7;
"DATA"77;
"CLK"76;
"DATA_RDY"42;
"LE_TUNE"78;
"FAST_COMP_OUTH"43;
"FAST_COMP_OUTL"19;
"TUNE_COMP_OUTH"18;
"TUNE_COMP_OUTL"17;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"POWER<5..1>"
VHDL_MODE"IN"0;
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"63;
"CLOCK100"82;
"FOX200MHZ"
VHDL_MODE"OUT"84;
"CLOCK200_OUTH"11;
"CLOCK200_OUTL"13;
"CLK100_OUTL"
VHDL_MODE"OUT"1;
"CLK100_OUTH"
VHDL_MODE"OUT"4;
"MISSEDCLOCK"
VHDL_MODE"OUT"34;
"SR_CLK"
VHDL_MODE"IN"76;
"DATA"
VHDL_MODE"IN"77;
"TUB_CLK_IN"12;
"LE"
VHDL_MODE"IN"83;
"DATA_RDY"
VHDL_MODE"IN"85;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"65;
"DATA_OUT"60;
"ECAL_SETUP"66;
"LO_SELECT"80;
"DEFAULT_CLK_SELECT"63;
"DATA_RDY"61;
"LE"62;
"CLK"76;
"DATA"77;
"DISPLAY<2..0>"88;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"58;
"DATA"
VHDL_MODE"IN"77;
"LE"
VHDL_MODE"IN"59;
"CLK"
VHDL_MODE"IN"76;
"SYNC24L_LVDS"23;
"SYNC24H_LVDS"24;
"SYNCL_LVDS"25;
"SYNCH_LVDS"26;
"SYNC24L_ECL"53;
"SYNC24H_ECL"27;
"SYNCL_ECL"28;
"AN_PULSE_IN<11..0>"52;
"SCOPE_OUT<7..0>"29;
"CAEN_OUT<7..0>"30;
"GTRIGH_ECL"68;
"GTRIGL_ECL"79;
"SYNCH_ECL"31;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TTL_LOCKOUT* \B"67;
"GTRIGL"79;
"GTRIGH"68;
"LE_DGT"69;
"DATA"77;
"CLK"76;
"SELECT_LO_SRC"80;
"LOCKOUT"70;
"LOCKOUT* \B"71;
"DGTL"72;
"DGTH"73;
"MTCD_LO* \B"74;
"DGT_TTL"75;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
$LOCATION"U2"
CDS_LOCATION"U2"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"
$PN"3"15;
"A1"
$PN"2"57;
"A0"
$PN"1"56;
"E3"
$PN"6"20;
"E2 \B"
$PN"5"14;
"E1 \B"
$PN"4"21;
"Y7"
$PN"7"51;
"Y6"
$PN"9"22;
"Y5"
$PN"10"83;
"Y4"
$PN"11"78;
"Y3"
$PN"12"65;
"Y2"
$PN"13"62;
"Y1"
$PN"14"69;
"Y0"
$PN"15"59;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"56;
"B\NWC\NAC"57;
"C\NWC\NAC"15;
"Y\NWC\NAC"81;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"9;
"EXT_PED_OUT"10;
"GTRIG"68;
"ECAL_ACTIVE"66;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"2;
"B\NWC\NAC"5;
"C\NWC\NAC"3;
"Y\NWC\NAC"88;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"86;
END.
