#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd244ea10 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffd2417a40 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffd2417a80 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000100>;
P_0x7fffd2417ac0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffd2417b00 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffd2417b40 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffd2417b80 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000111>;
P_0x7fffd2417bc0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010101>;
P_0x7fffd2417c00 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffd2417c40 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000011>;
v0x7fffd2480550_0 .var/i "address_file", 31 0;
v0x7fffd2480650_0 .var "address_in", 31 0;
v0x7fffd2480740_0 .var "clk", 0 0;
v0x7fffd2480810_0 .var "data_in", 31 0;
v0x7fffd24808b0_0 .net "data_out", 31 0, v0x7fffd247f830_0;  1 drivers
v0x7fffd2480950_0 .var "enable", 0 0;
v0x7fffd24809f0_0 .net "hit", 0 0, L_0x7fffd2483630;  1 drivers
v0x7fffd2480a90_0 .var/i "miss_count", 31 0;
v0x7fffd2480b30_0 .var "rst", 0 0;
v0x7fffd2480bd0_0 .var/i "scan_file", 31 0;
v0x7fffd2480cb0_0 .var/i "total_count", 31 0;
E_0x7fffd24127c0 .event negedge, v0x7fffd2477f50_0;
S_0x7fffd2446700 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffd244ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffd242c8a0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffd242c8e0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000100>;
P_0x7fffd242c920 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffd242c960 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffd242c9a0 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffd242c9e0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000111>;
P_0x7fffd242ca20 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010101>;
P_0x7fffd242ca60 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000011>;
v0x7fffd247f370_0 .net *"_ivl_7", 7 0, L_0x7fffd2483720;  1 drivers
v0x7fffd247f450_0 .net "address_in", 31 0, v0x7fffd2480650_0;  1 drivers
v0x7fffd247f530_0 .net "clk", 0 0, v0x7fffd2480740_0;  1 drivers
v0x7fffd247f600 .array "data", 0 3;
v0x7fffd247f600_0 .net v0x7fffd247f600 0, 31 0, L_0x7fffd24519a0; 1 drivers
v0x7fffd247f600_1 .net v0x7fffd247f600 1, 31 0, L_0x7fffd2442d00; 1 drivers
v0x7fffd247f600_2 .net v0x7fffd247f600 2, 31 0, L_0x7fffd2482880; 1 drivers
v0x7fffd247f600_3 .net v0x7fffd247f600 3, 31 0, L_0x7fffd24833f0; 1 drivers
v0x7fffd247f790_0 .net "data_in", 31 0, v0x7fffd2480810_0;  1 drivers
v0x7fffd247f830_0 .var "data_out", 31 0;
v0x7fffd247f8d0_0 .net "enable", 0 0, v0x7fffd2480950_0;  1 drivers
v0x7fffd247f970_0 .var "enables", 3 0;
v0x7fffd247fa10_0 .net "hit_out", 0 0, L_0x7fffd2483630;  alias, 1 drivers
v0x7fffd247fb60_0 .var "hits", 3 0;
v0x7fffd247fc50_0 .net "match", 2 0, v0x7fffd247f240_0;  1 drivers
v0x7fffd247fcf0_0 .net "rst", 0 0, v0x7fffd2480b30_0;  1 drivers
v0x7fffd247fd90_0 .net "set_idx", 6 0, L_0x7fffd2483850;  1 drivers
v0x7fffd247fe50_0 .net "tag", 20 0, L_0x7fffd2483940;  1 drivers
v0x7fffd247ffa0 .array "tags", 0 3;
v0x7fffd247ffa0_0 .net v0x7fffd247ffa0 0, 20 0, L_0x7fffd2455bf0; 1 drivers
v0x7fffd247ffa0_1 .net v0x7fffd247ffa0 1, 20 0, L_0x7fffd2447c60; 1 drivers
v0x7fffd247ffa0_2 .net v0x7fffd247ffa0 2, 20 0, L_0x7fffd2482550; 1 drivers
v0x7fffd247ffa0_3 .net v0x7fffd247ffa0 3, 20 0, L_0x7fffd24830c0; 1 drivers
v0x7fffd2480120 .array "valids", 0 3;
v0x7fffd2480120_0 .net v0x7fffd2480120 0, 0 0, L_0x7fffd245ddd0; 1 drivers
v0x7fffd2480120_1 .net v0x7fffd2480120 1, 0 0, L_0x7fffd244cb00; 1 drivers
v0x7fffd2480120_2 .net v0x7fffd2480120 2, 0 0, L_0x7fffd2482260; 1 drivers
v0x7fffd2480120_3 .net v0x7fffd2480120 3, 0 0, L_0x7fffd2482bc0; 1 drivers
v0x7fffd24802b0_0 .var/i "w", 31 0;
v0x7fffd2480460_0 .net "way", 2 0, L_0x7fffd245cc90;  1 drivers
E_0x7fffd2410990 .event edge, v0x7fffd2446f60_0, v0x7fffd2450ca0_0;
E_0x7fffd240bb70 .event edge, v0x7fffd2478010_0, v0x7fffd24796d0_0;
L_0x7fffd24816b0 .part v0x7fffd247f970_0, 0, 1;
L_0x7fffd2481f90 .part v0x7fffd247f970_0, 1, 1;
L_0x7fffd2482940 .part v0x7fffd247f970_0, 2, 1;
L_0x7fffd2483500 .part v0x7fffd247f970_0, 3, 1;
L_0x7fffd2483630 .reduce/or v0x7fffd247fb60_0;
L_0x7fffd2483720 .part v0x7fffd2480650_0, 4, 8;
L_0x7fffd2483850 .part L_0x7fffd2483720, 0, 7;
L_0x7fffd2483940 .part v0x7fffd2480650_0, 11, 21;
S_0x7fffd2444cd0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffd2446700;
 .timescale -9 -12;
S_0x7fffd244a840 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffd2444cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "set_in";
    .port_info 4 /INPUT 3 "way_in";
    .port_info 5 /OUTPUT 3 "next_out";
P_0x7fffd23d2620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x7fffd23d2660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000000111>;
P_0x7fffd23d26a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000011>;
L_0x7fffd245cc90 .functor BUFZ 3, v0x7fffd2442000_0, C4<000>, C4<000>, C4<000>;
v0x7fffd245df30_0 .net "clk", 0 0, v0x7fffd2480740_0;  alias, 1 drivers
v0x7fffd2455d90 .array "curr", 0 127, 2 0;
v0x7fffd2450ca0_0 .net "enable", 0 0, v0x7fffd2480950_0;  alias, 1 drivers
v0x7fffd244be00_0 .var/i "i", 31 0;
v0x7fffd2446f60_0 .net "next_out", 2 0, L_0x7fffd245cc90;  alias, 1 drivers
v0x7fffd2442000_0 .var "prev", 2 0;
v0x7fffd2477f50_0 .net "rst", 0 0, v0x7fffd2480b30_0;  alias, 1 drivers
v0x7fffd2478010_0 .net "set_in", 6 0, L_0x7fffd2483850;  alias, 1 drivers
v0x7fffd24780f0_0 .net "way_in", 2 0, v0x7fffd247f240_0;  alias, 1 drivers
E_0x7fffd245dea0 .event edge, v0x7fffd2450ca0_0, v0x7fffd2478010_0;
E_0x7fffd2443b80 .event posedge, v0x7fffd245df30_0;
S_0x7fffd244b5a0 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffd2446700;
 .timescale -9 -12;
P_0x7fffd24782d0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffd2449b70 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd244b5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd24783e0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd2478420 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffd2478460 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffd245ddd0 .functor BUFZ 1, L_0x7fffd2480db0, C4<0>, C4<0>, C4<0>;
L_0x7fffd2455bf0 .functor BUFZ 21, L_0x7fffd2481030, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffd24519a0 .functor BUFZ 32, L_0x7fffd24812e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd24785d0_0 .net *"_ivl_0", 0 0, L_0x7fffd2480db0;  1 drivers
v0x7fffd2478870_0 .net *"_ivl_10", 8 0, L_0x7fffd24810d0;  1 drivers
L_0x7f4766bd0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2478950_0 .net *"_ivl_13", 1 0, L_0x7f4766bd0060;  1 drivers
v0x7fffd2478a40_0 .net *"_ivl_16", 31 0, L_0x7fffd24812e0;  1 drivers
v0x7fffd2478b20_0 .net *"_ivl_18", 8 0, L_0x7fffd2481380;  1 drivers
v0x7fffd2478c50_0 .net *"_ivl_2", 8 0, L_0x7fffd2480ed0;  1 drivers
L_0x7f4766bd00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2478d30_0 .net *"_ivl_21", 1 0, L_0x7f4766bd00a8;  1 drivers
L_0x7f4766bd0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2478e10_0 .net *"_ivl_5", 1 0, L_0x7f4766bd0018;  1 drivers
v0x7fffd2478ef0_0 .net *"_ivl_8", 20 0, L_0x7fffd2481030;  1 drivers
v0x7fffd2478fd0_0 .var/i "block", 31 0;
v0x7fffd24790b0_0 .net "clk", 0 0, v0x7fffd2480740_0;  alias, 1 drivers
v0x7fffd2479150 .array "data", 0 127, 31 0;
v0x7fffd24791f0_0 .net "data_in", 31 0, v0x7fffd2480810_0;  alias, 1 drivers
v0x7fffd24792d0_0 .net "data_out", 31 0, L_0x7fffd24519a0;  alias, 1 drivers
v0x7fffd24793b0_0 .net "enable", 0 0, L_0x7fffd24816b0;  1 drivers
v0x7fffd2479470_0 .net "index_in", 6 0, L_0x7fffd2483850;  alias, 1 drivers
v0x7fffd2479560_0 .net "rst", 0 0, v0x7fffd2480b30_0;  alias, 1 drivers
v0x7fffd2479630 .array "tag", 0 127, 20 0;
v0x7fffd24796d0_0 .net "tag_in", 20 0, L_0x7fffd2483940;  alias, 1 drivers
v0x7fffd2479790_0 .net "tag_out", 20 0, L_0x7fffd2455bf0;  alias, 1 drivers
v0x7fffd2479870 .array "valid", 0 127, 0 0;
v0x7fffd2479910_0 .net "valid_out", 0 0, L_0x7fffd245ddd0;  alias, 1 drivers
E_0x7fffd23f4b80 .event posedge, v0x7fffd24793b0_0;
L_0x7fffd2480db0 .array/port v0x7fffd2479870, L_0x7fffd2480ed0;
L_0x7fffd2480ed0 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd0018;
L_0x7fffd2481030 .array/port v0x7fffd2479630, L_0x7fffd24810d0;
L_0x7fffd24810d0 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd0060;
L_0x7fffd24812e0 .array/port v0x7fffd2479150, L_0x7fffd2481380;
L_0x7fffd2481380 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd00a8;
S_0x7fffd244f6e0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffd2446700;
 .timescale -9 -12;
P_0x7fffd2479b40 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffd2450440 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd244f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd2479c50 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd2479c90 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffd2479cd0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffd244cb00 .functor BUFZ 1, L_0x7fffd2481750, C4<0>, C4<0>, C4<0>;
L_0x7fffd2447c60 .functor BUFZ 21, L_0x7fffd24819d0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffd2442d00 .functor BUFZ 32, L_0x7fffd2481cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd2479e70_0 .net *"_ivl_0", 0 0, L_0x7fffd2481750;  1 drivers
v0x7fffd247a110_0 .net *"_ivl_10", 8 0, L_0x7fffd2481a70;  1 drivers
L_0x7f4766bd0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247a1f0_0 .net *"_ivl_13", 1 0, L_0x7f4766bd0138;  1 drivers
v0x7fffd247a2e0_0 .net *"_ivl_16", 31 0, L_0x7fffd2481cd0;  1 drivers
v0x7fffd247a3c0_0 .net *"_ivl_18", 8 0, L_0x7fffd2481d70;  1 drivers
v0x7fffd247a4f0_0 .net *"_ivl_2", 8 0, L_0x7fffd24817f0;  1 drivers
L_0x7f4766bd0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247a5d0_0 .net *"_ivl_21", 1 0, L_0x7f4766bd0180;  1 drivers
L_0x7f4766bd00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247a6b0_0 .net *"_ivl_5", 1 0, L_0x7f4766bd00f0;  1 drivers
v0x7fffd247a790_0 .net *"_ivl_8", 20 0, L_0x7fffd24819d0;  1 drivers
v0x7fffd247a870_0 .var/i "block", 31 0;
v0x7fffd247a950_0 .net "clk", 0 0, v0x7fffd2480740_0;  alias, 1 drivers
v0x7fffd247a9f0 .array "data", 0 127, 31 0;
v0x7fffd247aab0_0 .net "data_in", 31 0, v0x7fffd2480810_0;  alias, 1 drivers
v0x7fffd247ab70_0 .net "data_out", 31 0, L_0x7fffd2442d00;  alias, 1 drivers
v0x7fffd247ac30_0 .net "enable", 0 0, L_0x7fffd2481f90;  1 drivers
v0x7fffd247acf0_0 .net "index_in", 6 0, L_0x7fffd2483850;  alias, 1 drivers
v0x7fffd247ae00_0 .net "rst", 0 0, v0x7fffd2480b30_0;  alias, 1 drivers
v0x7fffd247aef0 .array "tag", 0 127, 20 0;
v0x7fffd247afb0_0 .net "tag_in", 20 0, L_0x7fffd2483940;  alias, 1 drivers
v0x7fffd247b070_0 .net "tag_out", 20 0, L_0x7fffd2447c60;  alias, 1 drivers
v0x7fffd247b130 .array "valid", 0 127, 0 0;
v0x7fffd247b1d0_0 .net "valid_out", 0 0, L_0x7fffd244cb00;  alias, 1 drivers
E_0x7fffd241b3c0 .event posedge, v0x7fffd247ac30_0;
L_0x7fffd2481750 .array/port v0x7fffd247b130, L_0x7fffd24817f0;
L_0x7fffd24817f0 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd00f0;
L_0x7fffd24819d0 .array/port v0x7fffd247aef0, L_0x7fffd2481a70;
L_0x7fffd2481a70 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd0138;
L_0x7fffd2481cd0 .array/port v0x7fffd247a9f0, L_0x7fffd2481d70;
L_0x7fffd2481d70 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd0180;
S_0x7fffd247b400 .scope generate, "genblk4[2]" "genblk4[2]" 3 90, 3 90 0, S_0x7fffd2446700;
 .timescale -9 -12;
P_0x7fffd247b5b0 .param/l "i" 0 3 90, +C4<010>;
S_0x7fffd247b690 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd247b400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd247b870 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd247b8b0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffd247b8f0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffd2482260 .functor BUFZ 1, L_0x7fffd2482080, C4<0>, C4<0>, C4<0>;
L_0x7fffd2482550 .functor BUFZ 21, L_0x7fffd2482370, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffd2482880 .functor BUFZ 32, L_0x7fffd2482660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd247ba30_0 .net *"_ivl_0", 0 0, L_0x7fffd2482080;  1 drivers
v0x7fffd247bcd0_0 .net *"_ivl_10", 8 0, L_0x7fffd2482410;  1 drivers
L_0x7f4766bd0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247bdb0_0 .net *"_ivl_13", 1 0, L_0x7f4766bd0210;  1 drivers
v0x7fffd247bea0_0 .net *"_ivl_16", 31 0, L_0x7fffd2482660;  1 drivers
v0x7fffd247bf80_0 .net *"_ivl_18", 8 0, L_0x7fffd2482700;  1 drivers
v0x7fffd247c0b0_0 .net *"_ivl_2", 8 0, L_0x7fffd2482120;  1 drivers
L_0x7f4766bd0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247c190_0 .net *"_ivl_21", 1 0, L_0x7f4766bd0258;  1 drivers
L_0x7f4766bd01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247c270_0 .net *"_ivl_5", 1 0, L_0x7f4766bd01c8;  1 drivers
v0x7fffd247c350_0 .net *"_ivl_8", 20 0, L_0x7fffd2482370;  1 drivers
v0x7fffd247c430_0 .var/i "block", 31 0;
v0x7fffd247c510_0 .net "clk", 0 0, v0x7fffd2480740_0;  alias, 1 drivers
v0x7fffd247c5b0 .array "data", 0 127, 31 0;
v0x7fffd247c670_0 .net "data_in", 31 0, v0x7fffd2480810_0;  alias, 1 drivers
v0x7fffd247c730_0 .net "data_out", 31 0, L_0x7fffd2482880;  alias, 1 drivers
v0x7fffd247c810_0 .net "enable", 0 0, L_0x7fffd2482940;  1 drivers
v0x7fffd247c8d0_0 .net "index_in", 6 0, L_0x7fffd2483850;  alias, 1 drivers
v0x7fffd247c990_0 .net "rst", 0 0, v0x7fffd2480b30_0;  alias, 1 drivers
v0x7fffd247cb40 .array "tag", 0 127, 20 0;
v0x7fffd247cc00_0 .net "tag_in", 20 0, L_0x7fffd2483940;  alias, 1 drivers
v0x7fffd247cd10_0 .net "tag_out", 20 0, L_0x7fffd2482550;  alias, 1 drivers
v0x7fffd247cdf0 .array "valid", 0 127, 0 0;
v0x7fffd247ce90_0 .net "valid_out", 0 0, L_0x7fffd2482260;  alias, 1 drivers
E_0x7fffd242b860 .event posedge, v0x7fffd247c810_0;
L_0x7fffd2482080 .array/port v0x7fffd247cdf0, L_0x7fffd2482120;
L_0x7fffd2482120 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd01c8;
L_0x7fffd2482370 .array/port v0x7fffd247cb40, L_0x7fffd2482410;
L_0x7fffd2482410 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd0210;
L_0x7fffd2482660 .array/port v0x7fffd247c5b0, L_0x7fffd2482700;
L_0x7fffd2482700 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd0258;
S_0x7fffd247d0c0 .scope generate, "genblk4[3]" "genblk4[3]" 3 90, 3 90 0, S_0x7fffd2446700;
 .timescale -9 -12;
P_0x7fffd247d2c0 .param/l "i" 0 3 90, +C4<011>;
S_0x7fffd247d3a0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd247d0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd247d580 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd247d5c0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x7fffd247d600 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x7fffd2482bc0 .functor BUFZ 1, L_0x7fffd24829e0, C4<0>, C4<0>, C4<0>;
L_0x7fffd24830c0 .functor BUFZ 21, L_0x7fffd2482cd0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x7fffd24833f0 .functor BUFZ 32, L_0x7fffd24831d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd247d740_0 .net *"_ivl_0", 0 0, L_0x7fffd24829e0;  1 drivers
v0x7fffd247d9b0_0 .net *"_ivl_10", 8 0, L_0x7fffd2482d70;  1 drivers
L_0x7f4766bd02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247da90_0 .net *"_ivl_13", 1 0, L_0x7f4766bd02e8;  1 drivers
v0x7fffd247db50_0 .net *"_ivl_16", 31 0, L_0x7fffd24831d0;  1 drivers
v0x7fffd247dc30_0 .net *"_ivl_18", 8 0, L_0x7fffd2483270;  1 drivers
v0x7fffd247dd60_0 .net *"_ivl_2", 8 0, L_0x7fffd2482a80;  1 drivers
L_0x7f4766bd0330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247de40_0 .net *"_ivl_21", 1 0, L_0x7f4766bd0330;  1 drivers
L_0x7f4766bd02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd247df20_0 .net *"_ivl_5", 1 0, L_0x7f4766bd02a0;  1 drivers
v0x7fffd247e000_0 .net *"_ivl_8", 20 0, L_0x7fffd2482cd0;  1 drivers
v0x7fffd247e0e0_0 .var/i "block", 31 0;
v0x7fffd247e1c0_0 .net "clk", 0 0, v0x7fffd2480740_0;  alias, 1 drivers
v0x7fffd247e260 .array "data", 0 127, 31 0;
v0x7fffd247e320_0 .net "data_in", 31 0, v0x7fffd2480810_0;  alias, 1 drivers
v0x7fffd247e3e0_0 .net "data_out", 31 0, L_0x7fffd24833f0;  alias, 1 drivers
v0x7fffd247e4c0_0 .net "enable", 0 0, L_0x7fffd2483500;  1 drivers
v0x7fffd247e580_0 .net "index_in", 6 0, L_0x7fffd2483850;  alias, 1 drivers
v0x7fffd247e6d0_0 .net "rst", 0 0, v0x7fffd2480b30_0;  alias, 1 drivers
v0x7fffd247e880 .array "tag", 0 127, 20 0;
v0x7fffd247e940_0 .net "tag_in", 20 0, L_0x7fffd2483940;  alias, 1 drivers
v0x7fffd247ea00_0 .net "tag_out", 20 0, L_0x7fffd24830c0;  alias, 1 drivers
v0x7fffd247eae0 .array "valid", 0 127, 0 0;
v0x7fffd247eb80_0 .net "valid_out", 0 0, L_0x7fffd2482bc0;  alias, 1 drivers
E_0x7fffd24087c0 .event posedge, v0x7fffd247e4c0_0;
L_0x7fffd24829e0 .array/port v0x7fffd247eae0, L_0x7fffd2482a80;
L_0x7fffd2482a80 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd02a0;
L_0x7fffd2482cd0 .array/port v0x7fffd247e880, L_0x7fffd2482d70;
L_0x7fffd2482d70 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd02e8;
L_0x7fffd24831d0 .array/port v0x7fffd247e260, L_0x7fffd2483270;
L_0x7fffd2483270 .concat [ 7 2 0 0], L_0x7fffd2483850, L_0x7f4766bd0330;
S_0x7fffd247ed60 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffd2446700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "out";
    .port_info 1 /INPUT 4 "in";
P_0x7fffd247eef0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000100>;
P_0x7fffd247ef30 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000011>;
v0x7fffd247f140_0 .net "in", 3 0, v0x7fffd247fb60_0;  1 drivers
v0x7fffd247f240_0 .var "out", 2 0;
E_0x7fffd24418c0 .event edge, v0x7fffd247f140_0;
    .scope S_0x7fffd244a840;
T_0 ;
    %wait E_0x7fffd2443b80;
    %load/vec4 v0x7fffd2477f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd244be00_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd244be00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x7fffd244be00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2455d90, 0, 4;
    %load/vec4 v0x7fffd244be00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd244be00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd2450ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffd2478010_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fffd2455d90, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 3;
    %load/vec4 v0x7fffd2478010_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x7fffd2455d90, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd244a840;
T_1 ;
    %wait E_0x7fffd245dea0;
    %load/vec4 v0x7fffd2478010_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fffd2455d90, 4;
    %store/vec4 v0x7fffd2442000_0, 0, 3;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd2449b70;
T_2 ;
    %wait E_0x7fffd2443b80;
    %load/vec4 v0x7fffd2479560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2478fd0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd2478fd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd2478fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2479870, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffd2478fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2479630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd2478fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2479150, 0, 4;
    %load/vec4 v0x7fffd2478fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2478fd0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd2449b70;
T_3 ;
    %wait E_0x7fffd23f4b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd2479470_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2479870, 0, 4;
    %load/vec4 v0x7fffd24796d0_0;
    %load/vec4 v0x7fffd2479470_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2479630, 0, 4;
    %load/vec4 v0x7fffd24791f0_0;
    %load/vec4 v0x7fffd2479470_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2479150, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd2450440;
T_4 ;
    %wait E_0x7fffd2443b80;
    %load/vec4 v0x7fffd247ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd247a870_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffd247a870_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd247a870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247b130, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffd247a870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247aef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd247a870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247a9f0, 0, 4;
    %load/vec4 v0x7fffd247a870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd247a870_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd2450440;
T_5 ;
    %wait E_0x7fffd241b3c0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd247acf0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247b130, 0, 4;
    %load/vec4 v0x7fffd247afb0_0;
    %load/vec4 v0x7fffd247acf0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247aef0, 0, 4;
    %load/vec4 v0x7fffd247aab0_0;
    %load/vec4 v0x7fffd247acf0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247a9f0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd247b690;
T_6 ;
    %wait E_0x7fffd2443b80;
    %load/vec4 v0x7fffd247c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd247c430_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fffd247c430_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd247c430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247cdf0, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffd247c430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247cb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd247c430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247c5b0, 0, 4;
    %load/vec4 v0x7fffd247c430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd247c430_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffd247b690;
T_7 ;
    %wait E_0x7fffd242b860;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd247c8d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247cdf0, 0, 4;
    %load/vec4 v0x7fffd247cc00_0;
    %load/vec4 v0x7fffd247c8d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247cb40, 0, 4;
    %load/vec4 v0x7fffd247c670_0;
    %load/vec4 v0x7fffd247c8d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247c5b0, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd247d3a0;
T_8 ;
    %wait E_0x7fffd2443b80;
    %load/vec4 v0x7fffd247e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd247e0e0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7fffd247e0e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd247e0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247eae0, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x7fffd247e0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247e880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd247e0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247e260, 0, 4;
    %load/vec4 v0x7fffd247e0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd247e0e0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffd247d3a0;
T_9 ;
    %wait E_0x7fffd24087c0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd247e580_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247eae0, 0, 4;
    %load/vec4 v0x7fffd247e940_0;
    %load/vec4 v0x7fffd247e580_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247e880, 0, 4;
    %load/vec4 v0x7fffd247e320_0;
    %load/vec4 v0x7fffd247e580_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd247e260, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd247ed60;
T_10 ;
    %wait E_0x7fffd24418c0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd247f240_0, 0, 3;
T_10.0 ;
    %load/vec4 v0x7fffd247f240_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffd247f140_0;
    %load/vec4 v0x7fffd247f240_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %load/vec4 v0x7fffd247f240_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffd247f240_0, 0, 3;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffd2446700;
T_11 ;
    %wait E_0x7fffd2443b80;
    %load/vec4 v0x7fffd247fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd247fb60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd247f970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd247f830_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffd247f8d0_0;
    %pad/u 4;
    %ix/getv 4, v0x7fffd2480460_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd247f970_0, 0;
    %load/vec4 v0x7fffd247f8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x7fffd2480460_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x7fffd247fc50_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fffd247f600, 4;
    %assign/vec4 v0x7fffd247f830_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd24802b0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x7fffd24802b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.5, 5;
    %load/vec4 v0x7fffd247fe50_0;
    %ix/getv/s 4, v0x7fffd24802b0_0;
    %load/vec4a v0x7fffd247ffa0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd24802b0_0;
    %load/vec4a v0x7fffd2480120, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd24802b0_0;
    %store/vec4 v0x7fffd247fb60_0, 4, 1;
    %load/vec4 v0x7fffd24802b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd24802b0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffd2446700;
T_12 ;
    %wait E_0x7fffd240bb70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd24802b0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fffd24802b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x7fffd247fe50_0;
    %ix/getv/s 4, v0x7fffd24802b0_0;
    %load/vec4a v0x7fffd247ffa0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd24802b0_0;
    %load/vec4a v0x7fffd2480120, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd24802b0_0;
    %store/vec4 v0x7fffd247fb60_0, 4, 1;
    %load/vec4 v0x7fffd24802b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd24802b0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffd2446700;
T_13 ;
    %wait E_0x7fffd2410990;
    %load/vec4 v0x7fffd247f8d0_0;
    %pad/u 4;
    %ix/getv 4, v0x7fffd2480460_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd247f970_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffd244ea10;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2480a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2480cb0_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x7fffd244ea10;
T_15 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd2446700 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fffd244ea10;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd2480740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd2480b30_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd2480740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd2480b30_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd2480740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd2480b30_0, 0, 1;
T_16.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd2480740_0;
    %inv;
    %store/vec4 v0x7fffd2480740_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x7fffd244ea10;
T_17 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffd2417c00, "r" {0 0 0};
    %store/vec4 v0x7fffd2480550_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffd2480550_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffd2480550_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_17.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fffd244ea10;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd2480950_0, 0;
    %wait E_0x7fffd24127c0;
T_18.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffd2480550_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffd2480a90_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffd2480cb0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffd2480a90_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffd2480cb0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffd242ca60 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffd242c9e0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffd242ca20 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffd2417a80 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffd2417b40 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_18.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffd2480550_0, "%x\012", v0x7fffd2480650_0 {0 0 0};
    %store/vec4 v0x7fffd2480bd0_0, 0, 32;
    %wait E_0x7fffd2443b80;
    %load/vec4 v0x7fffd2480cb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd2480cb0_0, 0;
    %load/vec4 v0x7fffd24809f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.3, 6;
    %load/vec4 v0x7fffd2480a90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd2480a90_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffd2480810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd2480950_0, 0;
T_18.3 ;
    %wait E_0x7fffd2443b80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd2480950_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
