

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Sat May 21 14:37:10 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.480 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   159661|   159661| 0.639 ms | 0.639 ms |  159661|  159661|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_s_oc_l_i      |   159660|   159660|       887|          -|          -|   180|    no    |
        | + l_j_init       |       30|       30|         1|          1|          1|    30|    yes   |
        | + l_rc_l_rx_l_j  |      820|      820|        12|          1|          1|   810|    yes   |
        | + l_j_back       |       30|       30|         2|          1|          1|    30|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      941|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      5|      348|      298|    -|
|Memory               |        2|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      251|    -|
|Register             |        0|      -|      510|       96|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      5|      858|     1586|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel_fadd_32ns_bkb_U1  |kernel_fadd_32ns_bkb  |        0|      2|  205|  220|    0|
    |kernel_fmul_32ns_cud_U2  |kernel_fmul_32ns_cud  |        0|      3|  143|   78|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  298|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-----------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |v5_U   |kernel_v5  |        2|  0|   0|    0|    30|   32|     1|          960|
    +-------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |           |        2|  0|   0|    0|    30|   32|     1|          960|
    +-------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln21_fu_340_p2       |     +    |      0|  0|   8|           8|           1|
    |add_ln28_fu_529_p2       |     +    |      0|  0|  10|           1|          10|
    |add_ln29_1_fu_857_p2     |     +    |      0|  0|   9|           1|           9|
    |add_ln30_fu_843_p2       |     +    |      0|  0|   7|           1|           7|
    |add_ln33_1_fu_874_p2     |     +    |      0|  0|   6|           5|           5|
    |add_ln33_2_fu_694_p2     |     +    |      0|  0|   6|           5|           5|
    |add_ln33_fu_486_p2       |     +    |      0|  0|   6|           5|           5|
    |add_ln34_1_fu_495_p2     |     +    |      0|  0|  17|          64|          64|
    |add_ln34_2_fu_517_p2     |     +    |      0|  0|  17|          64|          64|
    |add_ln34_3_fu_559_p2     |     +    |      0|  0|   7|           7|           7|
    |add_ln34_4_fu_580_p2     |     +    |      0|  0|   7|           7|           7|
    |add_ln34_5_fu_626_p2     |     +    |      0|  0|  64|          64|          64|
    |add_ln34_6_fu_711_p2     |     +    |      0|  0|  64|          64|          64|
    |add_ln34_7_fu_741_p2     |     +    |      0|  0|  64|          64|          64|
    |add_ln34_8_fu_823_p2     |     +    |      0|  0|  17|          64|          64|
    |add_ln34_fu_455_p2       |     +    |      0|  0|   7|           7|           7|
    |add_ln46_1_fu_955_p2     |     +    |      0|  0|  14|          14|          14|
    |add_ln46_fu_899_p2       |     +    |      0|  0|  10|          10|          10|
    |i_fu_965_p2              |     +    |      0|  0|   6|           5|           1|
    |j_back_fu_940_p2         |     +    |      0|  0|   6|           5|           1|
    |j_fu_837_p2              |     +    |      0|  0|   6|           1|           5|
    |j_init_fu_440_p2         |     +    |      0|  0|   6|           5|           1|
    |oc_fu_346_p2             |     +    |      0|  0|   4|           3|           1|
    |rc_fu_535_p2             |     +    |      0|  0|   3|           1|           2|
    |rx_fu_785_p2             |     +    |      0|  0|   3|           1|           2|
    |ry_fu_670_p2             |     +    |      0|  0|   3|           1|           2|
    |sub_ln34_1_fu_476_p2     |     -    |      0|  0|  17|          64|          64|
    |sub_ln34_2_fu_507_p2     |     -    |      0|  0|  17|          64|          64|
    |sub_ln34_3_fu_601_p2     |     -    |      0|  0|  64|          64|          64|
    |sub_ln34_4_fu_723_p2     |     -    |      0|  0|  64|          64|          64|
    |sub_ln34_5_fu_753_p2     |     -    |      0|  0|  17|          64|          64|
    |sub_ln34_fu_390_p2       |     -    |      0|  0|   6|           6|           6|
    |sub_ln46_1_fu_928_p2     |     -    |      0|  0|  14|          14|          14|
    |sub_ln46_fu_424_p2       |     -    |      0|  0|   9|           9|           9|
    |and_ln29_fu_779_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln33_1_fu_664_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_652_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln21_fu_334_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln22_fu_352_p2      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln24_fu_434_p2      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln28_fu_523_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln29_fu_541_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln30_fu_658_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln31_fu_646_p2      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln43_fu_934_p2      |   icmp   |      0|  0|  11|           5|           3|
    |or_ln29_1_fu_773_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_676_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_1_fu_797_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_791_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln29_1_fu_699_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln29_2_fu_729_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln29_3_fu_759_p3  |  select  |      0|  0|  63|           1|          64|
    |select_ln29_4_fu_863_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln29_fu_682_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln30_1_fu_811_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln30_2_fu_829_p3  |  select  |      0|  0|  63|           1|          64|
    |select_ln30_3_fu_849_p3  |  select  |      0|  0|   7|           1|           1|
    |select_ln30_fu_803_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln33_1_fu_568_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln33_2_fu_607_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln33_3_fu_632_p3  |  select  |      0|  0|  63|           1|          64|
    |select_ln33_fu_547_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln34_1_fu_366_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln34_fu_358_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_767_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_640_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 941|         910|        1114|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  44|          9|    1|          9|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter11           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_j_back_0_phi_fu_316_p4  |   9|          2|    5|         10|
    |ap_phi_mux_rc_0_phi_fu_250_p4      |   9|          2|    2|          4|
    |ap_phi_mux_rx_0_phi_fu_294_p4      |   9|          2|    2|          4|
    |ap_phi_mux_ry_0_phi_fu_272_p4      |   9|          2|    2|          4|
    |i_0_reg_213                        |   9|          2|    5|         10|
    |indvar_flatten20_reg_257           |   9|          2|    9|         18|
    |indvar_flatten56_reg_235           |   9|          2|   10|         20|
    |indvar_flatten64_reg_191           |   9|          2|    8|         16|
    |indvar_flatten_reg_279             |   9|          2|    7|         14|
    |j_0_reg_301                        |   9|          2|    5|         10|
    |j_back_0_reg_312                   |   9|          2|    5|         10|
    |j_init_0_reg_224                   |   9|          2|    5|         10|
    |oc_0_reg_202                       |   9|          2|    3|          6|
    |rc_0_reg_246                       |   9|          2|    2|          4|
    |rx_0_reg_290                       |   9|          2|    2|          4|
    |ry_0_reg_268                       |   9|          2|    2|          4|
    |v5_address0                        |  15|          3|    5|         15|
    |v5_address1                        |  15|          3|    5|         15|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 251|         54|   88|        194|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln21_reg_974          |   8|   0|    8|          0|
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |i_0_reg_213               |   5|   0|    5|          0|
    |icmp_ln28_reg_1013        |   1|   0|    1|          0|
    |icmp_ln43_reg_1116        |   1|   0|    1|          0|
    |indvar_flatten20_reg_257  |   9|   0|    9|          0|
    |indvar_flatten56_reg_235  |  10|   0|   10|          0|
    |indvar_flatten64_reg_191  |   8|   0|    8|          0|
    |indvar_flatten_reg_279    |   7|   0|    7|          0|
    |j_0_reg_301               |   5|   0|    5|          0|
    |j_back_0_reg_312          |   5|   0|    5|          0|
    |j_back_reg_1120           |   5|   0|    5|          0|
    |j_init_0_reg_224          |   5|   0|    5|          0|
    |oc_0_reg_202              |   3|   0|    3|          0|
    |rc_0_reg_246              |   2|   0|    2|          0|
    |rx_0_reg_290              |   2|   0|    2|          0|
    |ry_0_reg_268              |   2|   0|    2|          0|
    |select_ln29_1_reg_1028    |   5|   0|    5|          0|
    |select_ln29_2_reg_1033    |   2|   0|    2|          0|
    |select_ln30_1_reg_1044    |   2|   0|    2|          0|
    |select_ln30_2_reg_1050    |  64|   0|   64|          0|
    |select_ln30_reg_1038      |   5|   0|    5|          0|
    |select_ln33_1_reg_1022    |   2|   0|    2|          0|
    |select_ln34_1_reg_988     |   3|   0|    3|          0|
    |select_ln34_reg_979       |   5|   0|    5|          0|
    |sext_ln34_reg_993         |   7|   0|    7|          0|
    |sext_ln46_reg_1000        |   9|   0|   10|          1|
    |sub_ln46_1_reg_1111       |  13|   0|   14|          1|
    |v13_reg_1096              |  32|   0|   32|          0|
    |v14_reg_1101              |  32|   0|   32|          0|
    |v15_reg_1106              |  32|   0|   32|          0|
    |v5_addr_2_reg_1090        |   5|   0|    5|          0|
    |icmp_ln28_reg_1013        |  64|  32|    1|          0|
    |select_ln30_reg_1038      |  64|  32|    5|          0|
    |v5_addr_2_reg_1090        |  64|  32|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 510|  96|  331|          2|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_done      | out |    1| ap_ctrl_hs |    kernel    | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    kernel    | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    kernel    | return value |
|v0_address0  | out |   12|  ap_memory |      v0      |     array    |
|v0_ce0       | out |    1|  ap_memory |      v0      |     array    |
|v0_q0        |  in |   32|  ap_memory |      v0      |     array    |
|v1_address0  | out |    8|  ap_memory |      v1      |     array    |
|v1_ce0       | out |    1|  ap_memory |      v1      |     array    |
|v1_q0        |  in |   32|  ap_memory |      v1      |     array    |
|v2_address0  | out |   13|  ap_memory |      v2      |     array    |
|v2_ce0       | out |    1|  ap_memory |      v2      |     array    |
|v2_we0       | out |    1|  ap_memory |      v2      |     array    |
|v2_d0        | out |   32|  ap_memory |      v2      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

