

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sat Mar 11 17:52:14 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F46J50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    11   000000                     
    12                           ; Version 2.40
    13                           ; Generated 17/11/2021 GMT
    14                           ; 
    15                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F46J50 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _PORTD	set	3971
    48   000000                     _PORTE	set	3972
    49   000000                     _TRISD	set	3989
    50   000000                     _TRISE	set	3990
    51   000000                     _PORTC	set	3970
    52   000000                     _TRISC	set	3988
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   00FF92                     __pcinit:
    58                           	callstack 0
    59   00FF92                     start_initialization:
    60                           	callstack 0
    61   00FF92                     __initialization:
    62                           	callstack 0
    63   00FF92                     end_of_initialization:
    64                           	callstack 0
    65   00FF92                     __end_of__initialization:
    66                           	callstack 0
    67   00FF92  0100               	movlb	0
    68   00FF94  EFCC  F07F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000001                     main@i:
    74                           	callstack 0
    75                           
    76                           ; 2 bytes @ 0x0
    77   000001                     	ds	2
    78                           
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 13 in file "newmain.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;  i               2    0[COMRAM] int 
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2, status,0
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14
    98 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
    99 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   100 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   101 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   102 ;;Total ram usage:        2 bytes
   103 ;; This function calls:
   104 ;;		Nothing
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111   00FF98                     __ptext0:
   112                           	callstack 0
   113   00FF98                     _main:
   114                           	callstack 31
   115   00FF98                     
   116                           ;newmain.c: 18:   TRISC = 0x00;
   117   00FF98  0E00               	movlw	0
   118   00FF9A  6E94               	movwf	148,c	;volatile
   119                           
   120                           ;newmain.c: 20:   TRISE = 0x00;
   121   00FF9C  0E00               	movlw	0
   122   00FF9E  6E96               	movwf	150,c	;volatile
   123                           
   124                           ;newmain.c: 21:   TRISD = 0x00;
   125   00FFA0  0E00               	movlw	0
   126   00FFA2  6E95               	movwf	149,c	;volatile
   127                           
   128                           ;newmain.c: 25:   PORTC = 0x00;
   129   00FFA4  0E00               	movlw	0
   130   00FFA6  6E82               	movwf	130,c	;volatile
   131                           
   132                           ;newmain.c: 26:   PORTE = 0x00;
   133   00FFA8  0E00               	movlw	0
   134   00FFAA  6E84               	movwf	132,c	;volatile
   135                           
   136                           ;newmain.c: 29:   PORTD = 0x80;
   137   00FFAC  0E80               	movlw	128
   138   00FFAE  6E83               	movwf	131,c	;volatile
   139   00FFB0                     l19:
   140                           
   141                           ;newmain.c: 32:   {;newmain.c: 33:       for(int i = 0; i < 200;i++){
   142   00FFB0  0E00               	movlw	0
   143   00FFB2  6E02               	movwf	(main@i+1)^0,c
   144   00FFB4  0E00               	movlw	0
   145   00FFB6  6E01               	movwf	main@i^0,c
   146   00FFB8                     l706:
   147                           
   148                           ;newmain.c: 39:           PORTD |= 0x5F;
   149   00FFB8  0E5F               	movlw	95
   150   00FFBA  1283               	iorwf	131,f,c	;volatile
   151   00FFBC                     
   152                           ;newmain.c: 40:           _delay((unsigned long)((1)*(4000000/4000.0)));
   153   00FFBC  0EC8               	movlw	200
   154   00FFBE                     u27:
   155   00FFBE  D000               	nop2	
   156   00FFC0  2EE8               	decfsz	wreg,f,c
   157   00FFC2  D7FD               	bra	u27
   158   00FFC4                     
   159                           ;newmain.c: 46:           PORTD &= ~0x5F;
   160   00FFC4  0EA0               	movlw	160
   161   00FFC6  1683               	andwf	131,f,c	;volatile
   162                           
   163                           ;newmain.c: 47:           _delay((unsigned long)((1)*(4000000/4000.0)));
   164   00FFC8  0EC8               	movlw	200
   165   00FFCA                     u37:
   166   00FFCA  D000               	nop2	
   167   00FFCC  2EE8               	decfsz	wreg,f,c
   168   00FFCE  D7FD               	bra	u37
   169   00FFD0                     
   170                           ;newmain.c: 49:       }
   171   00FFD0  4A01               	infsnz	main@i^0,f,c
   172   00FFD2  2A02               	incf	(main@i+1)^0,f,c
   173   00FFD4  BE02               	btfsc	(main@i+1)^0,7,c
   174   00FFD6  EFF6  F07F         	goto	u11
   175   00FFDA  5002               	movf	(main@i+1)^0,w,c
   176   00FFDC  E109               	bnz	u10
   177   00FFDE  0EC8               	movlw	200
   178   00FFE0  5C01               	subwf	main@i^0,w,c
   179   00FFE2  A0D8               	btfss	status,0,c
   180   00FFE4  EFF6  F07F         	goto	u11
   181   00FFE8  EFF8  F07F         	goto	u10
   182   00FFEC                     u11:
   183   00FFEC  EFDC  F07F         	goto	l706
   184   00FFF0                     u10:
   185   00FFF0  EFD8  F07F         	goto	l19
   186   00FFF4  EF00  F000         	goto	start
   187   00FFF8                     __end_of_main:
   188                           	callstack 0
   189   000000                     
   190                           	psect	rparam
   191   000000                     
   192                           	psect	config
   193                           
   194                           ;Config register CONFIG1L @ 0xFFF8
   195                           ;	Watchdog Timer
   196                           ;	WDTEN = OFF, Disabled - Controlled by SWDTEN bit
   197                           ;	PLL Prescaler Selection bits
   198                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   199                           ;	Stack Overflow/Underflow Reset
   200                           ;	STVREN = OFF, Disabled
   201                           ;	Extended Instruction Set
   202                           ;	XINST = OFF, Disabled
   203                           ;	Background Debug
   204                           ;	DEBUG = 0x1, unprogrammed default
   205   00FFF8                     	org	65528
   206   00FFF8  8C                 	db	140
   207                           
   208                           ;Config register CONFIG1H @ 0xFFF9
   209                           ;	CPU System Clock Postscaler
   210                           ;	CPUDIV = OSC4_PLL6, CPU system clock divide by 6
   211                           ;	Code Protect
   212                           ;	CP0 = ON, Program memory is code-protected
   213   00FFF9                     	org	65529
   214   00FFF9  F0                 	db	240
   215                           
   216                           ;Config register CONFIG2L @ 0xFFFA
   217                           ;	Oscillator
   218                           ;	OSC = INTOSC, INTOSC
   219                           ;	T1OSCEN Enforcement
   220                           ;	T1DIG = OFF, Secondary Oscillator clock source may not be selected
   221                           ;	Low-Power Timer1 Oscillator
   222                           ;	LPT1OSC = OFF, High-power operation
   223                           ;	Fail-Safe Clock Monitor
   224                           ;	FCMEN = OFF, Disabled
   225                           ;	Internal External Oscillator Switch Over Mode
   226                           ;	IESO = OFF, Disabled
   227   00FFFA                     	org	65530
   228   00FFFA  10                 	db	16
   229                           
   230                           ;Config register CONFIG2H @ 0xFFFB
   231                           ;	Watchdog Postscaler
   232                           ;	WDTPS = 1, 1:1
   233   00FFFB                     	org	65531
   234   00FFFB  F0                 	db	240
   235                           
   236                           ;Config register CONFIG3L @ 0xFFFC
   237                           ;	DSWDT Clock Select
   238                           ;	DSWDTOSC = T1OSCREF, DSWDT uses T1OSC/T1CKI
   239                           ;	RTCC Clock Select
   240                           ;	RTCOSC = INTOSCREF, RTCC uses INTRC
   241                           ;	Deep Sleep BOR
   242                           ;	DSBOREN = OFF, Disabled
   243                           ;	Deep Sleep Watchdog Timer
   244                           ;	DSWDTEN = OFF, Disabled
   245                           ;	Deep Sleep Watchdog Postscaler
   246                           ;	DSWDTPS = 2, 1:2 (2.1 ms)
   247   00FFFC                     	org	65532
   248   00FFFC  00                 	db	0
   249                           
   250                           ;Config register CONFIG3H @ 0xFFFD
   251                           ;	IOLOCK One-Way Set Enable bit
   252                           ;	IOL1WAY = OFF, The IOLOCK bit (PPSCON<0>) can be set and cleared as needed
   253                           ;	MSSP address masking
   254                           ;	MSSP7B_EN = MSK5, 5 Bit address masking mode
   255   00FFFD                     	org	65533
   256   00FFFD  F0                 	db	240
   257                           
   258                           ;Config register CONFIG4L @ 0xFFFE
   259                           ;	Write/Erase Protect Page Start/End Location
   260                           ;	WPFP = PAGE_0, Write Protect Program Flash Page 0
   261                           ;	Write/Erase Protect Region Select (valid when WPDIS = 0)
   262                           ;	WPEND = PAGE_0, Page 0 through WPFP<5:0> erase/write protected
   263                           ;	Write/Erase Protect Configuration Region
   264                           ;	WPCFG = ON, Configuration Words page erase/write-protected
   265   00FFFE                     	org	65534
   266   00FFFE  00                 	db	0
   267                           
   268                           ;Config register CONFIG4H @ 0xFFFF
   269                           ;	Write Protect Disable bit
   270                           ;	WPDIS = ON, WPFP<5:0>/WPEND region erase/write protected
   271   00FFFF                     	org	65535
   272   00FFFF  F0                 	db	240
   273                           tosu	equ	0xFFF
   274                           tosh	equ	0xFFE
   275                           tosl	equ	0xFFD
   276                           stkptr	equ	0xFFC
   277                           pclatu	equ	0xFFB
   278                           pclath	equ	0xFFA
   279                           pcl	equ	0xFF9
   280                           tblptru	equ	0xFF8
   281                           tblptrh	equ	0xFF7
   282                           tblptrl	equ	0xFF6
   283                           tablat	equ	0xFF5
   284                           prodh	equ	0xFF4
   285                           prodl	equ	0xFF3
   286                           indf0	equ	0xFEF
   287                           postinc0	equ	0xFEE
   288                           postdec0	equ	0xFED
   289                           preinc0	equ	0xFEC
   290                           plusw0	equ	0xFEB
   291                           fsr0h	equ	0xFEA
   292                           fsr0l	equ	0xFE9
   293                           wreg	equ	0xFE8
   294                           indf1	equ	0xFE7
   295                           postinc1	equ	0xFE6
   296                           postdec1	equ	0xFE5
   297                           preinc1	equ	0xFE4
   298                           plusw1	equ	0xFE3
   299                           fsr1h	equ	0xFE2
   300                           fsr1l	equ	0xFE1
   301                           bsr	equ	0xFE0
   302                           indf2	equ	0xFDF
   303                           postinc2	equ	0xFDE
   304                           postdec2	equ	0xFDD
   305                           preinc2	equ	0xFDC
   306                           plusw2	equ	0xFDB
   307                           fsr2h	equ	0xFDA
   308                           fsr2l	equ	0xFD9
   309                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          192      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      30
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14           C0      0       0      32        0.0%
BANK14              C0      0       0      33        0.0%
BITBIGSFRhh         69      0       0      34        0.0%
BITBIGSFRlhh         F      0       0      35        0.0%
BITBIGSFRll         C2      0       0      36        0.0%
ABS                  0      0       0      37        0.0%
BIGRAM             EBF      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sat Mar 11 17:52:14 2023

                     l19 FFB0                       u10 FFF0                       u11 FFEC  
                     u27 FFBE                       u37 FFCA                      l700 FF98  
                    l710 FFC4                      l712 FFD0                      l706 FFB8  
                    l708 FFBC                      wreg 000FE8                     _main FF98  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTC 000F82                    _PORTD 000F83                    _PORTE 000F84  
                  _TRISC 000F94                    _TRISD 000F95                    _TRISE 000F96  
                  main@i 0001                    status 000FD8          __initialization FF92  
           __end_of_main FFF8                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization FF92  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit FF92                  __ramtop 1000  
                __ptext0 FF98     end_of_initialization FF92      start_initialization FF92  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
