#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* SI */
#define SI__0__MASK 0x01u
#define SI__0__PC CYREG_PRT0_PC0
#define SI__0__PORT 0u
#define SI__0__SHIFT 0
#define SI__AG CYREG_PRT0_AG
#define SI__AMUX CYREG_PRT0_AMUX
#define SI__BIE CYREG_PRT0_BIE
#define SI__BIT_MASK CYREG_PRT0_BIT_MASK
#define SI__BYP CYREG_PRT0_BYP
#define SI__CTL CYREG_PRT0_CTL
#define SI__DM0 CYREG_PRT0_DM0
#define SI__DM1 CYREG_PRT0_DM1
#define SI__DM2 CYREG_PRT0_DM2
#define SI__DR CYREG_PRT0_DR
#define SI__INP_DIS CYREG_PRT0_INP_DIS
#define SI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SI__LCD_EN CYREG_PRT0_LCD_EN
#define SI__MASK 0x01u
#define SI__PORT 0u
#define SI__PRT CYREG_PRT0_PRT
#define SI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SI__PS CYREG_PRT0_PS
#define SI__SHIFT 0
#define SI__SLW CYREG_PRT0_SLW

/* RCK */
#define RCK__0__MASK 0x04u
#define RCK__0__PC CYREG_PRT0_PC2
#define RCK__0__PORT 0u
#define RCK__0__SHIFT 2
#define RCK__AG CYREG_PRT0_AG
#define RCK__AMUX CYREG_PRT0_AMUX
#define RCK__BIE CYREG_PRT0_BIE
#define RCK__BIT_MASK CYREG_PRT0_BIT_MASK
#define RCK__BYP CYREG_PRT0_BYP
#define RCK__CTL CYREG_PRT0_CTL
#define RCK__DM0 CYREG_PRT0_DM0
#define RCK__DM1 CYREG_PRT0_DM1
#define RCK__DM2 CYREG_PRT0_DM2
#define RCK__DR CYREG_PRT0_DR
#define RCK__INP_DIS CYREG_PRT0_INP_DIS
#define RCK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RCK__LCD_EN CYREG_PRT0_LCD_EN
#define RCK__MASK 0x04u
#define RCK__PORT 0u
#define RCK__PRT CYREG_PRT0_PRT
#define RCK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RCK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RCK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RCK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RCK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RCK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RCK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RCK__PS CYREG_PRT0_PS
#define RCK__SHIFT 2
#define RCK__SLW CYREG_PRT0_SLW

/* SCK */
#define SCK__0__MASK 0x02u
#define SCK__0__PC CYREG_PRT0_PC1
#define SCK__0__PORT 0u
#define SCK__0__SHIFT 1
#define SCK__AG CYREG_PRT0_AG
#define SCK__AMUX CYREG_PRT0_AMUX
#define SCK__BIE CYREG_PRT0_BIE
#define SCK__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCK__BYP CYREG_PRT0_BYP
#define SCK__CTL CYREG_PRT0_CTL
#define SCK__DM0 CYREG_PRT0_DM0
#define SCK__DM1 CYREG_PRT0_DM1
#define SCK__DM2 CYREG_PRT0_DM2
#define SCK__DR CYREG_PRT0_DR
#define SCK__INP_DIS CYREG_PRT0_INP_DIS
#define SCK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCK__LCD_EN CYREG_PRT0_LCD_EN
#define SCK__MASK 0x02u
#define SCK__PORT 0u
#define SCK__PRT CYREG_PRT0_PRT
#define SCK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCK__PS CYREG_PRT0_PS
#define SCK__SHIFT 1
#define SCK__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 50000000U
#define BCLK__BUS_CLK__KHZ 50000U
#define BCLK__BUS_CLK__MHZ 50U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E093069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
