

================================================================
== Synthesis Summary Report of 'Conv2D_HW'
================================================================
+ General Information: 
    * Date:           Tue Apr  1 19:50:32 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Vitis_Midterm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |                                   Modules                                   |  Issue |       | Latency | Latency| Iteration|         | Trip |          |          |          |           |            |     |
    |                                   & Loops                                   |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +-----------------------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |+ Conv2D_HW                                                                  |  Timing|  -1.28|        -|       -|         -|        -|     -|        no|  30 (10%)|  42 (19%)|  8650 (8%)|  8296 (15%)|    -|
    | o VITIS_LOOP_38_1                                                           |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|          -|           -|    -|
    |  + Conv2D_HW_Pipeline_VITIS_LOOP_45_4                                       |       -|   0.00|        -|       -|         -|        -|     -|        no|         -|         -|  1273 (1%)|   1328 (2%)|    -|
    |   o VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4                         |       -|   7.30|        -|       -|        15|        1|     -|       yes|         -|         -|          -|           -|    -|
    |  o VITIS_LOOP_58_5                                                          |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|          -|           -|    -|
    |   + Conv2D_HW_Pipeline_VITIS_LOOP_68_8                                      |  Timing|  -1.28|        -|       -|         -|        -|     -|        no|         -|    5 (2%)|  1370 (1%)|   1319 (2%)|    -|
    |    o VITIS_LOOP_63_6_VITIS_LOOP_66_7_VITIS_LOOP_68_8                        |       -|   7.30|        -|       -|        16|        1|     -|       yes|         -|         -|          -|           -|    -|
    |   o VITIS_LOOP_76_9                                                         |       -|   7.30|        -|       -|         -|        -|     -|        no|         -|         -|          -|           -|    -|
    |    + Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12  |       -|   0.30|        -|       -|         -|        -|     -|        no|         -|    4 (1%)|  1136 (1%)|   1095 (2%)|    -|
    |     o VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12                    |       -|   7.30|        -|       -|         9|        1|     -|       yes|         -|         -|          -|           -|    -|
    +-----------------------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1   | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2   | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1  | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2  | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | coeffs_1    | 0x28   | 32    | W      | Data signal of coeffs            |                                                                      |
| s_axi_control | coeffs_2    | 0x2c   | 32    | W      | Data signal of coeffs            |                                                                      |
| s_axi_control | biases_1    | 0x34   | 32    | W      | Data signal of biases            |                                                                      |
| s_axi_control | biases_2    | 0x38   | 32    | W      | Data signal of biases            |                                                                      |
| s_axi_control | numChannels | 0x40   | 32    | W      | Data signal of numChannels       |                                                                      |
| s_axi_control | numFilters  | 0x48   | 32    | W      | Data signal of numFilters        |                                                                      |
| s_axi_control | inputWidth  | 0x50   | 32    | W      | Data signal of inputWidth        |                                                                      |
| s_axi_control | inputHeight | 0x58   | 32    | W      | Data signal of inputHeight       |                                                                      |
| s_axi_control | convWidth   | 0x60   | 32    | W      | Data signal of convWidth         |                                                                      |
| s_axi_control | convHeight  | 0x68   | 32    | W      | Data signal of convHeight        |                                                                      |
| s_axi_control | apply_relu  | 0x70   | 32    | W      | Data signal of apply_relu        |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+--------------+
| Argument    | Direction | Datatype     |
+-------------+-----------+--------------+
| input       | inout     | int*         |
| output      | inout     | int*         |
| coeffs      | inout     | int*         |
| biases      | inout     | int*         |
| numChannels | in        | unsigned int |
| numFilters  | in        | unsigned int |
| inputWidth  | in        | unsigned int |
| inputHeight | in        | unsigned int |
| convWidth   | in        | unsigned int |
| convHeight  | in        | unsigned int |
| apply_relu  | in        | ap_uint<1>   |
+-------------+-----------+--------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-------------+---------------+-----------+----------+---------------------------------------+
| input       | m_axi_gmem    | interface |          |                                       |
| input       | s_axi_control | interface | offset   |                                       |
| output      | m_axi_gmem    | interface |          |                                       |
| output      | s_axi_control | interface | offset   |                                       |
| coeffs      | m_axi_gmem    | interface |          |                                       |
| coeffs      | s_axi_control | register  | offset   | name=coeffs_1 offset=0x28 range=32    |
| coeffs      | s_axi_control | register  | offset   | name=coeffs_2 offset=0x2c range=32    |
| biases      | m_axi_gmem    | interface |          |                                       |
| biases      | s_axi_control | register  | offset   | name=biases_1 offset=0x34 range=32    |
| biases      | s_axi_control | register  | offset   | name=biases_2 offset=0x38 range=32    |
| numChannels | s_axi_control | register  |          | name=numChannels offset=0x40 range=32 |
| numFilters  | s_axi_control | register  |          | name=numFilters offset=0x48 range=32  |
| inputWidth  | s_axi_control | register  |          | name=inputWidth offset=0x50 range=32  |
| inputHeight | s_axi_control | register  |          | name=inputHeight offset=0x58 range=32 |
| convWidth   | s_axi_control | register  |          | name=convWidth offset=0x60 range=32   |
| convHeight  | s_axi_control | register  |          | name=convHeight offset=0x68 range=32  |
| apply_relu  | s_axi_control | register  |          | name=apply_relu offset=0x70 range=32  |
+-------------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                       |
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| m_axi_gmem   | VITIS_LOOP_45_4 | read      | variable | 32    | HLS_Optimized/conv2d.cpp:45:27 |
| m_axi_gmem   | VITIS_LOOP_68_8 | read      | variable | 32    | HLS_Optimized/conv2d.cpp:68:26 |
| m_axi_gmem   | VITIS_LOOP_76_9 | write     | variable | 32    | HLS_Optimized/conv2d.cpp:76:24 |
+--------------+-----------------+-----------+----------+-------+--------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                               | Resolution | Location                       |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| m_axi_gmem   | coeffs   | VITIS_LOOP_44_3 | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:44:24 |
| m_axi_gmem   | input    | VITIS_LOOP_66_7 | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:66:25 |
| m_axi_gmem   | biases   | VITIS_LOOP_58_5 | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:58:23 |
| m_axi_gmem   | output   | VITIS_LOOP_58_5 | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:58:23 |
| m_axi_gmem   | output   | VITIS_LOOP_76_9 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS_Optimized/conv2d.cpp:76:24 |
| m_axi_gmem   | input    | VITIS_LOOP_68_8 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS_Optimized/conv2d.cpp:68:26 |
| m_axi_gmem   | coeffs   | VITIS_LOOP_45_4 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS_Optimized/conv2d.cpp:45:27 |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                                     | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + Conv2D_HW                                                              | 42  |        |            |     |        |         |
|   sub_fu_422_p2                                                          | -   |        | sub        | add | fabric | 0       |
|   sub79_fu_427_p2                                                        | -   |        | sub79      | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U62                                                 | 3   |        | mul_ln38   | mul | auto   | 1       |
|   mul_32ns_32ns_64_2_1_U58                                               | 3   |        | mul_ln17   | mul | auto   | 1       |
|   mul_32ns_64ns_96_5_1_U60                                               | 6   |        | mul_ln17_1 | mul | auto   | 4       |
|   mul_32ns_32ns_64_2_1_U59                                               | 3   |        | mul_ln17_2 | mul | auto   | 1       |
|   mul_32ns_64ns_96_5_1_U61                                               | 6   |        | mul_ln17_3 | mul | auto   | 4       |
|   add_ln38_1_fu_451_p2                                                   | -   |        | add_ln38_1 | add | fabric | 0       |
|   add_ln38_2_fu_456_p2                                                   | -   |        | add_ln38_2 | add | fabric | 0       |
|   add_ln38_fu_466_p2                                                     | -   |        | add_ln38   | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U64                                                 | 3   |        | mul_ln39   | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U63                                                 | 3   |        | mul_ln39_1 | mul | auto   | 1       |
|   empty_fu_489_p2                                                        | -   |        | empty      | add | fabric | 0       |
|   add_ln58_1_fu_522_p2                                                   | -   |        | add_ln58_1 | add | fabric | 0       |
|   add_ln58_fu_532_p2                                                     | -   |        | add_ln58   | add | fabric | 0       |
|   add_ln59_fu_542_p2                                                     | -   |        | add_ln59   | add | fabric | 0       |
|   add_ln59_1_fu_559_p2                                                   | -   |        | add_ln59_1 | add | fabric | 0       |
|   add_ln76_fu_601_p2                                                     | -   |        | add_ln76   | add | fabric | 0       |
|   acc_fu_615_p2                                                          | -   |        | acc        | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_45_4                                    | 0   |        |            |     |        |         |
|    tmp2_fu_475_p2                                                        | -   |        | tmp2       | add | fabric | 0       |
|    empty_60_fu_494_p2                                                    | -   |        | empty_60   | add | fabric | 0       |
|    add_ln43_1_fu_273_p2                                                  | -   |        | add_ln43_1 | add | fabric | 0       |
|    add_ln43_fu_405_p2                                                    | -   |        | add_ln43   | add | fabric | 0       |
|    p_mid137_fu_512_p2                                                    | -   |        | p_mid137   | add | fabric | 0       |
|    add_ln44_fu_348_p2                                                    | -   |        | add_ln44   | add | fabric | 0       |
|    tmp2_mid1_fu_483_p2                                                   | -   |        | tmp2_mid1  | add | fabric | 0       |
|    p_mid110_fu_524_p2                                                    | -   |        | p_mid110   | add | fabric | 0       |
|    add_ln44_1_fu_556_p2                                                  | -   |        | add_ln44_1 | add | fabric | 0       |
|    add_ln45_fu_449_p2                                                    | -   |        | add_ln45   | add | fabric | 0       |
|    add_ln44_2_fu_284_p2                                                  | -   |        | add_ln44_2 | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_68_8                                    | 5   |        |            |     |        |         |
|    add_ln63_fu_399_p2                                                    | -   |        | add_ln63   | add | fabric | 0       |
|    add_ln66_fu_470_p2                                                    | -   |        | add_ln66   | add | fabric | 0       |
|    mul_mul_12s_12s_12_4_1_U23                                            | 1   |        | mul_ln68   | mul | dsp48  | 3       |
|    add_ln63_3_fu_263_p2                                                  | -   |        | add_ln63_3 | add | fabric | 0       |
|    add_ln63_1_fu_404_p2                                                  | -   |        | add_ln63_1 | add | fabric | 0       |
|    add_ln63_2_fu_410_p2                                                  | -   |        | add_ln63_2 | add | fabric | 0       |
|    add_ln66_1_fu_331_p2                                                  | -   |        | add_ln66_1 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U22                                                | 3   |        | mul_ln66_3 | mul | auto   | 1       |
|    add_ln66_2_fu_488_p2                                                  | -   |        | add_ln66_2 | add | fabric | 0       |
|    mul_mul_12s_12s_12_4_1_U24                                            | 1   |        | mul_ln68_1 | mul | dsp48  | 3       |
|    add_ln66_3_fu_523_p2                                                  | -   |        | add_ln66_3 | add | fabric | 0       |
|    add_ln70_fu_459_p2                                                    | -   |        | add_ln70   | add | fabric | 0       |
|    add_ln68_fu_372_p2                                                    | -   |        | add_ln68   | add | fabric | 0       |
|    add_ln66_4_fu_274_p2                                                  | -   |        | add_ln66_4 | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_80_10_VITIS_LOOP_83_11_VITIS_LOOP_86_12 | 4   |        |            |     |        |         |
|    add_ln80_1_fu_270_p2                                                  | -   |        | add_ln80_1 | add | fabric | 0       |
|    add_ln80_fu_279_p2                                                    | -   |        | add_ln80   | add | fabric | 0       |
|    empty_52_fu_306_p2                                                    | -   |        | empty_52   | sub | fabric | 0       |
|    mac_muladd_12s_12s_12ns_12_4_1_U41                                    | 1   |        | mul_ln80   | mul | dsp48  | 3       |
|    add_ln83_fu_430_p2                                                    | -   |        | add_ln83   | add | fabric | 0       |
|    mac_muladd_12s_12s_12ns_12_4_1_U41                                    | 1   |        | add_ln91_1 | add | dsp48  | 3       |
|    add_ln91_fu_487_p2                                                    | -   |        | add_ln91   | add | fabric | 0       |
|    mul_32s_32s_52_2_1_U40                                                | 3   |        | res        | mul | auto   | 1       |
|    acc_1_fu_578_p2                                                       | -   |        | acc_1      | add | fabric | 0       |
|    add_ln86_fu_492_p2                                                    | -   |        | add_ln86   | add | fabric | 0       |
|    add_ln83_1_fu_332_p2                                                  | -   |        | add_ln83_1 | add | fabric | 0       |
+--------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------+------+------+--------+---------------+---------+------+---------+
| Name                     | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+--------------------------+------+------+--------+---------------+---------+------+---------+
| + Conv2D_HW              | 30   | 0    |        |               |         |      |         |
|   coeff_cache_U          | 2    | -    |        | coeff_cache   | ram_1p  | auto | 1       |
|   coeff_cache_1_U        | 2    | -    |        | coeff_cache_1 | ram_1p  | auto | 1       |
|   coeff_cache_2_U        | 2    | -    |        | coeff_cache_2 | ram_1p  | auto | 1       |
|   row_buffer_U           | 8    | -    |        | row_buffer    | ram_1p  | auto | 1       |
|   mul_32s_32s_32_2_1_U66 | 8    | -    |        | row_buffer_1  | ram_1p  | auto | 1       |
|   row_buffer_2_U         | 8    | -    |        | row_buffer_2  | ram_1p  | auto | 1       |
+--------------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------------+-------------------------------------------------------+
| Type            | Options                                     | Location                                              |
+-----------------+---------------------------------------------+-------------------------------------------------------+
| interface       | s_axilite port=return                       | HLS_Optimized/conv2d.cpp:23 in conv2d_hw, return      |
| interface       | s_axilite port=numChannels                  | HLS_Optimized/conv2d.cpp:24 in conv2d_hw, numChannels |
| interface       | s_axilite port=numFilters                   | HLS_Optimized/conv2d.cpp:25 in conv2d_hw, numFilters  |
| interface       | s_axilite port=inputWidth                   | HLS_Optimized/conv2d.cpp:26 in conv2d_hw, inputWidth  |
| interface       | s_axilite port=inputHeight                  | HLS_Optimized/conv2d.cpp:27 in conv2d_hw, inputHeight |
| interface       | s_axilite port=convWidth                    | HLS_Optimized/conv2d.cpp:28 in conv2d_hw, convWidth   |
| interface       | s_axilite port=convHeight                   | HLS_Optimized/conv2d.cpp:29 in conv2d_hw, convHeight  |
| interface       | m_axi depth=200000 port=input offset=slave  | HLS_Optimized/conv2d.cpp:30 in conv2d_hw, input       |
| interface       | m_axi depth=200000 port=output offset=slave | HLS_Optimized/conv2d.cpp:31 in conv2d_hw, output      |
| interface       | m_axi depth=200000 port=coeffs offset=slave | HLS_Optimized/conv2d.cpp:32 in conv2d_hw, coeffs      |
| interface       | m_axi depth=200000 port=biases offset=slave | HLS_Optimized/conv2d.cpp:33 in conv2d_hw, biases      |
| interface       | s_axilite port=apply_relu                   | HLS_Optimized/conv2d.cpp:35 in conv2d_hw, apply_relu  |
| array_partition | variable=coeff_cache complete dim=3         | HLS_Optimized/conv2d.cpp:40 in conv2d_hw, coeff_cache |
| array_partition | variable=row_buffer complete dim=1          | HLS_Optimized/conv2d.cpp:60 in conv2d_hw, row_buffer  |
| pipeline        | II=1                                        | HLS_Optimized/conv2d.cpp:69 in conv2d_hw              |
+-----------------+---------------------------------------------+-------------------------------------------------------+


