{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 16:16:02 2018 " "Info: Processing started: Fri Nov 02 16:16:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL\[0\] OUT\[6\] 13.267 ns Longest " "Info: Longest tpd from source pin \"SEL\[0\]\" to destination pin \"OUT\[6\]\" is 13.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns SEL\[0\] 1 PIN PIN_Y9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 12; PIN Node = 'SEL\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[0] } "NODE_NAME" } } { "ULA_Final.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/ULA_Final.bdf" { { 560 80 248 576 "SEL\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.273 ns) + CELL(0.228 ns) 5.273 ns ULA:inst\|Somador:inst\|FullAdder:inst11\|CarryOut:inst2\|inst4~0 2 COMB LCCOMB_X29_Y1_N16 3 " "Info: 2: + IC(4.273 ns) + CELL(0.228 ns) = 5.273 ns; Loc. = LCCOMB_X29_Y1_N16; Fanout = 3; COMB Node = 'ULA:inst\|Somador:inst\|FullAdder:inst11\|CarryOut:inst2\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.501 ns" { SEL[0] ULA:inst|Somador:inst|FullAdder:inst11|CarryOut:inst2|inst4~0 } "NODE_NAME" } } { "Somador/CarryOut.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/Somador/CarryOut.bdf" { { 72 528 592 120 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.053 ns) 6.100 ns ULA:inst\|Somador:inst\|FullAdder:inst9\|CarryOut:inst2\|inst4~0 3 COMB LCCOMB_X27_Y3_N24 2 " "Info: 3: + IC(0.774 ns) + CELL(0.053 ns) = 6.100 ns; Loc. = LCCOMB_X27_Y3_N24; Fanout = 2; COMB Node = 'ULA:inst\|Somador:inst\|FullAdder:inst9\|CarryOut:inst2\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { ULA:inst|Somador:inst|FullAdder:inst11|CarryOut:inst2|inst4~0 ULA:inst|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst4~0 } "NODE_NAME" } } { "Somador/CarryOut.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/Somador/CarryOut.bdf" { { 72 528 592 120 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.357 ns) 6.709 ns ULA:inst\|MUX8x1Correct:inst11\|MUX8x1:inst4\|inst3~1 4 COMB LCCOMB_X27_Y3_N28 6 " "Info: 4: + IC(0.252 ns) + CELL(0.357 ns) = 6.709 ns; Loc. = LCCOMB_X27_Y3_N28; Fanout = 6; COMB Node = 'ULA:inst\|MUX8x1Correct:inst11\|MUX8x1:inst4\|inst3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { ULA:inst|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst4~0 ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1 } "NODE_NAME" } } { "MUX/MUX8x1.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1.bdf" { { 304 1048 1112 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.366 ns) 9.121 ns Decodificador_Func:inst1\|inst8 5 COMB LCCOMB_X1_Y6_N18 1 " "Info: 5: + IC(2.046 ns) + CELL(0.366 ns) = 9.121 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'Decodificador_Func:inst1\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1 Decodificador_Func:inst1|inst8 } "NODE_NAME" } } { "Decodifocador_Func/Decodificador_Func.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/Decodifocador_Func/Decodificador_Func.bdf" { { 272 688 752 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(2.036 ns) 13.267 ns OUT\[6\] 6 PIN PIN_V9 0 " "Info: 6: + IC(2.110 ns) + CELL(2.036 ns) = 13.267 ns; Loc. = PIN_V9; Fanout = 0; PIN Node = 'OUT\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { Decodificador_Func:inst1|inst8 OUT[6] } "NODE_NAME" } } { "ULA_Final.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/ULA_Final.bdf" { { 488 808 984 504 "OUT\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.812 ns ( 28.73 % ) " "Info: Total cell delay = 3.812 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.455 ns ( 71.27 % ) " "Info: Total interconnect delay = 9.455 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.267 ns" { SEL[0] ULA:inst|Somador:inst|FullAdder:inst11|CarryOut:inst2|inst4~0 ULA:inst|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst4~0 ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1 Decodificador_Func:inst1|inst8 OUT[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.267 ns" { SEL[0] {} SEL[0]~combout {} ULA:inst|Somador:inst|FullAdder:inst11|CarryOut:inst2|inst4~0 {} ULA:inst|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst4~0 {} ULA:inst|MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1 {} Decodificador_Func:inst1|inst8 {} OUT[6] {} } { 0.000ns 0.000ns 4.273ns 0.774ns 0.252ns 2.046ns 2.110ns } { 0.000ns 0.772ns 0.228ns 0.053ns 0.357ns 0.366ns 2.036ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 02 16:16:02 2018 " "Info: Processing ended: Fri Nov 02 16:16:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
