# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../hw_signed_subtract.srcs/sources_1/new/signed_subtractor8.vhd" \
"../../../../hw_signed_subtract.srcs/sim_1/new/signed_subtractor8_tb.vhd" \

# Do not sort compile order
nosort
