{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 23:06:53 2022 " "Info: Processing started: Tue Jun 28 23:06:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FourRegister -c FourRegister --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FourRegister -c FourRegister --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "g0 " "Info: Assuming node \"g0\" is a latch enable. Will not compute fmax for this pin." {  } { { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 184 -200 -32 200 "g0" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "g1 " "Info: Assuming node \"g1\" is a latch enable. Will not compute fmax for this pin." {  } { { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 304 -200 -32 320 "g1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "g2 " "Info: Assuming node \"g2\" is a latch enable. Will not compute fmax for this pin." {  } { { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 424 -200 -32 440 "g2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "g3 " "Info: Assuming node \"g3\" is a latch enable. Will not compute fmax for this pin." {  } { { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 544 -216 -48 560 "g3" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] data\[2\] g3 5.328 ns register " "Info: tsu for register \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" (data pin = \"data\[2\]\", clock pin = \"g3\") is 5.328 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.268 ns + Longest pin register " "Info: + Longest pin to register delay is 7.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns data\[2\] 1 PIN PIN_C11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C11; Fanout = 4; PIN Node = 'data\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 168 -200 -32 184 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.992 ns) + CELL(0.436 ns) 7.268 ns lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] 2 REG LCCOMB_X25_Y43_N18 1 " "Info: 2: + IC(5.992 ns) + CELL(0.436 ns) = 7.268 ns; Loc. = LCCOMB_X25_Y43_N18; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { data[2] lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 17.56 % ) " "Info: Total cell delay = 1.276 ns ( 17.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.992 ns ( 82.44 % ) " "Info: Total interconnect delay = 5.992 ns ( 82.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.268 ns" { data[2] lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.268 ns" { data[2] {} data[2]~combout {} lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 5.992ns } { 0.000ns 0.840ns 0.436ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.824 ns + " "Info: + Micro setup delay of destination is 0.824 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "g3 destination 2.764 ns - Shortest register " "Info: - Shortest clock path from clock \"g3\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns g3 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'g3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { g3 } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 544 -216 -48 560 "g3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.096 ns g3~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.096 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'g3~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { g3 g3~clkctrl } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 544 -216 -48 560 "g3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.150 ns) 2.764 ns lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] 3 REG LCCOMB_X25_Y43_N18 1 " "Info: 3: + IC(1.518 ns) + CELL(0.150 ns) = 2.764 ns; Loc. = LCCOMB_X25_Y43_N18; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { g3~clkctrl lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 40.85 % ) " "Info: Total cell delay = 1.129 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 59.15 % ) " "Info: Total interconnect delay = 1.635 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { g3 g3~clkctrl lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { g3 {} g3~combout {} g3~clkctrl {} lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 0.117ns 1.518ns } { 0.000ns 0.979ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.268 ns" { data[2] lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.268 ns" { data[2] {} data[2]~combout {} lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 5.992ns } { 0.000ns 0.840ns 0.436ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { g3 g3~clkctrl lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { g3 {} g3~combout {} g3~clkctrl {} lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 0.117ns 1.518ns } { 0.000ns 0.979ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "g1 R1\[3\] lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] 10.372 ns register " "Info: tco from clock \"g1\" to destination pin \"R1\[3\]\" through register \"lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]\" is 10.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "g1 source 2.852 ns + Longest register " "Info: + Longest clock path from clock \"g1\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns g1 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'g1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { g1 } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 304 -200 -32 320 "g1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns g1~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'g1~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { g1 g1~clkctrl } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 304 -200 -32 320 "g1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.275 ns) 2.852 ns lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] 3 REG LCCOMB_X20_Y43_N28 1 " "Info: 3: + IC(1.474 ns) + CELL(0.275 ns) = 2.852 ns; Loc. = LCCOMB_X20_Y43_N28; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { g1~clkctrl lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.264 ns ( 44.32 % ) " "Info: Total cell delay = 1.264 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 55.68 % ) " "Info: Total interconnect delay = 1.588 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { g1 g1~clkctrl lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { g1 {} g1~combout {} g1~clkctrl {} lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.114ns 1.474ns } { 0.000ns 0.989ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.520 ns + Longest register pin " "Info: + Longest register to pin delay is 7.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] 1 REG LCCOMB_X20_Y43_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y43_N28; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.712 ns) + CELL(2.808 ns) 7.520 ns R1\[3\] 2 PIN PIN_AE7 0 " "Info: 2: + IC(4.712 ns) + CELL(2.808 ns) = 7.520 ns; Loc. = PIN_AE7; Fanout = 0; PIN Node = 'R1\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] R1[3] } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 288 544 720 304 "R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 37.34 % ) " "Info: Total cell delay = 2.808 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.712 ns ( 62.66 % ) " "Info: Total interconnect delay = 4.712 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] R1[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.520 ns" { lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] {} R1[3] {} } { 0.000ns 4.712ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { g1 g1~clkctrl lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { g1 {} g1~combout {} g1~clkctrl {} lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.114ns 1.474ns } { 0.000ns 0.989ns 0.000ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] R1[3] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.520 ns" { lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] {} R1[3] {} } { 0.000ns 4.712ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] data\[7\] g3 0.192 ns register " "Info: th for register \"lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\]\" (data pin = \"data\[7\]\", clock pin = \"g3\") is 0.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "g3 destination 2.904 ns + Longest register " "Info: + Longest clock path from clock \"g3\" to destination register is 2.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns g3 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'g3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { g3 } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 544 -216 -48 560 "g3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.096 ns g3~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.096 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'g3~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { g3 g3~clkctrl } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 544 -216 -48 560 "g3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.275 ns) 2.904 ns lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] 3 REG LCCOMB_X25_Y43_N0 1 " "Info: 3: + IC(1.533 ns) + CELL(0.275 ns) = 2.904 ns; Loc. = LCCOMB_X25_Y43_N0; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { g3~clkctrl lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 43.18 % ) " "Info: Total cell delay = 1.254 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.650 ns ( 56.82 % ) " "Info: Total interconnect delay = 1.650 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { g3 g3~clkctrl lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { g3 {} g3~combout {} g3~clkctrl {} lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.117ns 1.533ns } { 0.000ns 0.979ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.712 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns data\[7\] 1 PIN PIN_D13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; PIN Node = 'data\[7\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "FourRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/寄存器组/FourRegister/FourRegister.bdf" { { 168 -200 -32 184 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.415 ns) 2.712 ns lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] 2 REG LCCOMB_X25_Y43_N0 1 " "Info: 2: + IC(1.318 ns) + CELL(0.415 ns) = 2.712 ns; Loc. = LCCOMB_X25_Y43_N0; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { data[7] lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 51.40 % ) " "Info: Total cell delay = 1.394 ns ( 51.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 48.60 % ) " "Info: Total interconnect delay = 1.318 ns ( 48.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { data[7] lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { data[7] {} data[7]~combout {} lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.318ns } { 0.000ns 0.979ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { g3 g3~clkctrl lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { g3 {} g3~combout {} g3~clkctrl {} lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.117ns 1.533ns } { 0.000ns 0.979ns 0.000ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { data[7] lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { data[7] {} data[7]~combout {} lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.318ns } { 0.000ns 0.979ns 0.415ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 34 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 23:06:53 2022 " "Info: Processing ended: Tue Jun 28 23:06:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
