Loading plugins phase: Elapsed time ==> 0s.398ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\DS18x8_demo.cyprj -d CY8C4248LQI-BL583 -s C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.254ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.080ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DS18x8_demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 DS18x8_demo.v -verilog
======================================================================

======================================================================
Compiling:  DS18x8_demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 DS18x8_demo.v -verilog
======================================================================

======================================================================
Compiling:  DS18x8_demo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 -verilog DS18x8_demo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 01 22:01:31 2020


======================================================================
Compiling:  DS18x8_demo.v
Program  :   vpp
Options  :    -yv2 -q10 DS18x8_demo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 01 22:01:31 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DS18x8_demo.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DS18x8_demo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 -verilog DS18x8_demo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 01 22:01:31 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\codegentemp\DS18x8_demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\codegentemp\DS18x8_demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  DS18x8_demo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 -verilog DS18x8_demo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 01 22:01:31 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\codegentemp\DS18x8_demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\codegentemp\DS18x8_demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\OneWire:Net_1113\
	\OneWire:Net_1114\
	\OneWire:Net_1115\
	\OneWire:Net_1116\
	\OneWire:Net_1117\
	\OneWire:Net_1118\
	\OneWire:Net_1119\
	\OneWire:TimerDelay:TimerUDB:ctrl_cmode_0\
	\OneWire:TimerDelay:TimerUDB:ctrl_ic_1\
	\OneWire:TimerDelay:TimerUDB:ctrl_ic_0\
	\OneWire:Net_913\
	\OneWire:TimerDelay:TimerUDB:zeros_3\
	\OneWire:TimerDelay:TimerUDB:zeros_2\
	\OneWire:Net_820_7\
	\OneWire:ControlReg_SEL:control_out_7\
	\OneWire:Net_820_6\
	\OneWire:ControlReg_SEL:control_out_6\
	\OneWire:Net_820_5\
	\OneWire:ControlReg_SEL:control_out_5\
	\OneWire:Net_820_4\
	\OneWire:ControlReg_SEL:control_out_4\
	\OneWire:Net_820_3\
	\OneWire:ControlReg_SEL:control_out_3\
	\OneWire:Net_820_2\
	\OneWire:ControlReg_SEL:control_out_2\
	\OneWire:Net_820_1\
	\OneWire:ControlReg_SEL:control_out_1\
	\OneWire:Net_1132\
	\OneWire:Net_1133\
	\OneWire:Net_1134\
	\OneWire:Net_1135\
	\OneWire:Net_1136\
	\OneWire:Net_1137\
	\OneWire:Net_1138\
	\OneWire:Net_986\
	\FreqDiv_1:MODULE_1:b_31\
	\FreqDiv_1:MODULE_1:b_30\
	\FreqDiv_1:MODULE_1:b_29\
	\FreqDiv_1:MODULE_1:b_28\
	\FreqDiv_1:MODULE_1:b_27\
	\FreqDiv_1:MODULE_1:b_26\
	\FreqDiv_1:MODULE_1:b_25\
	\FreqDiv_1:MODULE_1:b_24\
	\FreqDiv_1:MODULE_1:b_23\
	\FreqDiv_1:MODULE_1:b_22\
	\FreqDiv_1:MODULE_1:b_21\
	\FreqDiv_1:MODULE_1:b_20\
	\FreqDiv_1:MODULE_1:b_19\
	\FreqDiv_1:MODULE_1:b_18\
	\FreqDiv_1:MODULE_1:b_17\
	\FreqDiv_1:MODULE_1:b_16\
	\FreqDiv_1:MODULE_1:b_15\
	\FreqDiv_1:MODULE_1:b_14\
	\FreqDiv_1:MODULE_1:b_13\
	\FreqDiv_1:MODULE_1:b_12\
	\FreqDiv_1:MODULE_1:b_11\
	\FreqDiv_1:MODULE_1:b_10\
	\FreqDiv_1:MODULE_1:b_9\
	\FreqDiv_1:MODULE_1:b_8\
	\FreqDiv_1:MODULE_1:b_7\
	\FreqDiv_1:MODULE_1:b_6\
	\FreqDiv_1:MODULE_1:b_5\
	\FreqDiv_1:MODULE_1:b_4\
	\FreqDiv_1:MODULE_1:b_3\
	\FreqDiv_1:MODULE_1:b_2\
	\FreqDiv_1:MODULE_1:b_1\
	\FreqDiv_1:MODULE_1:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:a_31\
	\FreqDiv_1:MODULE_1:g2:a0:a_30\
	\FreqDiv_1:MODULE_1:g2:a0:a_29\
	\FreqDiv_1:MODULE_1:g2:a0:a_28\
	\FreqDiv_1:MODULE_1:g2:a0:a_27\
	\FreqDiv_1:MODULE_1:g2:a0:a_26\
	\FreqDiv_1:MODULE_1:g2:a0:a_25\
	\FreqDiv_1:MODULE_1:g2:a0:a_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_31\
	\FreqDiv_1:MODULE_1:g2:a0:b_30\
	\FreqDiv_1:MODULE_1:g2:a0:b_29\
	\FreqDiv_1:MODULE_1:g2:a0:b_28\
	\FreqDiv_1:MODULE_1:g2:a0:b_27\
	\FreqDiv_1:MODULE_1:g2:a0:b_26\
	\FreqDiv_1:MODULE_1:g2:a0:b_25\
	\FreqDiv_1:MODULE_1:g2:a0:b_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_23\
	\FreqDiv_1:MODULE_1:g2:a0:b_22\
	\FreqDiv_1:MODULE_1:g2:a0:b_21\
	\FreqDiv_1:MODULE_1:g2:a0:b_20\
	\FreqDiv_1:MODULE_1:g2:a0:b_19\
	\FreqDiv_1:MODULE_1:g2:a0:b_18\
	\FreqDiv_1:MODULE_1:g2:a0:b_17\
	\FreqDiv_1:MODULE_1:g2:a0:b_16\
	\FreqDiv_1:MODULE_1:g2:a0:b_15\
	\FreqDiv_1:MODULE_1:g2:a0:b_14\
	\FreqDiv_1:MODULE_1:g2:a0:b_13\
	\FreqDiv_1:MODULE_1:g2:a0:b_12\
	\FreqDiv_1:MODULE_1:g2:a0:b_11\
	\FreqDiv_1:MODULE_1:g2:a0:b_10\
	\FreqDiv_1:MODULE_1:g2:a0:b_9\
	\FreqDiv_1:MODULE_1:g2:a0:b_8\
	\FreqDiv_1:MODULE_1:g2:a0:b_7\
	\FreqDiv_1:MODULE_1:g2:a0:b_6\
	\FreqDiv_1:MODULE_1:g2:a0:b_5\
	\FreqDiv_1:MODULE_1:g2:a0:b_4\
	\FreqDiv_1:MODULE_1:g2:a0:b_3\
	\FreqDiv_1:MODULE_1:g2:a0:b_2\
	\FreqDiv_1:MODULE_1:g2:a0:b_1\
	\FreqDiv_1:MODULE_1:g2:a0:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:s_31\
	\FreqDiv_1:MODULE_1:g2:a0:s_30\
	\FreqDiv_1:MODULE_1:g2:a0:s_29\
	\FreqDiv_1:MODULE_1:g2:a0:s_28\
	\FreqDiv_1:MODULE_1:g2:a0:s_27\
	\FreqDiv_1:MODULE_1:g2:a0:s_26\
	\FreqDiv_1:MODULE_1:g2:a0:s_25\
	\FreqDiv_1:MODULE_1:g2:a0:s_24\
	\FreqDiv_1:MODULE_1:g2:a0:s_23\
	\FreqDiv_1:MODULE_1:g2:a0:s_22\
	\FreqDiv_1:MODULE_1:g2:a0:s_21\
	\FreqDiv_1:MODULE_1:g2:a0:s_20\
	\FreqDiv_1:MODULE_1:g2:a0:s_19\
	\FreqDiv_1:MODULE_1:g2:a0:s_18\
	\FreqDiv_1:MODULE_1:g2:a0:s_17\
	\FreqDiv_1:MODULE_1:g2:a0:s_16\
	\FreqDiv_1:MODULE_1:g2:a0:s_15\
	\FreqDiv_1:MODULE_1:g2:a0:s_14\
	\FreqDiv_1:MODULE_1:g2:a0:s_13\
	\FreqDiv_1:MODULE_1:g2:a0:s_12\
	\FreqDiv_1:MODULE_1:g2:a0:s_11\
	\FreqDiv_1:MODULE_1:g2:a0:s_10\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART_DEB:Net_1257\
	\UART_DEB:uncfg_rx_irq\
	\UART_DEB:Net_1099\
	\UART_DEB:Net_1258\
	Net_2222
	Net_2231
	Net_2232
	Net_2233
	Net_2234
	Net_2235
	Net_2236
	Net_2237
	Net_2239
	Net_2242
	Net_2257
	\BLE:Net_55\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_1_31\
	\FreqDiv_1:add_vi_vv_MODGEN_1_30\
	\FreqDiv_1:add_vi_vv_MODGEN_1_29\
	\FreqDiv_1:add_vi_vv_MODGEN_1_28\
	\FreqDiv_1:add_vi_vv_MODGEN_1_27\
	\FreqDiv_1:add_vi_vv_MODGEN_1_26\
	\FreqDiv_1:add_vi_vv_MODGEN_1_25\
	\FreqDiv_1:add_vi_vv_MODGEN_1_24\
	\FreqDiv_1:add_vi_vv_MODGEN_1_23\
	\FreqDiv_1:add_vi_vv_MODGEN_1_22\
	\FreqDiv_1:add_vi_vv_MODGEN_1_21\
	\FreqDiv_1:add_vi_vv_MODGEN_1_20\
	\FreqDiv_1:add_vi_vv_MODGEN_1_19\
	\FreqDiv_1:add_vi_vv_MODGEN_1_18\
	\FreqDiv_1:add_vi_vv_MODGEN_1_17\
	\FreqDiv_1:add_vi_vv_MODGEN_1_16\
	\FreqDiv_1:add_vi_vv_MODGEN_1_15\
	\FreqDiv_1:add_vi_vv_MODGEN_1_14\
	\FreqDiv_1:add_vi_vv_MODGEN_1_13\
	\FreqDiv_1:add_vi_vv_MODGEN_1_12\
	\FreqDiv_1:add_vi_vv_MODGEN_1_11\
	\FreqDiv_1:add_vi_vv_MODGEN_1_10\

Deleted 152 User equations/components.
Deleted 22 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \OneWire:ControlReg_DRV:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing zero to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:Net_280\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_cmode_1\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_tmode_1\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_tmode_0\ to one
Aliasing \OneWire:TimerDelay:TimerUDB:status_6\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_5\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_4\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_0\ to \OneWire:TimerDelay:TimerUDB:tc_i\
Aliasing \OneWire:ControlReg_SEL:clk\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:ControlReg_SEL:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:Trigger:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:Net_987\ to one
Aliasing \OneWire:Net_988\ to one
Aliasing \OneWire:Net_989\ to one
Aliasing \OneWire:Net_1072\ to one
Aliasing \OneWire:Net_1073\ to one
Aliasing \OneWire:Net_1074\ to one
Aliasing \OneWire:Net_1075\ to one
Aliasing tmpOE__Pin_0_net_0 to one
Aliasing tmpOE__PinLED_net_0 to one
Aliasing Net_1070 to one
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_23\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_22\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_21\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_20\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_19\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_18\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_17\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_16\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_15\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_14\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_13\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_12\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_11\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_10\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_DEB:select_s_wire\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_DEB:sclk_s_wire\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_DEB:mosi_s_wire\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_DEB:miso_m_wire\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_DEB:tmpOE__tx_net_0\ to one
Aliasing \UART_DEB:tmpOE__rx_net_0\ to one
Aliasing \UART_DEB:cts_wire\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:capture_last\\D\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\\D\ to \OneWire:TimerDelay:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \OneWire:ControlReg_DRV:rst\[1] = \OneWire:ControlReg_DRV:clk\[0]
Removing Rhs of wire \OneWire:Net_1111\[2] = \OneWire:ControlReg_DRV:control_out_0\[3]
Removing Rhs of wire \OneWire:Net_1111\[2] = \OneWire:ControlReg_DRV:control_0\[26]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:Net_820_0\[31]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:ControlReg_SEL:control_out_0\[208]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:ControlReg_SEL:control_0\[217]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_7\[32] = \OneWire:Net_959_7\[33]
Removing Lhs of wire \OneWire:Net_959_7\[33] = one[53]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_6\[34] = \OneWire:Net_959_6\[35]
Removing Lhs of wire \OneWire:Net_959_6\[35] = one[53]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_5\[36] = \OneWire:Net_959_5\[37]
Removing Lhs of wire \OneWire:Net_959_5\[37] = one[53]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_4\[38] = \OneWire:Net_959_4\[39]
Removing Lhs of wire \OneWire:Net_959_4\[39] = one[53]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_3\[40] = \OneWire:Net_959_3\[41]
Removing Lhs of wire \OneWire:Net_959_3\[41] = one[53]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_2\[42] = \OneWire:Net_959_2\[43]
Removing Lhs of wire \OneWire:Net_959_2\[43] = one[53]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_1\[44] = \OneWire:Net_959_1\[45]
Removing Lhs of wire \OneWire:Net_959_1\[45] = one[53]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_0\[46] = \OneWire:Net_959_0\[47]
Removing Lhs of wire \OneWire:Net_959_0\[47] = \OneWire:Net_807\[30]
Removing Rhs of wire zero[49] = \OneWire:ControlReg_DRV:clk\[0]
Removing Lhs of wire \OneWire:Net_280\[50] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_enable\[66] = \OneWire:TimerDelay:TimerUDB:control_7\[58]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_ten\[67] = \OneWire:TimerDelay:TimerUDB:control_4\[61]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_cmode_1\[68] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_tmode_1\[70] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_tmode_0\[71] = one[53]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:timer_enable\[77] = \OneWire:TimerDelay:TimerUDB:runmode_enable\[90]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:run_mode\[78] = \OneWire:TimerDelay:TimerUDB:hwEnable_reg\[79]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:tc_i\[83] = \OneWire:TimerDelay:TimerUDB:status_tc\[80]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:hwEnable\[85] = \OneWire:TimerDelay:TimerUDB:control_7\[58]
Removing Rhs of wire LED[86] = \OneWire:TimerDelay:TimerUDB:tc_reg_i\[84]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capt_fifo_load_int\[89] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[76]
Removing Rhs of wire \OneWire:Net_527\[93] = \OneWire:Trigger:control_out_0\[221]
Removing Rhs of wire \OneWire:Net_527\[93] = \OneWire:Trigger:control_0\[244]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_6\[98] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_5\[99] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_4\[100] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_0\[101] = \OneWire:TimerDelay:TimerUDB:status_tc\[80]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_1\[102] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[76]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:status_2\[103] = \OneWire:TimerDelay:TimerUDB:fifo_full\[104]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:status_3\[105] = \OneWire:TimerDelay:TimerUDB:fifo_nempty\[106]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_2\[109] = LED[86]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_1\[110] = \OneWire:TimerDelay:TimerUDB:trig_reg\[97]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_0\[111] = \OneWire:TimerDelay:TimerUDB:per_zero\[82]
Removing Lhs of wire \OneWire:ControlReg_SEL:clk\[192] = zero[49]
Removing Lhs of wire \OneWire:ControlReg_SEL:rst\[193] = zero[49]
Removing Lhs of wire \OneWire:Trigger:clk\[219] = \OneWire:Net_522\[52]
Removing Lhs of wire \OneWire:Trigger:rst\[220] = zero[49]
Removing Lhs of wire \OneWire:Net_987\[246] = one[53]
Removing Lhs of wire \OneWire:Net_988\[247] = one[53]
Removing Lhs of wire \OneWire:Net_989\[248] = one[53]
Removing Lhs of wire \OneWire:Net_1072\[250] = one[53]
Removing Lhs of wire \OneWire:Net_1073\[251] = one[53]
Removing Lhs of wire \OneWire:Net_1074\[252] = one[53]
Removing Lhs of wire \OneWire:Net_1075\[253] = one[53]
Removing Lhs of wire tmpOE__Pin_0_net_0[255] = one[53]
Removing Lhs of wire tmpOE__PinLED_net_0[265] = one[53]
Removing Lhs of wire Net_1070[273] = one[53]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_9\[310] = \FreqDiv_1:MODULE_1:g2:a0:s_9\[470]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_8\[311] = \FreqDiv_1:MODULE_1:g2:a0:s_8\[471]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_7\[312] = \FreqDiv_1:MODULE_1:g2:a0:s_7\[472]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_6\[313] = \FreqDiv_1:MODULE_1:g2:a0:s_6\[473]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_5\[314] = \FreqDiv_1:MODULE_1:g2:a0:s_5\[474]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_4\[315] = \FreqDiv_1:MODULE_1:g2:a0:s_4\[475]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_3\[316] = \FreqDiv_1:MODULE_1:g2:a0:s_3\[476]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_2\[317] = \FreqDiv_1:MODULE_1:g2:a0:s_2\[477]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_1\[318] = \FreqDiv_1:MODULE_1:g2:a0:s_1\[478]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_0\[319] = \FreqDiv_1:MODULE_1:g2:a0:s_0\[479]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_23\[360] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_22\[361] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_21\[362] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_20\[363] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_19\[364] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_18\[365] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_17\[366] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_16\[367] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_15\[368] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_14\[369] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_13\[370] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_12\[371] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_11\[372] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_10\[373] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_9\[374] = \FreqDiv_1:MODIN1_9\[375]
Removing Lhs of wire \FreqDiv_1:MODIN1_9\[375] = \FreqDiv_1:count_9\[300]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_8\[376] = \FreqDiv_1:MODIN1_8\[377]
Removing Lhs of wire \FreqDiv_1:MODIN1_8\[377] = \FreqDiv_1:count_8\[301]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_7\[378] = \FreqDiv_1:MODIN1_7\[379]
Removing Lhs of wire \FreqDiv_1:MODIN1_7\[379] = \FreqDiv_1:count_7\[302]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_6\[380] = \FreqDiv_1:MODIN1_6\[381]
Removing Lhs of wire \FreqDiv_1:MODIN1_6\[381] = \FreqDiv_1:count_6\[303]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_5\[382] = \FreqDiv_1:MODIN1_5\[383]
Removing Lhs of wire \FreqDiv_1:MODIN1_5\[383] = \FreqDiv_1:count_5\[304]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_4\[384] = \FreqDiv_1:MODIN1_4\[385]
Removing Lhs of wire \FreqDiv_1:MODIN1_4\[385] = \FreqDiv_1:count_4\[305]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_3\[386] = \FreqDiv_1:MODIN1_3\[387]
Removing Lhs of wire \FreqDiv_1:MODIN1_3\[387] = \FreqDiv_1:count_3\[306]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_2\[388] = \FreqDiv_1:MODIN1_2\[389]
Removing Lhs of wire \FreqDiv_1:MODIN1_2\[389] = \FreqDiv_1:count_2\[307]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_1\[390] = \FreqDiv_1:MODIN1_1\[391]
Removing Lhs of wire \FreqDiv_1:MODIN1_1\[391] = \FreqDiv_1:count_1\[308]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_0\[392] = \FreqDiv_1:MODIN1_0\[393]
Removing Lhs of wire \FreqDiv_1:MODIN1_0\[393] = \FreqDiv_1:count_0\[309]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[517] = one[53]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[518] = one[53]
Removing Lhs of wire \UART_DEB:select_s_wire\[521] = zero[49]
Removing Rhs of wire \UART_DEB:rx_wire\[522] = \UART_DEB:Net_1268\[523]
Removing Lhs of wire \UART_DEB:Net_1170\[526] = \UART_DEB:Net_847\[520]
Removing Lhs of wire \UART_DEB:sclk_s_wire\[527] = zero[49]
Removing Lhs of wire \UART_DEB:mosi_s_wire\[528] = zero[49]
Removing Lhs of wire \UART_DEB:miso_m_wire\[529] = zero[49]
Removing Lhs of wire \UART_DEB:tmpOE__tx_net_0\[531] = one[53]
Removing Lhs of wire \UART_DEB:tmpOE__rx_net_0\[540] = one[53]
Removing Lhs of wire \UART_DEB:cts_wire\[544] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capture_last\\D\[578] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:hwEnable_reg\\D\[579] = \OneWire:TimerDelay:TimerUDB:control_7\[58]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:tc_reg_i\\D\[580] = \OneWire:TimerDelay:TimerUDB:status_tc\[80]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\\D\[581] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[76]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:trig_last\\D\[584] = \OneWire:Net_527\[93]

------------------------------------------------------
Aliased 0 equations, 121 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:fifo_load_polarized\' (cost = 0):
\OneWire:TimerDelay:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:trigger_polarized\' (cost = 0):
\OneWire:TimerDelay:TimerUDB:trigger_polarized\ <= (\OneWire:TimerDelay:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_8\' (cost = 20):
\FreqDiv_1:MODULE_1:g2:a0:s_8\ <= ((not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\FreqDiv_1:count_9\ and \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:trigger_enable\' (cost = 5):
\OneWire:TimerDelay:TimerUDB:trigger_enable\ <= ((\OneWire:TimerDelay:TimerUDB:control_4\ and \OneWire:TimerDelay:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_9\' (cost = 30):
\FreqDiv_1:MODULE_1:g2:a0:s_9\ <= ((not \FreqDiv_1:count_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_9\ and \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_1\' (cost = 20):
\FreqDiv_1:MODULE_1:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:status_tc\' (cost = 5):
\OneWire:TimerDelay:TimerUDB:status_tc\ <= ((\OneWire:TimerDelay:TimerUDB:control_4\ and \OneWire:TimerDelay:TimerUDB:run_mode\ and \OneWire:TimerDelay:TimerUDB:per_zero\ and \OneWire:TimerDelay:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_2\' (cost = 30):
\FreqDiv_1:MODULE_1:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_3\' (cost = 40):
\FreqDiv_1:MODULE_1:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_4\' (cost = 50):
\FreqDiv_1:MODULE_1:g2:a0:s_4\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_5\' (cost = 60):
\FreqDiv_1:MODULE_1:g2:a0:s_5\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_6\' (cost = 70):
\FreqDiv_1:MODULE_1:g2:a0:s_6\ <= ((not \FreqDiv_1:count_5\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_7\' (cost = 80):
\FreqDiv_1:MODULE_1:g2:a0:s_7\ <= ((not \FreqDiv_1:count_6\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_7\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 37 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \OneWire:TimerDelay:TimerUDB:capt_fifo_load\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to one
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[76] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[488] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[498] = zero[49]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[588] = one[53]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 DS18x8_demo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.595ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 01 December 2020 22:01:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Desktop\Hi\Demo1\DS18x8_demo.cydsn\DS18x8_demo.cyprj -d CY8C4248LQI-BL583 DS18x8_demo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \OneWire:TimerDelay:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_ReportTimer'. Fanout=12, Signal=Net_1073_digital
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_DEB_SCBCLK'. Signal=\UART_DEB:Net_847_ff1\
    Digital Clock 1: Automatic-assigning  clock 'OneWire_clock_delay'. Fanout=3, Signal=\OneWire:Net_522_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \OneWire:TimerDelay:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
Info: plm.M0038: The pin named Pin_0(0) at location P3[4] prevents usage of special purposes: SCB[1].uart_rx. (App=cydsfit)
Info: plm.M0038: The pin named Pin_0(0) at location P3[4] prevents usage of special purposes: SCB[1].i2c_sda. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_0(0)
        Attributes:
            Alias: sen0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_0(0)__PA ,
            oe => \OneWire:tmpOE__bufoe_1_net_0\ ,
            fb => \OneWire:Net_807\ ,
            pin_input => \OneWire:Net_1111\ ,
            annotation => Net_1019 ,
            pad => Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLED(0)
        Attributes:
            Alias: LED
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PinLED(0)__PA ,
            pin_input => Net_2188 ,
            annotation => Net_2185 ,
            pad => PinLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_DEB:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_DEB:tx(0)\__PA ,
            pin_input => \UART_DEB:tx_wire\ ,
            pad => \UART_DEB:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_DEB:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_DEB:rx(0)\__PA ,
            fb => \UART_DEB:rx_wire\ ,
            pad => \UART_DEB:rx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=Net_2188, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !LED
        );
        Output = Net_2188 (fanout=1)

    MacroCell: Name=\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_7\
        );
        Output = \OneWire:TimerDelay:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=LED, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = LED (fanout=9)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:timer_enable\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:run_mode\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:per_zero\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:trig_disable\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:Net_527\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_last\ * \OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_rise_detected\ (fanout=6)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_last\ * !\OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_fall_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=Net_1071, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1071 * !\FreqDiv_1:not_last_reset\
            + !Net_1071 * \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_1071 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_1071 (fanout=2)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=11)

    MacroCell: Name=\FreqDiv_1:count_9\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_9\ (fanout=7)

    MacroCell: Name=\FreqDiv_1:count_8\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_8\ (fanout=7)

    MacroCell: Name=\FreqDiv_1:count_7\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_7\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * 
              \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\
            + !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=9)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=9)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=10)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=11)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            cs_addr_2 => LED ,
            cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
            cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            chain_out => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            cs_addr_2 => LED ,
            cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
            cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            z0_comb => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OneWire:TimerDelay:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OneWire:TimerDelay:TimerUDB:status_2\ ,
            chain_in => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\OneWire:StatusReg_BUS:sts:sts_reg\
        PORT MAP (
            status_7 => __ONE__ ,
            status_6 => __ONE__ ,
            status_5 => __ONE__ ,
            status_4 => __ONE__ ,
            status_3 => __ONE__ ,
            status_2 => __ONE__ ,
            status_1 => __ONE__ ,
            status_0 => \OneWire:Net_807\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => LED ,
            clock => \OneWire:Net_522_digital\ ,
            status_3 => \OneWire:TimerDelay:TimerUDB:status_3\ ,
            status_2 => \OneWire:TimerDelay:TimerUDB:status_2\ ,
            status_0 => \OneWire:TimerDelay:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OneWire:ControlReg_DRV:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OneWire:ControlReg_DRV:control_7\ ,
            control_6 => \OneWire:ControlReg_DRV:control_6\ ,
            control_5 => \OneWire:ControlReg_DRV:control_5\ ,
            control_4 => \OneWire:ControlReg_DRV:control_4\ ,
            control_3 => \OneWire:ControlReg_DRV:control_3\ ,
            control_2 => \OneWire:ControlReg_DRV:control_2\ ,
            control_1 => \OneWire:ControlReg_DRV:control_1\ ,
            control_0 => \OneWire:Net_1111\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            control_7 => \OneWire:TimerDelay:TimerUDB:control_7\ ,
            control_6 => \OneWire:TimerDelay:TimerUDB:control_6\ ,
            control_5 => \OneWire:TimerDelay:TimerUDB:control_5\ ,
            control_4 => \OneWire:TimerDelay:TimerUDB:control_4\ ,
            control_3 => \OneWire:TimerDelay:TimerUDB:control_3\ ,
            control_2 => \OneWire:TimerDelay:TimerUDB:control_2\ ,
            control_1 => \OneWire:TimerDelay:TimerUDB:control_1\ ,
            control_0 => \OneWire:TimerDelay:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OneWire:ControlReg_SEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OneWire:ControlReg_SEL:control_7\ ,
            control_6 => \OneWire:ControlReg_SEL:control_6\ ,
            control_5 => \OneWire:ControlReg_SEL:control_5\ ,
            control_4 => \OneWire:ControlReg_SEL:control_4\ ,
            control_3 => \OneWire:ControlReg_SEL:control_3\ ,
            control_2 => \OneWire:ControlReg_SEL:control_2\ ,
            control_1 => \OneWire:ControlReg_SEL:control_1\ ,
            control_0 => \OneWire:tmpOE__bufoe_1_net_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00001111"
        }
        Clock Enable: True

    controlcell: Name =\OneWire:Trigger:Sync:ctrl_reg\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            control_7 => \OneWire:Trigger:control_7\ ,
            control_6 => \OneWire:Trigger:control_6\ ,
            control_5 => \OneWire:Trigger:control_5\ ,
            control_4 => \OneWire:Trigger:control_4\ ,
            control_3 => \OneWire:Trigger:control_3\ ,
            control_2 => \OneWire:Trigger:control_2\ ,
            control_1 => \OneWire:Trigger:control_1\ ,
            control_0 => \OneWire:Net_527\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\OneWire:isr_DataReady\
        PORT MAP (
            interrupt => LED );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_1071 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :    8 :   30 :   38 : 21.05 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :    8 :   32 : 75.00 %
  Unique P-terms              :   33 :   31 :   64 : 51.56 %
  Total P-terms               :   38 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    4 :    0 :    4 : 100.00 %
    Control Registers         :    4 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.161ms
Tech Mapping phase: Elapsed time ==> 0s.196ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Pin_0(0)                            : [IOP=(3)][IoId=(4)]                
PinLED(0)                           : [IOP=(0)][IoId=(3)]                
\UART_DEB:tx(0)\                    : [IOP=(1)][IoId=(5)]                
\UART_DEB:rx(0)\                    : [IOP=(1)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART_DEB:SCB\                      : SCB_[FFB(SCB,0)]                   
\BLE:cy_m0s8_ble\                   : BLE_[FFB(BLE,0)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1894204s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.399ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0011052 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.13
                   Pterms :            4.38
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.25 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_8\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_8\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_9\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_9\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * 
              \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\
            + !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\OneWire:ControlReg_SEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OneWire:ControlReg_SEL:control_7\ ,
        control_6 => \OneWire:ControlReg_SEL:control_6\ ,
        control_5 => \OneWire:ControlReg_SEL:control_5\ ,
        control_4 => \OneWire:ControlReg_SEL:control_4\ ,
        control_3 => \OneWire:ControlReg_SEL:control_3\ ,
        control_2 => \OneWire:ControlReg_SEL:control_2\ ,
        control_1 => \OneWire:ControlReg_SEL:control_1\ ,
        control_0 => \OneWire:tmpOE__bufoe_1_net_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00001111"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2188, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !LED
        );
        Output = Net_2188 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:Net_527\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        cs_addr_2 => LED ,
        cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
        cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        chain_out => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\

statuscell: Name =\OneWire:StatusReg_BUS:sts:sts_reg\
    PORT MAP (
        status_7 => __ONE__ ,
        status_6 => __ONE__ ,
        status_5 => __ONE__ ,
        status_4 => __ONE__ ,
        status_3 => __ONE__ ,
        status_2 => __ONE__ ,
        status_1 => __ONE__ ,
        status_0 => \OneWire:Net_807\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\OneWire:Trigger:Sync:ctrl_reg\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        control_7 => \OneWire:Trigger:control_7\ ,
        control_6 => \OneWire:Trigger:control_6\ ,
        control_5 => \OneWire:Trigger:control_5\ ,
        control_4 => \OneWire:Trigger:control_4\ ,
        control_3 => \OneWire:Trigger:control_3\ ,
        control_2 => \OneWire:Trigger:control_2\ ,
        control_1 => \OneWire:Trigger:control_1\ ,
        control_0 => \OneWire:Net_527\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1071, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1071 * !\FreqDiv_1:not_last_reset\
            + !Net_1071 * \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_1071 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_1071 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_7\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_7\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\OneWire:ControlReg_DRV:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OneWire:ControlReg_DRV:control_7\ ,
        control_6 => \OneWire:ControlReg_DRV:control_6\ ,
        control_5 => \OneWire:ControlReg_DRV:control_5\ ,
        control_4 => \OneWire:ControlReg_DRV:control_4\ ,
        control_3 => \OneWire:ControlReg_DRV:control_3\ ,
        control_2 => \OneWire:ControlReg_DRV:control_2\ ,
        control_1 => \OneWire:ControlReg_DRV:control_1\ ,
        control_0 => \OneWire:Net_1111\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:timer_enable\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:run_mode\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:per_zero\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:trig_disable\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_last\ * \OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_rise_detected\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=LED, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = LED (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_7\
        );
        Output = \OneWire:TimerDelay:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_last\ * !\OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_fall_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        cs_addr_2 => LED ,
        cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
        cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        z0_comb => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OneWire:TimerDelay:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OneWire:TimerDelay:TimerUDB:status_2\ ,
        chain_in => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => LED ,
        clock => \OneWire:Net_522_digital\ ,
        status_3 => \OneWire:TimerDelay:TimerUDB:status_3\ ,
        status_2 => \OneWire:TimerDelay:TimerUDB:status_2\ ,
        status_0 => \OneWire:TimerDelay:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        control_7 => \OneWire:TimerDelay:TimerUDB:control_7\ ,
        control_6 => \OneWire:TimerDelay:TimerUDB:control_6\ ,
        control_5 => \OneWire:TimerDelay:TimerUDB:control_5\ ,
        control_4 => \OneWire:TimerDelay:TimerUDB:control_4\ ,
        control_3 => \OneWire:TimerDelay:TimerUDB:control_3\ ,
        control_2 => \OneWire:TimerDelay:TimerUDB:control_2\ ,
        control_1 => \OneWire:TimerDelay:TimerUDB:control_1\ ,
        control_0 => \OneWire:TimerDelay:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\OneWire:isr_DataReady\
        PORT MAP (
            interrupt => LED );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_1071 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = PinLED(0)
    Attributes:
        Alias: LED
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PinLED(0)__PA ,
        pin_input => Net_2188 ,
        annotation => Net_2185 ,
        pad => PinLED(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = \UART_DEB:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_DEB:rx(0)\__PA ,
        fb => \UART_DEB:rx_wire\ ,
        pad => \UART_DEB:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_DEB:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_DEB:tx(0)\__PA ,
        pin_input => \UART_DEB:tx_wire\ ,
        pad => \UART_DEB:tx(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_0(0)
    Attributes:
        Alias: sen0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_0(0)__PA ,
        oe => \OneWire:tmpOE__bufoe_1_net_0\ ,
        fb => \OneWire:Net_807\ ,
        pin_input => \OneWire:Net_1111\ ,
        annotation => Net_1019 ,
        pad => Pin_0(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_1 => \UART_DEB:Net_847_ff1\ ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART_DEB:SCB\
        PORT MAP (
            clock => \UART_DEB:Net_847_ff1\ ,
            interrupt => Net_2223 ,
            uart_rx => \UART_DEB:rx_wire\ ,
            uart_tx => \UART_DEB:tx_wire\ ,
            uart_rts => \UART_DEB:rts_wire\ ,
            mosi_m => \UART_DEB:mosi_m_wire\ ,
            select_m_3 => \UART_DEB:select_m_wire_3\ ,
            select_m_2 => \UART_DEB:select_m_wire_2\ ,
            select_m_1 => \UART_DEB:select_m_wire_1\ ,
            select_m_0 => \UART_DEB:select_m_wire_0\ ,
            sclk_m => \UART_DEB:sclk_m_wire\ ,
            miso_s => \UART_DEB:miso_s_wire\ ,
            tr_tx_req => Net_2226 ,
            tr_rx_req => Net_2225 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_1073_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => \OneWire:Net_522_digital\ ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_2258 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------------------------------------------
   0 |   3 |     * |      NONE |         CMOS_OUT |        PinLED(0) | In(Net_2188)
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------------------------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART_DEB:rx(0)\ | FB(\UART_DEB:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART_DEB:tx(0)\ | In(\UART_DEB:tx_wire\)
-----+-----+-------+-----------+------------------+------------------+----------------------------------------------------------------------------------
   3 |   4 |     * |      NONE |      RES_PULL_UP |         Pin_0(0) | FB(\OneWire:Net_807\), In(\OneWire:Net_1111\), OE(\OneWire:tmpOE__bufoe_1_net_0\)
--------------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.054ms
Digital Placement phase: Elapsed time ==> 1s.698ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\User\Documents\PSoC Creator\4.2\Devices\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "DS18x8_demo_r.vh2" --pcf-path "DS18x8_demo.pco" --des-name "DS18x8_demo" --dsf-path "DS18x8_demo.dsf" --sdc-path "DS18x8_demo.sdc" --lib-path "DS18x8_demo_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.474ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DS18x8_demo_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.657ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.080ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.082ms
API generation phase: Elapsed time ==> 3s.251ms
Dependency generation phase: Elapsed time ==> 0s.273ms
Cleanup phase: Elapsed time ==> 0s.001ms
