
NUCLEO-G474RE-AEI_Base_TP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e238  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e8  0800e418  0800e418  0001e418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ed00  0800ed00  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ed00  0800ed00  0001ed00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ed08  0800ed08  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ed08  0800ed08  0001ed08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ed0c  0800ed0c  0001ed0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800ed10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  200001e8  0800eef8  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005fc  0800eef8  000205fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d3a0  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038eb  00000000  00000000  0003d5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  00040ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001520  00000000  00000000  00042550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ab50  00000000  00000000  00043a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ba80  00000000  00000000  0006e5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114133  00000000  00000000  0008a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019e173  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075e8  00000000  00000000  0019e1c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e400 	.word	0x0800e400

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	0800e400 	.word	0x0800e400

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9aa 	b.w	8001064 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	468e      	mov	lr, r1
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d14d      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da2:	428a      	cmp	r2, r1
 8000da4:	4694      	mov	ip, r2
 8000da6:	d969      	bls.n	8000e7c <__udivmoddi4+0xe8>
 8000da8:	fab2 f282 	clz	r2, r2
 8000dac:	b152      	cbz	r2, 8000dc4 <__udivmoddi4+0x30>
 8000dae:	fa01 f302 	lsl.w	r3, r1, r2
 8000db2:	f1c2 0120 	rsb	r1, r2, #32
 8000db6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dba:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbe:	ea41 0e03 	orr.w	lr, r1, r3
 8000dc2:	4094      	lsls	r4, r2
 8000dc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc8:	0c21      	lsrs	r1, r4, #16
 8000dca:	fbbe f6f8 	udiv	r6, lr, r8
 8000dce:	fa1f f78c 	uxth.w	r7, ip
 8000dd2:	fb08 e316 	mls	r3, r8, r6, lr
 8000dd6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dda:	fb06 f107 	mul.w	r1, r6, r7
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dea:	f080 811f 	bcs.w	800102c <__udivmoddi4+0x298>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 811c 	bls.w	800102c <__udivmoddi4+0x298>
 8000df4:	3e02      	subs	r6, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3310 	mls	r3, r8, r0, r3
 8000e04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e08:	fb00 f707 	mul.w	r7, r0, r7
 8000e0c:	42a7      	cmp	r7, r4
 8000e0e:	d90a      	bls.n	8000e26 <__udivmoddi4+0x92>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e18:	f080 810a 	bcs.w	8001030 <__udivmoddi4+0x29c>
 8000e1c:	42a7      	cmp	r7, r4
 8000e1e:	f240 8107 	bls.w	8001030 <__udivmoddi4+0x29c>
 8000e22:	4464      	add	r4, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e2a:	1be4      	subs	r4, r4, r7
 8000e2c:	2600      	movs	r6, #0
 8000e2e:	b11d      	cbz	r5, 8000e38 <__udivmoddi4+0xa4>
 8000e30:	40d4      	lsrs	r4, r2
 8000e32:	2300      	movs	r3, #0
 8000e34:	e9c5 4300 	strd	r4, r3, [r5]
 8000e38:	4631      	mov	r1, r6
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d909      	bls.n	8000e56 <__udivmoddi4+0xc2>
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	f000 80ef 	beq.w	8001026 <__udivmoddi4+0x292>
 8000e48:	2600      	movs	r6, #0
 8000e4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4e:	4630      	mov	r0, r6
 8000e50:	4631      	mov	r1, r6
 8000e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e56:	fab3 f683 	clz	r6, r3
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	d14a      	bne.n	8000ef4 <__udivmoddi4+0x160>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d302      	bcc.n	8000e68 <__udivmoddi4+0xd4>
 8000e62:	4282      	cmp	r2, r0
 8000e64:	f200 80f9 	bhi.w	800105a <__udivmoddi4+0x2c6>
 8000e68:	1a84      	subs	r4, r0, r2
 8000e6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e6e:	2001      	movs	r0, #1
 8000e70:	469e      	mov	lr, r3
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	d0e0      	beq.n	8000e38 <__udivmoddi4+0xa4>
 8000e76:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e7a:	e7dd      	b.n	8000e38 <__udivmoddi4+0xa4>
 8000e7c:	b902      	cbnz	r2, 8000e80 <__udivmoddi4+0xec>
 8000e7e:	deff      	udf	#255	; 0xff
 8000e80:	fab2 f282 	clz	r2, r2
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	f040 8092 	bne.w	8000fae <__udivmoddi4+0x21a>
 8000e8a:	eba1 010c 	sub.w	r1, r1, ip
 8000e8e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e92:	fa1f fe8c 	uxth.w	lr, ip
 8000e96:	2601      	movs	r6, #1
 8000e98:	0c20      	lsrs	r0, r4, #16
 8000e9a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e9e:	fb07 1113 	mls	r1, r7, r3, r1
 8000ea2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ea6:	fb0e f003 	mul.w	r0, lr, r3
 8000eaa:	4288      	cmp	r0, r1
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x12c>
 8000eae:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x12a>
 8000eb8:	4288      	cmp	r0, r1
 8000eba:	f200 80cb 	bhi.w	8001054 <__udivmoddi4+0x2c0>
 8000ebe:	4643      	mov	r3, r8
 8000ec0:	1a09      	subs	r1, r1, r0
 8000ec2:	b2a4      	uxth	r4, r4
 8000ec4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ec8:	fb07 1110 	mls	r1, r7, r0, r1
 8000ecc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ed0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ed4:	45a6      	cmp	lr, r4
 8000ed6:	d908      	bls.n	8000eea <__udivmoddi4+0x156>
 8000ed8:	eb1c 0404 	adds.w	r4, ip, r4
 8000edc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee0:	d202      	bcs.n	8000ee8 <__udivmoddi4+0x154>
 8000ee2:	45a6      	cmp	lr, r4
 8000ee4:	f200 80bb 	bhi.w	800105e <__udivmoddi4+0x2ca>
 8000ee8:	4608      	mov	r0, r1
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ef2:	e79c      	b.n	8000e2e <__udivmoddi4+0x9a>
 8000ef4:	f1c6 0720 	rsb	r7, r6, #32
 8000ef8:	40b3      	lsls	r3, r6
 8000efa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000efe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f02:	fa20 f407 	lsr.w	r4, r0, r7
 8000f06:	fa01 f306 	lsl.w	r3, r1, r6
 8000f0a:	431c      	orrs	r4, r3
 8000f0c:	40f9      	lsrs	r1, r7
 8000f0e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f12:	fa00 f306 	lsl.w	r3, r0, r6
 8000f16:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f1a:	0c20      	lsrs	r0, r4, #16
 8000f1c:	fa1f fe8c 	uxth.w	lr, ip
 8000f20:	fb09 1118 	mls	r1, r9, r8, r1
 8000f24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f28:	fb08 f00e 	mul.w	r0, r8, lr
 8000f2c:	4288      	cmp	r0, r1
 8000f2e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f32:	d90b      	bls.n	8000f4c <__udivmoddi4+0x1b8>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f3c:	f080 8088 	bcs.w	8001050 <__udivmoddi4+0x2bc>
 8000f40:	4288      	cmp	r0, r1
 8000f42:	f240 8085 	bls.w	8001050 <__udivmoddi4+0x2bc>
 8000f46:	f1a8 0802 	sub.w	r8, r8, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	1a09      	subs	r1, r1, r0
 8000f4e:	b2a4      	uxth	r4, r4
 8000f50:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f54:	fb09 1110 	mls	r1, r9, r0, r1
 8000f58:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f60:	458e      	cmp	lr, r1
 8000f62:	d908      	bls.n	8000f76 <__udivmoddi4+0x1e2>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f6c:	d26c      	bcs.n	8001048 <__udivmoddi4+0x2b4>
 8000f6e:	458e      	cmp	lr, r1
 8000f70:	d96a      	bls.n	8001048 <__udivmoddi4+0x2b4>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4461      	add	r1, ip
 8000f76:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f7a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f7e:	eba1 010e 	sub.w	r1, r1, lr
 8000f82:	42a1      	cmp	r1, r4
 8000f84:	46c8      	mov	r8, r9
 8000f86:	46a6      	mov	lr, r4
 8000f88:	d356      	bcc.n	8001038 <__udivmoddi4+0x2a4>
 8000f8a:	d053      	beq.n	8001034 <__udivmoddi4+0x2a0>
 8000f8c:	b15d      	cbz	r5, 8000fa6 <__udivmoddi4+0x212>
 8000f8e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f92:	eb61 010e 	sbc.w	r1, r1, lr
 8000f96:	fa01 f707 	lsl.w	r7, r1, r7
 8000f9a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f9e:	40f1      	lsrs	r1, r6
 8000fa0:	431f      	orrs	r7, r3
 8000fa2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fa6:	2600      	movs	r6, #0
 8000fa8:	4631      	mov	r1, r6
 8000faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fae:	f1c2 0320 	rsb	r3, r2, #32
 8000fb2:	40d8      	lsrs	r0, r3
 8000fb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fb8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fbc:	4091      	lsls	r1, r2
 8000fbe:	4301      	orrs	r1, r0
 8000fc0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fc4:	fa1f fe8c 	uxth.w	lr, ip
 8000fc8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fcc:	fb07 3610 	mls	r6, r7, r0, r3
 8000fd0:	0c0b      	lsrs	r3, r1, #16
 8000fd2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fd6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fda:	429e      	cmp	r6, r3
 8000fdc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fe0:	d908      	bls.n	8000ff4 <__udivmoddi4+0x260>
 8000fe2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fe6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fea:	d22f      	bcs.n	800104c <__udivmoddi4+0x2b8>
 8000fec:	429e      	cmp	r6, r3
 8000fee:	d92d      	bls.n	800104c <__udivmoddi4+0x2b8>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	4463      	add	r3, ip
 8000ff4:	1b9b      	subs	r3, r3, r6
 8000ff6:	b289      	uxth	r1, r1
 8000ff8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ffc:	fb07 3316 	mls	r3, r7, r6, r3
 8001000:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001004:	fb06 f30e 	mul.w	r3, r6, lr
 8001008:	428b      	cmp	r3, r1
 800100a:	d908      	bls.n	800101e <__udivmoddi4+0x28a>
 800100c:	eb1c 0101 	adds.w	r1, ip, r1
 8001010:	f106 38ff 	add.w	r8, r6, #4294967295
 8001014:	d216      	bcs.n	8001044 <__udivmoddi4+0x2b0>
 8001016:	428b      	cmp	r3, r1
 8001018:	d914      	bls.n	8001044 <__udivmoddi4+0x2b0>
 800101a:	3e02      	subs	r6, #2
 800101c:	4461      	add	r1, ip
 800101e:	1ac9      	subs	r1, r1, r3
 8001020:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001024:	e738      	b.n	8000e98 <__udivmoddi4+0x104>
 8001026:	462e      	mov	r6, r5
 8001028:	4628      	mov	r0, r5
 800102a:	e705      	b.n	8000e38 <__udivmoddi4+0xa4>
 800102c:	4606      	mov	r6, r0
 800102e:	e6e3      	b.n	8000df8 <__udivmoddi4+0x64>
 8001030:	4618      	mov	r0, r3
 8001032:	e6f8      	b.n	8000e26 <__udivmoddi4+0x92>
 8001034:	454b      	cmp	r3, r9
 8001036:	d2a9      	bcs.n	8000f8c <__udivmoddi4+0x1f8>
 8001038:	ebb9 0802 	subs.w	r8, r9, r2
 800103c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001040:	3801      	subs	r0, #1
 8001042:	e7a3      	b.n	8000f8c <__udivmoddi4+0x1f8>
 8001044:	4646      	mov	r6, r8
 8001046:	e7ea      	b.n	800101e <__udivmoddi4+0x28a>
 8001048:	4620      	mov	r0, r4
 800104a:	e794      	b.n	8000f76 <__udivmoddi4+0x1e2>
 800104c:	4640      	mov	r0, r8
 800104e:	e7d1      	b.n	8000ff4 <__udivmoddi4+0x260>
 8001050:	46d0      	mov	r8, sl
 8001052:	e77b      	b.n	8000f4c <__udivmoddi4+0x1b8>
 8001054:	3b02      	subs	r3, #2
 8001056:	4461      	add	r1, ip
 8001058:	e732      	b.n	8000ec0 <__udivmoddi4+0x12c>
 800105a:	4630      	mov	r0, r6
 800105c:	e709      	b.n	8000e72 <__udivmoddi4+0xde>
 800105e:	4464      	add	r4, ip
 8001060:	3802      	subs	r0, #2
 8001062:	e742      	b.n	8000eea <__udivmoddi4+0x156>

08001064 <__aeabi_idiv0>:
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08c      	sub	sp, #48	; 0x30
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800106e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800107a:	1d3b      	adds	r3, r7, #4
 800107c:	2220      	movs	r2, #32
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f008 febb 	bl	8009dfc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001086:	4b33      	ldr	r3, [pc, #204]	; (8001154 <MX_ADC1_Init+0xec>)
 8001088:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800108c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800108e:	4b31      	ldr	r3, [pc, #196]	; (8001154 <MX_ADC1_Init+0xec>)
 8001090:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001094:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001096:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <MX_ADC1_Init+0xec>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800109c:	4b2d      	ldr	r3, [pc, #180]	; (8001154 <MX_ADC1_Init+0xec>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80010a2:	4b2c      	ldr	r3, [pc, #176]	; (8001154 <MX_ADC1_Init+0xec>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010a8:	4b2a      	ldr	r3, [pc, #168]	; (8001154 <MX_ADC1_Init+0xec>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <MX_ADC1_Init+0xec>)
 80010b0:	2204      	movs	r2, #4
 80010b2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010b4:	4b27      	ldr	r3, [pc, #156]	; (8001154 <MX_ADC1_Init+0xec>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010ba:	4b26      	ldr	r3, [pc, #152]	; (8001154 <MX_ADC1_Init+0xec>)
 80010bc:	2201      	movs	r2, #1
 80010be:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80010c0:	4b24      	ldr	r3, [pc, #144]	; (8001154 <MX_ADC1_Init+0xec>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010c6:	4b23      	ldr	r3, [pc, #140]	; (8001154 <MX_ADC1_Init+0xec>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80010ce:	4b21      	ldr	r3, [pc, #132]	; (8001154 <MX_ADC1_Init+0xec>)
 80010d0:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 80010d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010d6:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <MX_ADC1_Init+0xec>)
 80010d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010dc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010de:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <MX_ADC1_Init+0xec>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010e6:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <MX_ADC1_Init+0xec>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010ec:	4b19      	ldr	r3, [pc, #100]	; (8001154 <MX_ADC1_Init+0xec>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010f4:	4817      	ldr	r0, [pc, #92]	; (8001154 <MX_ADC1_Init+0xec>)
 80010f6:	f001 fed3 	bl	8002ea0 <HAL_ADC_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001100:	f000 fae6 	bl	80016d0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110c:	4619      	mov	r1, r3
 800110e:	4811      	ldr	r0, [pc, #68]	; (8001154 <MX_ADC1_Init+0xec>)
 8001110:	f002 ffba 	bl	8004088 <HAL_ADCEx_MultiModeConfigChannel>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800111a:	f000 fad9 	bl	80016d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800111e:	4b0e      	ldr	r3, [pc, #56]	; (8001158 <MX_ADC1_Init+0xf0>)
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001122:	2306      	movs	r3, #6
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800112a:	237f      	movs	r3, #127	; 0x7f
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112e:	2304      	movs	r3, #4
 8001130:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4619      	mov	r1, r3
 800113a:	4806      	ldr	r0, [pc, #24]	; (8001154 <MX_ADC1_Init+0xec>)
 800113c:	f002 f95a 	bl	80033f4 <HAL_ADC_ConfigChannel>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001146:	f000 fac3 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	3730      	adds	r7, #48	; 0x30
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000238 	.word	0x20000238
 8001158:	04300002 	.word	0x04300002

0800115c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b09e      	sub	sp, #120	; 0x78
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	2254      	movs	r2, #84	; 0x54
 800117a:	2100      	movs	r1, #0
 800117c:	4618      	mov	r0, r3
 800117e:	f008 fe3d 	bl	8009dfc <memset>
  if(adcHandle->Instance==ADC1)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800118a:	d15f      	bne.n	800124c <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800118c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001190:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001192:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001196:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001198:	f107 0310 	add.w	r3, r7, #16
 800119c:	4618      	mov	r0, r3
 800119e:	f004 fc73 	bl	8005a88 <HAL_RCCEx_PeriphCLKConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80011a8:	f000 fa92 	bl	80016d0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011ac:	4b29      	ldr	r3, [pc, #164]	; (8001254 <HAL_ADC_MspInit+0xf8>)
 80011ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b0:	4a28      	ldr	r2, [pc, #160]	; (8001254 <HAL_ADC_MspInit+0xf8>)
 80011b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b8:	4b26      	ldr	r3, [pc, #152]	; (8001254 <HAL_ADC_MspInit+0xf8>)
 80011ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	4b23      	ldr	r3, [pc, #140]	; (8001254 <HAL_ADC_MspInit+0xf8>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c8:	4a22      	ldr	r2, [pc, #136]	; (8001254 <HAL_ADC_MspInit+0xf8>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <HAL_ADC_MspInit+0xf8>)
 80011d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011dc:	2301      	movs	r3, #1
 80011de:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e0:	2303      	movs	r3, #3
 80011e2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80011ec:	4619      	mov	r1, r3
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f2:	f003 fc63 	bl	8004abc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 80011f8:	4a18      	ldr	r2, [pc, #96]	; (800125c <HAL_ADC_MspInit+0x100>)
 80011fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011fc:	4b16      	ldr	r3, [pc, #88]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 80011fe:	2205      	movs	r2, #5
 8001200:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001202:	4b15      	ldr	r3, [pc, #84]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001208:	4b13      	ldr	r3, [pc, #76]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800120e:	4b12      	ldr	r3, [pc, #72]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 8001210:	2280      	movs	r2, #128	; 0x80
 8001212:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001214:	4b10      	ldr	r3, [pc, #64]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 8001216:	f44f 7200 	mov.w	r2, #512	; 0x200
 800121a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800121c:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 800121e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001222:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001224:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 8001226:	2220      	movs	r2, #32
 8001228:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 800122c:	2200      	movs	r2, #0
 800122e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001230:	4809      	ldr	r0, [pc, #36]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 8001232:	f003 f911 	bl	8004458 <HAL_DMA_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800123c:	f000 fa48 	bl	80016d0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a05      	ldr	r2, [pc, #20]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 8001244:	655a      	str	r2, [r3, #84]	; 0x54
 8001246:	4a04      	ldr	r2, [pc, #16]	; (8001258 <HAL_ADC_MspInit+0xfc>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800124c:	bf00      	nop
 800124e:	3778      	adds	r7, #120	; 0x78
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40021000 	.word	0x40021000
 8001258:	200002a4 	.word	0x200002a4
 800125c:	40020008 	.word	0x40020008

08001260 <HAL_ADC_ConvCpltCallback>:
 * Change the value of the dmaFlag to high level when the ADC buffer is full
 * @ param ADC_HandleTypeDef *hadc
 * @retval None
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  if (hadc == &hadc1)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4a06      	ldr	r2, [pc, #24]	; (8001284 <HAL_ADC_ConvCpltCallback+0x24>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d102      	bne.n	8001276 <HAL_ADC_ConvCpltCallback+0x16>
  {
	  adcDMAflag=1;
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <HAL_ADC_ConvCpltCallback+0x28>)
 8001272:	2201      	movs	r2, #1
 8001274:	601a      	str	r2, [r3, #0]
  }

}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	20000238 	.word	0x20000238
 8001288:	2000022c 	.word	0x2000022c
 800128c:	00000000 	.word	0x00000000

08001290 <meanADCValue>:
 * @brief Make the mean of the current value stocked in the buffer and stock it in the hallCurrentValue variable
 * @note use the command "measure current" on the commandshell to display the current value
 * @retval None
 */
void meanADCValue (void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
	int i;
	int sum=0;
 8001296:	2300      	movs	r3, #0
 8001298:	603b      	str	r3, [r7, #0]
	if (adcDMAflag==1)
 800129a:	4b3d      	ldr	r3, [pc, #244]	; (8001390 <meanADCValue+0x100>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d167      	bne.n	8001372 <meanADCValue+0xe2>
	{
		for (i=0; i<ADC_HALL_BUFFER; i=i+1)
 80012a2:	2300      	movs	r3, #0
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	e009      	b.n	80012bc <meanADCValue+0x2c>
		{
			sum=sum+ adcBuffer[i];
 80012a8:	4a3a      	ldr	r2, [pc, #232]	; (8001394 <meanADCValue+0x104>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	4413      	add	r3, r2
 80012b4:	603b      	str	r3, [r7, #0]
		for (i=0; i<ADC_HALL_BUFFER; i=i+1)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	3301      	adds	r3, #1
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b09      	cmp	r3, #9
 80012c0:	ddf2      	ble.n	80012a8 <meanADCValue+0x18>
		}

		hallVoltageValue= ((sum/ADC_HALL_BUFFER)*3.3/4096.0)+OFFSET_DEFAULT_ADC;
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	4a34      	ldr	r2, [pc, #208]	; (8001398 <meanADCValue+0x108>)
 80012c6:	fb82 1203 	smull	r1, r2, r2, r3
 80012ca:	1092      	asrs	r2, r2, #2
 80012cc:	17db      	asrs	r3, r3, #31
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f95f 	bl	8000594 <__aeabi_i2d>
 80012d6:	a32a      	add	r3, pc, #168	; (adr r3, 8001380 <meanADCValue+0xf0>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff f9c4 	bl	8000668 <__aeabi_dmul>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	f04f 0200 	mov.w	r2, #0
 80012ec:	4b2b      	ldr	r3, [pc, #172]	; (800139c <meanADCValue+0x10c>)
 80012ee:	f7ff fae5 	bl	80008bc <__aeabi_ddiv>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	4610      	mov	r0, r2
 80012f8:	4619      	mov	r1, r3
 80012fa:	a323      	add	r3, pc, #140	; (adr r3, 8001388 <meanADCValue+0xf8>)
 80012fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001300:	f7fe fffa 	bl	80002f8 <__aeabi_dsub>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f7ff fca4 	bl	8000c58 <__aeabi_d2f>
 8001310:	4603      	mov	r3, r0
 8001312:	4a23      	ldr	r2, [pc, #140]	; (80013a0 <meanADCValue+0x110>)
 8001314:	6013      	str	r3, [r2, #0]
		hallCurrentValue= (hallVoltageValue-VOLTAGE_HALL_OC)*HALL_GAIN;
 8001316:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <meanADCValue+0x110>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff f94c 	bl	80005b8 <__aeabi_f2d>
 8001320:	f04f 0200 	mov.w	r2, #0
 8001324:	4b1f      	ldr	r3, [pc, #124]	; (80013a4 <meanADCValue+0x114>)
 8001326:	f7fe ffe7 	bl	80002f8 <__aeabi_dsub>
 800132a:	4602      	mov	r2, r0
 800132c:	460b      	mov	r3, r1
 800132e:	4610      	mov	r0, r2
 8001330:	4619      	mov	r1, r3
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	4b1c      	ldr	r3, [pc, #112]	; (80013a8 <meanADCValue+0x118>)
 8001338:	f7ff f996 	bl	8000668 <__aeabi_dmul>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	4b18      	ldr	r3, [pc, #96]	; (80013ac <meanADCValue+0x11c>)
 800134a:	f7ff f98d 	bl	8000668 <__aeabi_dmul>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4610      	mov	r0, r2
 8001354:	4619      	mov	r1, r3
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <meanADCValue+0x120>)
 800135c:	f7ff faae 	bl	80008bc <__aeabi_ddiv>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4610      	mov	r0, r2
 8001366:	4619      	mov	r1, r3
 8001368:	f7ff fc76 	bl	8000c58 <__aeabi_d2f>
 800136c:	4603      	mov	r3, r0
 800136e:	4a11      	ldr	r2, [pc, #68]	; (80013b4 <meanADCValue+0x124>)
 8001370:	6013      	str	r3, [r2, #0]

	}
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	f3af 8000 	nop.w
 8001380:	66666666 	.word	0x66666666
 8001384:	400a6666 	.word	0x400a6666
 8001388:	99999999 	.word	0x99999999
 800138c:	3f999999 	.word	0x3f999999
 8001390:	2000022c 	.word	0x2000022c
 8001394:	20000204 	.word	0x20000204
 8001398:	66666667 	.word	0x66666667
 800139c:	40b00000 	.word	0x40b00000
 80013a0:	20000230 	.word	0x20000230
 80013a4:	40040000 	.word	0x40040000
 80013a8:	40280000 	.word	0x40280000
 80013ac:	40080000 	.word	0x40080000
 80013b0:	400c0000 	.word	0x400c0000
 80013b4:	20000234 	.word	0x20000234

080013b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013be:	4b12      	ldr	r3, [pc, #72]	; (8001408 <MX_DMA_Init+0x50>)
 80013c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013c2:	4a11      	ldr	r2, [pc, #68]	; (8001408 <MX_DMA_Init+0x50>)
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	6493      	str	r3, [r2, #72]	; 0x48
 80013ca:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <MX_DMA_Init+0x50>)
 80013cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013d6:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <MX_DMA_Init+0x50>)
 80013d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013da:	4a0b      	ldr	r2, [pc, #44]	; (8001408 <MX_DMA_Init+0x50>)
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	6493      	str	r3, [r2, #72]	; 0x48
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <MX_DMA_Init+0x50>)
 80013e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013e6:	f003 0301 	and.w	r3, r3, #1
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2100      	movs	r1, #0
 80013f2:	200b      	movs	r0, #11
 80013f4:	f003 f808 	bl	8004408 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013f8:	200b      	movs	r0, #11
 80013fa:	f003 f81f 	bl	800443c <HAL_NVIC_EnableIRQ>

}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40021000 	.word	0x40021000

0800140c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
 8001420:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	4b33      	ldr	r3, [pc, #204]	; (80014f0 <MX_GPIO_Init+0xe4>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001426:	4a32      	ldr	r2, [pc, #200]	; (80014f0 <MX_GPIO_Init+0xe4>)
 8001428:	f043 0304 	orr.w	r3, r3, #4
 800142c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800142e:	4b30      	ldr	r3, [pc, #192]	; (80014f0 <MX_GPIO_Init+0xe4>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001432:	f003 0304 	and.w	r3, r3, #4
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800143a:	4b2d      	ldr	r3, [pc, #180]	; (80014f0 <MX_GPIO_Init+0xe4>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143e:	4a2c      	ldr	r2, [pc, #176]	; (80014f0 <MX_GPIO_Init+0xe4>)
 8001440:	f043 0320 	orr.w	r3, r3, #32
 8001444:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001446:	4b2a      	ldr	r3, [pc, #168]	; (80014f0 <MX_GPIO_Init+0xe4>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144a:	f003 0320 	and.w	r3, r3, #32
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001452:	4b27      	ldr	r3, [pc, #156]	; (80014f0 <MX_GPIO_Init+0xe4>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001456:	4a26      	ldr	r2, [pc, #152]	; (80014f0 <MX_GPIO_Init+0xe4>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800145e:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <MX_GPIO_Init+0xe4>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	603b      	str	r3, [r7, #0]
 8001468:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 800146a:	2200      	movs	r2, #0
 800146c:	2108      	movs	r1, #8
 800146e:	4821      	ldr	r0, [pc, #132]	; (80014f4 <MX_GPIO_Init+0xe8>)
 8001470:	f003 fca6 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2120      	movs	r1, #32
 8001478:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800147c:	f003 fca0 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001480:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001484:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001486:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800148a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001490:	f107 030c 	add.w	r3, r7, #12
 8001494:	4619      	mov	r1, r3
 8001496:	4817      	ldr	r0, [pc, #92]	; (80014f4 <MX_GPIO_Init+0xe8>)
 8001498:	f003 fb10 	bl	8004abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 800149c:	2308      	movs	r3, #8
 800149e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	4619      	mov	r1, r3
 80014b2:	4810      	ldr	r0, [pc, #64]	; (80014f4 <MX_GPIO_Init+0xe8>)
 80014b4:	f003 fb02 	bl	8004abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80014b8:	2320      	movs	r3, #32
 80014ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014bc:	2301      	movs	r3, #1
 80014be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	4619      	mov	r1, r3
 80014ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d2:	f003 faf3 	bl	8004abc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014d6:	2200      	movs	r2, #0
 80014d8:	2100      	movs	r1, #0
 80014da:	2028      	movs	r0, #40	; 0x28
 80014dc:	f002 ff94 	bl	8004408 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014e0:	2028      	movs	r0, #40	; 0x28
 80014e2:	f002 ffab 	bl	800443c <HAL_NVIC_EnableIRQ>

}
 80014e6:	bf00      	nop
 80014e8:	3720      	adds	r7, #32
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40021000 	.word	0x40021000
 80014f4:	48000800 	.word	0x48000800

080014f8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80014fc:	f001 fa2f 	bl	800295e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001500:	f000 f866 	bl	80015d0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001504:	f7ff ff82 	bl	800140c <MX_GPIO_Init>
	MX_DMA_Init();
 8001508:	f7ff ff56 	bl	80013b8 <MX_DMA_Init>
	MX_TIM1_Init();
 800150c:	f000 fe82 	bl	8002214 <MX_TIM1_Init>
	MX_USART2_UART_Init();
 8001510:	f001 f910 	bl	8002734 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8001514:	f7ff fda8 	bl	8001068 <MX_ADC1_Init>
	MX_TIM2_Init();
 8001518:	f000 ff3c 	bl	8002394 <MX_TIM2_Init>
	MX_TIM3_Init();
 800151c:	f000 ff88 	bl	8002430 <MX_TIM3_Init>
	MX_TIM5_Init();
 8001520:	f000 ffdc 	bl	80024dc <MX_TIM5_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001524:	2201      	movs	r2, #1
 8001526:	491f      	ldr	r1, [pc, #124]	; (80015a4 <main+0xac>)
 8001528:	481f      	ldr	r0, [pc, #124]	; (80015a8 <main+0xb0>)
 800152a:	f006 fca5 	bl	8007e78 <HAL_UART_Receive_IT>
	HAL_Delay(1);
 800152e:	2001      	movs	r0, #1
 8001530:	f001 fa4c 	bl	80029cc <HAL_Delay>
	HAL_TIM_Base_Start(&htim2);
 8001534:	481d      	ldr	r0, [pc, #116]	; (80015ac <main+0xb4>)
 8001536:	f004 fd4d 	bl	8005fd4 <HAL_TIM_Base_Start>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800153a:	217f      	movs	r1, #127	; 0x7f
 800153c:	481c      	ldr	r0, [pc, #112]	; (80015b0 <main+0xb8>)
 800153e:	f002 fd41 	bl	8003fc4 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, adcBuffer, ADC_HALL_BUFFER);
 8001542:	220a      	movs	r2, #10
 8001544:	491b      	ldr	r1, [pc, #108]	; (80015b4 <main+0xbc>)
 8001546:	481a      	ldr	r0, [pc, #104]	; (80015b0 <main+0xb8>)
 8001548:	f001 fe6c 	bl	8003224 <HAL_ADC_Start_DMA>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800154c:	213c      	movs	r1, #60	; 0x3c
 800154e:	481a      	ldr	r0, [pc, #104]	; (80015b8 <main+0xc0>)
 8001550:	f005 f842 	bl	80065d8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim5);
 8001554:	4819      	ldr	r0, [pc, #100]	; (80015bc <main+0xc4>)
 8001556:	f004 fdad 	bl	80060b4 <HAL_TIM_Base_Start_IT>
	TIM3->CNT=TIM3->ARR/2;
 800155a:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <main+0xc8>)
 800155c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155e:	4a18      	ldr	r2, [pc, #96]	; (80015c0 <main+0xc8>)
 8001560:	085b      	lsrs	r3, r3, #1
 8001562:	6253      	str	r3, [r2, #36]	; 0x24
	shellInit();
 8001564:	f000 fa88 	bl	8001a78 <shellInit>
	/* USER CODE BEGIN WHILE */

	while (1)
	{
		// SuperLoop inside the while(1), only flag changed from interrupt could launch functions
		if(uartRxReceived){
 8001568:	4b16      	ldr	r3, [pc, #88]	; (80015c4 <main+0xcc>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d00b      	beq.n	8001588 <main+0x90>
			if(shellGetChar()){
 8001570:	f000 faba 	bl	8001ae8 <shellGetChar>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d003      	beq.n	8001582 <main+0x8a>
				shellExec();
 800157a:	f000 fb29 	bl	8001bd0 <shellExec>
				shellPrompt();
 800157e:	f000 fa93 	bl	8001aa8 <shellPrompt>
			}
			uartRxReceived = 0;
 8001582:	4b10      	ldr	r3, [pc, #64]	; (80015c4 <main+0xcc>)
 8001584:	2200      	movs	r2, #0
 8001586:	701a      	strb	r2, [r3, #0]
		}
		if (adcDMAflag)
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <main+0xd0>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0eb      	beq.n	8001568 <main+0x70>
		{
			if (startFlag){
 8001590:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <main+0xd4>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <main+0xa4>
				asserCurrent();
 8001598:	f000 f932 	bl	8001800 <asserCurrent>
			}
			adcDMAflag=0;
 800159c:	4b0a      	ldr	r3, [pc, #40]	; (80015c8 <main+0xd0>)
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
		if(uartRxReceived){
 80015a2:	e7e1      	b.n	8001568 <main+0x70>
 80015a4:	20000510 	.word	0x20000510
 80015a8:	20000558 	.word	0x20000558
 80015ac:	20000428 	.word	0x20000428
 80015b0:	20000238 	.word	0x20000238
 80015b4:	20000204 	.word	0x20000204
 80015b8:	20000474 	.word	0x20000474
 80015bc:	200004c0 	.word	0x200004c0
 80015c0:	40000400 	.word	0x40000400
 80015c4:	2000050c 	.word	0x2000050c
 80015c8:	2000022c 	.word	0x2000022c
 80015cc:	20000310 	.word	0x20000310

080015d0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b094      	sub	sp, #80	; 0x50
 80015d4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015d6:	f107 0318 	add.w	r3, r7, #24
 80015da:	2238      	movs	r2, #56	; 0x38
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f008 fc0c 	bl	8009dfc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
 80015f0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80015f2:	2000      	movs	r0, #0
 80015f4:	f003 fc2e 	bl	8004e54 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015f8:	2301      	movs	r3, #1
 80015fa:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001600:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001602:	2302      	movs	r3, #2
 8001604:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001606:	2303      	movs	r3, #3
 8001608:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800160a:	2306      	movs	r3, #6
 800160c:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 800160e:	2355      	movs	r3, #85	; 0x55
 8001610:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001612:	2302      	movs	r3, #2
 8001614:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001616:	2302      	movs	r3, #2
 8001618:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800161a:	2302      	movs	r3, #2
 800161c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800161e:	f107 0318 	add.w	r3, r7, #24
 8001622:	4618      	mov	r0, r3
 8001624:	f003 fcca 	bl	8004fbc <HAL_RCC_OscConfig>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <SystemClock_Config+0x62>
	{
		Error_Handler();
 800162e:	f000 f84f 	bl	80016d0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001632:	230f      	movs	r3, #15
 8001634:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001636:	2303      	movs	r3, #3
 8001638:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	2104      	movs	r1, #4
 800164a:	4618      	mov	r0, r3
 800164c:	f003 ffce 	bl	80055ec <HAL_RCC_ClockConfig>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8001656:	f000 f83b 	bl	80016d0 <Error_Handler>
	}
}
 800165a:	bf00      	nop
 800165c:	3750      	adds	r7, #80	; 0x50
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 4 */
/**
 * @brief Use the interruption on the blue Button to lunch the power module according to the datasheet
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	4603      	mov	r3, r0
 800166a:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin== BUTTON_Pin)
 800166c:	88fb      	ldrh	r3, [r7, #6]
 800166e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001672:	d101      	bne.n	8001678 <HAL_GPIO_EXTI_Callback+0x16>
	{
		motorPowerOn();
 8001674:	f000 f832 	bl	80016dc <motorPowerOn>
	}

}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a measure of the incremental encoder wired to TIM3 and put the counter on the middle value for the next measure
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */


	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a0c      	ldr	r2, [pc, #48]	; (80016c0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d102      	bne.n	8001698 <HAL_TIM_PeriodElapsedCallback+0x18>
		HAL_IncTick();
 8001692:	f001 f97d 	bl	8002990 <HAL_IncTick>
	else if (htim->Instance == TIM5){
		codeurValue= TIM3->CNT;
		TIM3->CNT = TIM3->ARR/2;
	}
	/* USER CODE END Callback 1 */
}
 8001696:	e00e      	b.n	80016b6 <HAL_TIM_PeriodElapsedCallback+0x36>
	else if (htim->Instance == TIM5){
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a09      	ldr	r2, [pc, #36]	; (80016c4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d109      	bne.n	80016b6 <HAL_TIM_PeriodElapsedCallback+0x36>
		codeurValue= TIM3->CNT;
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80016a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a6:	461a      	mov	r2, r3
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80016aa:	601a      	str	r2, [r3, #0]
		TIM3->CNT = TIM3->ARR/2;
 80016ac:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80016ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b0:	4a05      	ldr	r2, [pc, #20]	; (80016c8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80016b2:	085b      	lsrs	r3, r3, #1
 80016b4:	6253      	str	r3, [r2, #36]	; 0x24
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40001000 	.word	0x40001000
 80016c4:	40000c00 	.word	0x40000c00
 80016c8:	40000400 	.word	0x40000400
 80016cc:	2000030c 	.word	0x2000030c

080016d0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d4:	b672      	cpsid	i
}
 80016d6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80016d8:	e7fe      	b.n	80016d8 <Error_Handler+0x8>
	...

080016dc <motorPowerOn>:

/**
 * @brief  Switch on the motor driver
 * @retval None
 */
void motorPowerOn(void){
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 80016e2:	2120      	movs	r1, #32
 80016e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e8:	f003 fb82 	bl	8004df0 <HAL_GPIO_TogglePin>
	//Phase de démarage//
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin,GPIO_PIN_SET );
 80016ec:	2201      	movs	r2, #1
 80016ee:	2108      	movs	r1, #8
 80016f0:	481b      	ldr	r0, [pc, #108]	; (8001760 <motorPowerOn+0x84>)
 80016f2:	f003 fb65 	bl	8004dc0 <HAL_GPIO_WritePin>
	setAlpha(50);
 80016f6:	2032      	movs	r0, #50	; 0x32
 80016f8:	f000 f85a 	bl	80017b0 <setAlpha>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1 );
 80016fc:	2100      	movs	r1, #0
 80016fe:	4819      	ldr	r0, [pc, #100]	; (8001764 <motorPowerOn+0x88>)
 8001700:	f004 fdb2 	bl	8006268 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001704:	2100      	movs	r1, #0
 8001706:	4817      	ldr	r0, [pc, #92]	; (8001764 <motorPowerOn+0x88>)
 8001708:	f006 f85a 	bl	80077c0 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2 );
 800170c:	2104      	movs	r1, #4
 800170e:	4815      	ldr	r0, [pc, #84]	; (8001764 <motorPowerOn+0x88>)
 8001710:	f004 fdaa 	bl	8006268 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001714:	2104      	movs	r1, #4
 8001716:	4813      	ldr	r0, [pc, #76]	; (8001764 <motorPowerOn+0x88>)
 8001718:	f006 f852 	bl	80077c0 <HAL_TIMEx_PWMN_Start>


	int i=0;
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
	while (i<33)
 8001720:	e002      	b.n	8001728 <motorPowerOn+0x4c>
	{
		i++;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	3301      	adds	r3, #1
 8001726:	607b      	str	r3, [r7, #4]
	while (i<33)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b20      	cmp	r3, #32
 800172c:	ddf9      	ble.n	8001722 <motorPowerOn+0x46>
	}
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	2108      	movs	r1, #8
 8001732:	480b      	ldr	r0, [pc, #44]	; (8001760 <motorPowerOn+0x84>)
 8001734:	f003 fb44 	bl	8004dc0 <HAL_GPIO_WritePin>

	consignCurrent=0;
 8001738:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <motorPowerOn+0x8c>)
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
	startFlag=1;
 8001740:	4b0a      	ldr	r3, [pc, #40]	; (800176c <motorPowerOn+0x90>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]
	alphaKiOld=0.5;
 8001746:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <motorPowerOn+0x94>)
 8001748:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800174c:	601a      	str	r2, [r3, #0]
	epsOld=0;
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <motorPowerOn+0x98>)
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	601a      	str	r2, [r3, #0]


}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	48000800 	.word	0x48000800
 8001764:	200003dc 	.word	0x200003dc
 8001768:	20000308 	.word	0x20000308
 800176c:	20000310 	.word	0x20000310
 8001770:	20000000 	.word	0x20000000
 8001774:	2000031c 	.word	0x2000031c

08001778 <motorPowerOff>:

/**
 * @brief  Switch off the motor driver
 * @retval None
 */
void motorPowerOff(void){
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 800177c:	2120      	movs	r1, #32
 800177e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001782:	f003 fb35 	bl	8004df0 <HAL_GPIO_TogglePin>
	startFlag=0;
 8001786:	4b02      	ldr	r3, [pc, #8]	; (8001790 <motorPowerOff+0x18>)
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000310 	.word	0x20000310

08001794 <motorSetSpeed>:
/**
 * @brief  Set the motor speed
 * @param  speed : target speed of the motor
 * @retval None
 */
void motorSetSpeed(int speed){
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // just for test, you can delete it
 800179c:	2120      	movs	r1, #32
 800179e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a2:	f003 fb25 	bl	8004df0 <HAL_GPIO_TogglePin>

}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <setAlpha>:
 * @brief  Set the dutyCycle
 * @param  alpha : target alpha of the Transitors
 * @retval None
 */
void setAlpha(int alpha1)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	TIM1->CCR1=alpha1*(TIM1->ARR)/100;
 80017b8:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <setAlpha+0x48>)
 80017ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	fb02 f303 	mul.w	r3, r2, r3
 80017c2:	4a0d      	ldr	r2, [pc, #52]	; (80017f8 <setAlpha+0x48>)
 80017c4:	490d      	ldr	r1, [pc, #52]	; (80017fc <setAlpha+0x4c>)
 80017c6:	fba1 1303 	umull	r1, r3, r1, r3
 80017ca:	095b      	lsrs	r3, r3, #5
 80017cc:	6353      	str	r3, [r2, #52]	; 0x34
	TIM1->CCR2=(100-alpha1)*(TIM1->ARR)/100;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80017d4:	461a      	mov	r2, r3
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <setAlpha+0x48>)
 80017d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017da:	fb02 f303 	mul.w	r3, r2, r3
 80017de:	4a06      	ldr	r2, [pc, #24]	; (80017f8 <setAlpha+0x48>)
 80017e0:	4906      	ldr	r1, [pc, #24]	; (80017fc <setAlpha+0x4c>)
 80017e2:	fba1 1303 	umull	r1, r3, r1, r3
 80017e6:	095b      	lsrs	r3, r3, #5
 80017e8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	40012c00 	.word	0x40012c00
 80017fc:	51eb851f 	.word	0x51eb851f

08001800 <asserCurrent>:
 * @brief Set the duty cycle thanks to a PI regulation to match with the wanted value.
 * It use a parallel PI regulation
 * @retval None
 */
void asserCurrent (void)
{
 8001800:	b5b0      	push	{r4, r5, r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
	meanADCValue();
 8001806:	f7ff fd43 	bl	8001290 <meanADCValue>

	float eps= consignCurrent - hallCurrentValue;
 800180a:	4b61      	ldr	r3, [pc, #388]	; (8001990 <asserCurrent+0x190>)
 800180c:	ed93 7a00 	vldr	s14, [r3]
 8001810:	4b60      	ldr	r3, [pc, #384]	; (8001994 <asserCurrent+0x194>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	ee77 7a67 	vsub.f32	s15, s14, s15
 800181a:	edc7 7a01 	vstr	s15, [r7, #4]

	// Proportional part
	if (Kp*eps < 0){
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7fe feca 	bl	80005b8 <__aeabi_f2d>
 8001824:	a356      	add	r3, pc, #344	; (adr r3, 8001980 <asserCurrent+0x180>)
 8001826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182a:	f7fe ff1d 	bl	8000668 <__aeabi_dmul>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4610      	mov	r0, r2
 8001834:	4619      	mov	r1, r3
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	f04f 0300 	mov.w	r3, #0
 800183e:	f7ff f985 	bl	8000b4c <__aeabi_dcmplt>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d004      	beq.n	8001852 <asserCurrent+0x52>
		alphaKp=0.0;
 8001848:	4b53      	ldr	r3, [pc, #332]	; (8001998 <asserCurrent+0x198>)
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	e021      	b.n	8001896 <asserCurrent+0x96>
	}
	else if (Kp*eps > 1) {
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7fe feb0 	bl	80005b8 <__aeabi_f2d>
 8001858:	a349      	add	r3, pc, #292	; (adr r3, 8001980 <asserCurrent+0x180>)
 800185a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185e:	f7fe ff03 	bl	8000668 <__aeabi_dmul>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	4b4b      	ldr	r3, [pc, #300]	; (800199c <asserCurrent+0x19c>)
 8001870:	f7ff f98a 	bl	8000b88 <__aeabi_dcmpgt>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d004      	beq.n	8001884 <asserCurrent+0x84>
		alphaKp=1.0;
 800187a:	4b47      	ldr	r3, [pc, #284]	; (8001998 <asserCurrent+0x198>)
 800187c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	e008      	b.n	8001896 <asserCurrent+0x96>
	}
	else {
		alphaKp=eps*(float)Kp;
 8001884:	edd7 7a01 	vldr	s15, [r7, #4]
 8001888:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80019a0 <asserCurrent+0x1a0>
 800188c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001890:	4b41      	ldr	r3, [pc, #260]	; (8001998 <asserCurrent+0x198>)
 8001892:	edc3 7a00 	vstr	s15, [r3]
	}

	// Integral part

	alphaKi=alphaKiOld+((Ki*Te)/2)*(eps+epsOld);
 8001896:	4b43      	ldr	r3, [pc, #268]	; (80019a4 <asserCurrent+0x1a4>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe8c 	bl	80005b8 <__aeabi_f2d>
 80018a0:	4604      	mov	r4, r0
 80018a2:	460d      	mov	r5, r1
 80018a4:	4b40      	ldr	r3, [pc, #256]	; (80019a8 <asserCurrent+0x1a8>)
 80018a6:	ed93 7a00 	vldr	s14, [r3]
 80018aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b2:	ee17 0a90 	vmov	r0, s15
 80018b6:	f7fe fe7f 	bl	80005b8 <__aeabi_f2d>
 80018ba:	a333      	add	r3, pc, #204	; (adr r3, 8001988 <asserCurrent+0x188>)
 80018bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c0:	f7fe fed2 	bl	8000668 <__aeabi_dmul>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4620      	mov	r0, r4
 80018ca:	4629      	mov	r1, r5
 80018cc:	f7fe fd16 	bl	80002fc <__adddf3>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	f7ff f9be 	bl	8000c58 <__aeabi_d2f>
 80018dc:	4603      	mov	r3, r0
 80018de:	4a33      	ldr	r2, [pc, #204]	; (80019ac <asserCurrent+0x1ac>)
 80018e0:	6013      	str	r3, [r2, #0]
	if (alphaKi < 0){
 80018e2:	4b32      	ldr	r3, [pc, #200]	; (80019ac <asserCurrent+0x1ac>)
 80018e4:	edd3 7a00 	vldr	s15, [r3]
 80018e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f0:	d504      	bpl.n	80018fc <asserCurrent+0xfc>
		alphaKi=0.0;
 80018f2:	4b2e      	ldr	r3, [pc, #184]	; (80019ac <asserCurrent+0x1ac>)
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	e00d      	b.n	8001918 <asserCurrent+0x118>
	}
	else if (alphaKi > 1) {
 80018fc:	4b2b      	ldr	r3, [pc, #172]	; (80019ac <asserCurrent+0x1ac>)
 80018fe:	edd3 7a00 	vldr	s15, [r3]
 8001902:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190e:	dd03      	ble.n	8001918 <asserCurrent+0x118>
		alphaKi=1.0;
 8001910:	4b26      	ldr	r3, [pc, #152]	; (80019ac <asserCurrent+0x1ac>)
 8001912:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001916:	601a      	str	r2, [r3, #0]
	}

	alphaKiOld=alphaKi;
 8001918:	4b24      	ldr	r3, [pc, #144]	; (80019ac <asserCurrent+0x1ac>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a21      	ldr	r2, [pc, #132]	; (80019a4 <asserCurrent+0x1a4>)
 800191e:	6013      	str	r3, [r2, #0]
	epsOld=eps;
 8001920:	4a21      	ldr	r2, [pc, #132]	; (80019a8 <asserCurrent+0x1a8>)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6013      	str	r3, [r2, #0]

	// Summ of the two coeff

	alpha=(int)((alphaKi+alphaKp)*100);
 8001926:	4b21      	ldr	r3, [pc, #132]	; (80019ac <asserCurrent+0x1ac>)
 8001928:	ed93 7a00 	vldr	s14, [r3]
 800192c:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <asserCurrent+0x198>)
 800192e:	edd3 7a00 	vldr	s15, [r3]
 8001932:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001936:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80019b0 <asserCurrent+0x1b0>
 800193a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800193e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001942:	ee17 2a90 	vmov	r2, s15
 8001946:	4b1b      	ldr	r3, [pc, #108]	; (80019b4 <asserCurrent+0x1b4>)
 8001948:	601a      	str	r2, [r3, #0]

	if (alpha < 0){
 800194a:	4b1a      	ldr	r3, [pc, #104]	; (80019b4 <asserCurrent+0x1b4>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	da03      	bge.n	800195a <asserCurrent+0x15a>
		alpha=0;
 8001952:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <asserCurrent+0x1b4>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	e006      	b.n	8001968 <asserCurrent+0x168>
	}
	else if (alpha > 100) {
 800195a:	4b16      	ldr	r3, [pc, #88]	; (80019b4 <asserCurrent+0x1b4>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2b64      	cmp	r3, #100	; 0x64
 8001960:	dd02      	ble.n	8001968 <asserCurrent+0x168>
		alpha=100;
 8001962:	4b14      	ldr	r3, [pc, #80]	; (80019b4 <asserCurrent+0x1b4>)
 8001964:	2264      	movs	r2, #100	; 0x64
 8001966:	601a      	str	r2, [r3, #0]
	}
	setAlpha(alpha);
 8001968:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <asserCurrent+0x1b4>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff ff1f 	bl	80017b0 <setAlpha>

}
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bdb0      	pop	{r4, r5, r7, pc}
 800197a:	bf00      	nop
 800197c:	f3af 8000 	nop.w
 8001980:	eb1c432d 	.word	0xeb1c432d
 8001984:	3f2a36e2 	.word	0x3f2a36e2
 8001988:	bc6a7efa 	.word	0xbc6a7efa
 800198c:	3f189374 	.word	0x3f189374
 8001990:	20000308 	.word	0x20000308
 8001994:	20000234 	.word	0x20000234
 8001998:	20000314 	.word	0x20000314
 800199c:	3ff00000 	.word	0x3ff00000
 80019a0:	3951b717 	.word	0x3951b717
 80019a4:	20000000 	.word	0x20000000
 80019a8:	2000031c 	.word	0x2000031c
 80019ac:	20000318 	.word	0x20000318
 80019b0:	42c80000 	.word	0x42c80000
 80019b4:	20000004 	.word	0x20000004

080019b8 <calcSpeed>:

void calcSpeed (void){
 80019b8:	b5b0      	push	{r4, r5, r7, lr}
 80019ba:	af00      	add	r7, sp, #0
	speed=(codeurValue-((TIM3->ARR)/2.0))*FREQ_ECH_SPEED*60.0/NUMBER_OF_POINT;
 80019bc:	4b28      	ldr	r3, [pc, #160]	; (8001a60 <calcSpeed+0xa8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fde7 	bl	8000594 <__aeabi_i2d>
 80019c6:	4604      	mov	r4, r0
 80019c8:	460d      	mov	r5, r1
 80019ca:	4b26      	ldr	r3, [pc, #152]	; (8001a64 <calcSpeed+0xac>)
 80019cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7fe fdd0 	bl	8000574 <__aeabi_ui2d>
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019dc:	f7fe ff6e 	bl	80008bc <__aeabi_ddiv>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4620      	mov	r0, r4
 80019e6:	4629      	mov	r1, r5
 80019e8:	f7fe fc86 	bl	80002f8 <__aeabi_dsub>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	a318      	add	r3, pc, #96	; (adr r3, 8001a58 <calcSpeed+0xa0>)
 80019f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fa:	f7fe fe35 	bl	8000668 <__aeabi_dmul>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	4614      	mov	r4, r2
 8001a04:	461d      	mov	r5, r3
 8001a06:	4b18      	ldr	r3, [pc, #96]	; (8001a68 <calcSpeed+0xb0>)
 8001a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7fe fdb2 	bl	8000574 <__aeabi_ui2d>
 8001a10:	4602      	mov	r2, r0
 8001a12:	460b      	mov	r3, r1
 8001a14:	4620      	mov	r0, r4
 8001a16:	4629      	mov	r1, r5
 8001a18:	f7fe ff50 	bl	80008bc <__aeabi_ddiv>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	460b      	mov	r3, r1
 8001a20:	4610      	mov	r0, r2
 8001a22:	4619      	mov	r1, r3
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	4b10      	ldr	r3, [pc, #64]	; (8001a6c <calcSpeed+0xb4>)
 8001a2a:	f7fe fe1d 	bl	8000668 <__aeabi_dmul>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4610      	mov	r0, r2
 8001a34:	4619      	mov	r1, r3
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <calcSpeed+0xb8>)
 8001a3c:	f7fe ff3e 	bl	80008bc <__aeabi_ddiv>
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	4610      	mov	r0, r2
 8001a46:	4619      	mov	r1, r3
 8001a48:	f7ff f906 	bl	8000c58 <__aeabi_d2f>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	4a09      	ldr	r2, [pc, #36]	; (8001a74 <calcSpeed+0xbc>)
 8001a50:	6013      	str	r3, [r2, #0]
}
 8001a52:	bf00      	nop
 8001a54:	bdb0      	pop	{r4, r5, r7, pc}
 8001a56:	bf00      	nop
 8001a58:	00000000 	.word	0x00000000
 8001a5c:	41a443fd 	.word	0x41a443fd
 8001a60:	2000030c 	.word	0x2000030c
 8001a64:	40000400 	.word	0x40000400
 8001a68:	40000c00 	.word	0x40000c00
 8001a6c:	404e0000 	.word	0x404e0000
 8001a70:	40b00000 	.word	0x40b00000
 8001a74:	20000304 	.word	0x20000304

08001a78 <shellInit>:

/**
  * @brief  Send a stating message
  * @retval None
  */
void shellInit(void){
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	226c      	movs	r2, #108	; 0x6c
 8001a82:	4906      	ldr	r1, [pc, #24]	; (8001a9c <shellInit+0x24>)
 8001a84:	4806      	ldr	r0, [pc, #24]	; (8001aa0 <shellInit+0x28>)
 8001a86:	f006 f960 	bl	8007d4a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8e:	221a      	movs	r2, #26
 8001a90:	4904      	ldr	r1, [pc, #16]	; (8001aa4 <shellInit+0x2c>)
 8001a92:	4803      	ldr	r0, [pc, #12]	; (8001aa0 <shellInit+0x28>)
 8001a94:	f006 f959 	bl	8007d4a <HAL_UART_Transmit>
}
 8001a98:	bf00      	nop
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	0800e4d0 	.word	0x0800e4d0
 8001aa0:	20000558 	.word	0x20000558
 8001aa4:	0800e4b4 	.word	0x0800e4b4

08001aa8 <shellPrompt>:

/**
  * @brief  Send the prompt
  * @retval None
  */
void shellPrompt(void){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001aac:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab0:	221a      	movs	r2, #26
 8001ab2:	4903      	ldr	r1, [pc, #12]	; (8001ac0 <shellPrompt+0x18>)
 8001ab4:	4803      	ldr	r0, [pc, #12]	; (8001ac4 <shellPrompt+0x1c>)
 8001ab6:	f006 f948 	bl	8007d4a <HAL_UART_Transmit>
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	0800e4b4 	.word	0x0800e4b4
 8001ac4:	20000558 	.word	0x20000558

08001ac8 <shellCmdNotFound>:

/**
  * @brief  Send the default message if the command is not found
  * @retval None
  */
void shellCmdNotFound(void){
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8001acc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad0:	2214      	movs	r2, #20
 8001ad2:	4903      	ldr	r1, [pc, #12]	; (8001ae0 <shellCmdNotFound+0x18>)
 8001ad4:	4803      	ldr	r0, [pc, #12]	; (8001ae4 <shellCmdNotFound+0x1c>)
 8001ad6:	f006 f938 	bl	8007d4a <HAL_UART_Transmit>
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	0800e7b0 	.word	0x0800e7b0
 8001ae4:	20000558 	.word	0x20000558

08001ae8 <shellGetChar>:

/**
  * @brief  Function called for saving the new character and call and setup argc and argv variable if ENTER is pressed
  * @retval 1 if a new command is available, 0 if not.
  */
uint8_t shellGetChar(void){
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
	uint8_t newCmdReady = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	71fb      	strb	r3, [r7, #7]
	char* token;

	switch(uartRxBuffer[0]){
 8001af2:	4b2f      	ldr	r3, [pc, #188]	; (8001bb0 <shellGetChar+0xc8>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b0d      	cmp	r3, #13
 8001af8:	d002      	beq.n	8001b00 <shellGetChar+0x18>
 8001afa:	2b7f      	cmp	r3, #127	; 0x7f
 8001afc:	d02f      	beq.n	8001b5e <shellGetChar+0x76>
 8001afe:	e040      	b.n	8001b82 <shellGetChar+0x9a>
		// If Enter, update argc and argv
	case ASCII_CR:
		HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
 8001b04:	2203      	movs	r2, #3
 8001b06:	492b      	ldr	r1, [pc, #172]	; (8001bb4 <shellGetChar+0xcc>)
 8001b08:	482b      	ldr	r0, [pc, #172]	; (8001bb8 <shellGetChar+0xd0>)
 8001b0a:	f006 f91e 	bl	8007d4a <HAL_UART_Transmit>
		cmdBuffer[idxCmd] = '\0';
 8001b0e:	4b2b      	ldr	r3, [pc, #172]	; (8001bbc <shellGetChar+0xd4>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	461a      	mov	r2, r3
 8001b14:	4b2a      	ldr	r3, [pc, #168]	; (8001bc0 <shellGetChar+0xd8>)
 8001b16:	2100      	movs	r1, #0
 8001b18:	5499      	strb	r1, [r3, r2]
		argc = 0;
 8001b1a:	4b2a      	ldr	r3, [pc, #168]	; (8001bc4 <shellGetChar+0xdc>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]
		token = (char*)strtok(cmdBuffer, " ");
 8001b20:	4929      	ldr	r1, [pc, #164]	; (8001bc8 <shellGetChar+0xe0>)
 8001b22:	4827      	ldr	r0, [pc, #156]	; (8001bc0 <shellGetChar+0xd8>)
 8001b24:	f009 fc5e 	bl	800b3e4 <strtok>
 8001b28:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8001b2a:	e00f      	b.n	8001b4c <shellGetChar+0x64>
			argv[argc++] = token;
 8001b2c:	4b25      	ldr	r3, [pc, #148]	; (8001bc4 <shellGetChar+0xdc>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	1c5a      	adds	r2, r3, #1
 8001b32:	b2d1      	uxtb	r1, r2
 8001b34:	4a23      	ldr	r2, [pc, #140]	; (8001bc4 <shellGetChar+0xdc>)
 8001b36:	7011      	strb	r1, [r2, #0]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4a24      	ldr	r2, [pc, #144]	; (8001bcc <shellGetChar+0xe4>)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			token = (char*)strtok(NULL, " ");
 8001b42:	4921      	ldr	r1, [pc, #132]	; (8001bc8 <shellGetChar+0xe0>)
 8001b44:	2000      	movs	r0, #0
 8001b46:	f009 fc4d 	bl	800b3e4 <strtok>
 8001b4a:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1ec      	bne.n	8001b2c <shellGetChar+0x44>
		}

		idxCmd = 0;
 8001b52:	4b1a      	ldr	r3, [pc, #104]	; (8001bbc <shellGetChar+0xd4>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	701a      	strb	r2, [r3, #0]
		newCmdReady = 1;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	71fb      	strb	r3, [r7, #7]
		break;
 8001b5c:	e023      	b.n	8001ba6 <shellGetChar+0xbe>
		// Delete last character if "return" is pressed
	case ASCII_BS:
		cmdBuffer[idxCmd--] = '\0';
 8001b5e:	4b17      	ldr	r3, [pc, #92]	; (8001bbc <shellGetChar+0xd4>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	1e5a      	subs	r2, r3, #1
 8001b64:	b2d1      	uxtb	r1, r2
 8001b66:	4a15      	ldr	r2, [pc, #84]	; (8001bbc <shellGetChar+0xd4>)
 8001b68:	7011      	strb	r1, [r2, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <shellGetChar+0xd8>)
 8001b6e:	2100      	movs	r1, #0
 8001b70:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	2201      	movs	r2, #1
 8001b78:	490d      	ldr	r1, [pc, #52]	; (8001bb0 <shellGetChar+0xc8>)
 8001b7a:	480f      	ldr	r0, [pc, #60]	; (8001bb8 <shellGetChar+0xd0>)
 8001b7c:	f006 f8e5 	bl	8007d4a <HAL_UART_Transmit>
		break;
 8001b80:	e011      	b.n	8001ba6 <shellGetChar+0xbe>
		// Default state : add new character to the command buffer
	default:
		cmdBuffer[idxCmd++] = uartRxBuffer[0];
 8001b82:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <shellGetChar+0xd4>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	b2d1      	uxtb	r1, r2
 8001b8a:	4a0c      	ldr	r2, [pc, #48]	; (8001bbc <shellGetChar+0xd4>)
 8001b8c:	7011      	strb	r1, [r2, #0]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	4b07      	ldr	r3, [pc, #28]	; (8001bb0 <shellGetChar+0xc8>)
 8001b92:	7819      	ldrb	r1, [r3, #0]
 8001b94:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <shellGetChar+0xd8>)
 8001b96:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, uartRxBuffer, 1, HAL_MAX_DELAY);
 8001b98:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	4904      	ldr	r1, [pc, #16]	; (8001bb0 <shellGetChar+0xc8>)
 8001ba0:	4805      	ldr	r0, [pc, #20]	; (8001bb8 <shellGetChar+0xd0>)
 8001ba2:	f006 f8d2 	bl	8007d4a <HAL_UART_Transmit>
	}

	return newCmdReady;
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000510 	.word	0x20000510
 8001bb4:	0800e53c 	.word	0x0800e53c
 8001bb8:	20000558 	.word	0x20000558
 8001bbc:	20000360 	.word	0x20000360
 8001bc0:	20000320 	.word	0x20000320
 8001bc4:	20000388 	.word	0x20000388
 8001bc8:	0800e418 	.word	0x0800e418
 8001bcc:	20000364 	.word	0x20000364

08001bd0 <shellExec>:
  * use the "set current [float]" command to set the current value that you want.
  * use the "measure current" command to display the current value.
  * use the "measure speed" commande to display the speed of the motor.
  * @retval None
  */
void shellExec(void){
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
	if(strcmp(argv[0],"set")==0){
 8001bd4:	4b93      	ldr	r3, [pc, #588]	; (8001e24 <shellExec+0x254>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4993      	ldr	r1, [pc, #588]	; (8001e28 <shellExec+0x258>)
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fb20 	bl	8000220 <strcmp>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f040 809b 	bne.w	8001d1e <shellExec+0x14e>
		if(strcmp(argv[1],"PA5")==0 && ((strcmp(argv[2],"0")==0)||(strcmp(argv[2],"1")==0)) ){
 8001be8:	4b8e      	ldr	r3, [pc, #568]	; (8001e24 <shellExec+0x254>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	498f      	ldr	r1, [pc, #572]	; (8001e2c <shellExec+0x25c>)
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7fe fb16 	bl	8000220 <strcmp>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d137      	bne.n	8001c6a <shellExec+0x9a>
 8001bfa:	4b8a      	ldr	r3, [pc, #552]	; (8001e24 <shellExec+0x254>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	498c      	ldr	r1, [pc, #560]	; (8001e30 <shellExec+0x260>)
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7fe fb0d 	bl	8000220 <strcmp>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d008      	beq.n	8001c1e <shellExec+0x4e>
 8001c0c:	4b85      	ldr	r3, [pc, #532]	; (8001e24 <shellExec+0x254>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	4988      	ldr	r1, [pc, #544]	; (8001e34 <shellExec+0x264>)
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7fe fb04 	bl	8000220 <strcmp>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d125      	bne.n	8001c6a <shellExec+0x9a>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, atoi(argv[2]));
 8001c1e:	4b81      	ldr	r3, [pc, #516]	; (8001e24 <shellExec+0x254>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f008 f8bb 	bl	8009d9e <atoi>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	2120      	movs	r1, #32
 8001c30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c34:	f003 f8c4 	bl	8004dc0 <HAL_GPIO_WritePin>
			stringSize = snprintf((char*)uartTxBuffer,UART_TX_BUFFER_SIZE,"Switch on/off led : %d\r\n",atoi(argv[2]));
 8001c38:	4b7a      	ldr	r3, [pc, #488]	; (8001e24 <shellExec+0x254>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f008 f8ae 	bl	8009d9e <atoi>
 8001c42:	4603      	mov	r3, r0
 8001c44:	4a7c      	ldr	r2, [pc, #496]	; (8001e38 <shellExec+0x268>)
 8001c46:	2140      	movs	r1, #64	; 0x40
 8001c48:	487c      	ldr	r0, [pc, #496]	; (8001e3c <shellExec+0x26c>)
 8001c4a:	f008 fd49 	bl	800a6e0 <sniprintf>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4b7b      	ldr	r3, [pc, #492]	; (8001e40 <shellExec+0x270>)
 8001c54:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 8001c56:	4b7a      	ldr	r3, [pc, #488]	; (8001e40 <shellExec+0x270>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c60:	4976      	ldr	r1, [pc, #472]	; (8001e3c <shellExec+0x26c>)
 8001c62:	4878      	ldr	r0, [pc, #480]	; (8001e44 <shellExec+0x274>)
 8001c64:	f006 f871 	bl	8007d4a <HAL_UART_Transmit>
 8001c68:	e0d9      	b.n	8001e1e <shellExec+0x24e>
		}
		else if(strcmp(argv[1],"speed")==0){
 8001c6a:	4b6e      	ldr	r3, [pc, #440]	; (8001e24 <shellExec+0x254>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	4976      	ldr	r1, [pc, #472]	; (8001e48 <shellExec+0x278>)
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fad5 	bl	8000220 <strcmp>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d122      	bne.n	8001cc2 <shellExec+0xf2>
			if(atoi(argv[2])==0 && strcmp(argv[2],"0")!=0){
 8001c7c:	4b69      	ldr	r3, [pc, #420]	; (8001e24 <shellExec+0x254>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f008 f88c 	bl	8009d9e <atoi>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d110      	bne.n	8001cae <shellExec+0xde>
 8001c8c:	4b65      	ldr	r3, [pc, #404]	; (8001e24 <shellExec+0x254>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	4967      	ldr	r1, [pc, #412]	; (8001e30 <shellExec+0x260>)
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fac4 	bl	8000220 <strcmp>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d007      	beq.n	8001cae <shellExec+0xde>
				HAL_UART_Transmit(&huart2, motorSpeedInst, sizeof(motorSpeedInst), HAL_MAX_DELAY);
 8001c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca2:	2230      	movs	r2, #48	; 0x30
 8001ca4:	4969      	ldr	r1, [pc, #420]	; (8001e4c <shellExec+0x27c>)
 8001ca6:	4867      	ldr	r0, [pc, #412]	; (8001e44 <shellExec+0x274>)
 8001ca8:	f006 f84f 	bl	8007d4a <HAL_UART_Transmit>
 8001cac:	e0b7      	b.n	8001e1e <shellExec+0x24e>
			}
			else{
				motorSetSpeed(atoi(argv[2]));
 8001cae:	4b5d      	ldr	r3, [pc, #372]	; (8001e24 <shellExec+0x254>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f008 f873 	bl	8009d9e <atoi>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff fd6a 	bl	8001794 <motorSetSpeed>
		motorPowerOff();
	}
	else{
		shellCmdNotFound();
	}
}
 8001cc0:	e0ad      	b.n	8001e1e <shellExec+0x24e>
		else if(strcmp(argv[1],"alpha")==0){
 8001cc2:	4b58      	ldr	r3, [pc, #352]	; (8001e24 <shellExec+0x254>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	4962      	ldr	r1, [pc, #392]	; (8001e50 <shellExec+0x280>)
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe faa9 	bl	8000220 <strcmp>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <shellExec+0x118>
			setAlpha(atoi(argv[2]));
 8001cd4:	4b53      	ldr	r3, [pc, #332]	; (8001e24 <shellExec+0x254>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f008 f860 	bl	8009d9e <atoi>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff fd65 	bl	80017b0 <setAlpha>
}
 8001ce6:	e09a      	b.n	8001e1e <shellExec+0x24e>
		else if(strcmp(argv[1],"current")==0){
 8001ce8:	4b4e      	ldr	r3, [pc, #312]	; (8001e24 <shellExec+0x254>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	4959      	ldr	r1, [pc, #356]	; (8001e54 <shellExec+0x284>)
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fa96 	bl	8000220 <strcmp>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d10e      	bne.n	8001d18 <shellExec+0x148>
					consignCurrent=(atof(argv[2]));
 8001cfa:	4b4a      	ldr	r3, [pc, #296]	; (8001e24 <shellExec+0x254>)
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f008 f84a 	bl	8009d98 <atof>
 8001d04:	ec53 2b10 	vmov	r2, r3, d0
 8001d08:	4610      	mov	r0, r2
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f7fe ffa4 	bl	8000c58 <__aeabi_d2f>
 8001d10:	4603      	mov	r3, r0
 8001d12:	4a51      	ldr	r2, [pc, #324]	; (8001e58 <shellExec+0x288>)
 8001d14:	6013      	str	r3, [r2, #0]
}
 8001d16:	e082      	b.n	8001e1e <shellExec+0x24e>
			shellCmdNotFound();
 8001d18:	f7ff fed6 	bl	8001ac8 <shellCmdNotFound>
}
 8001d1c:	e07f      	b.n	8001e1e <shellExec+0x24e>
	else if (strcmp(argv[0],"measure")==0)
 8001d1e:	4b41      	ldr	r3, [pc, #260]	; (8001e24 <shellExec+0x254>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	494e      	ldr	r1, [pc, #312]	; (8001e5c <shellExec+0x28c>)
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7fe fa7b 	bl	8000220 <strcmp>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d117      	bne.n	8001d60 <shellExec+0x190>
		if(strcmp(argv[1],"current")==0){
 8001d30:	4b3c      	ldr	r3, [pc, #240]	; (8001e24 <shellExec+0x254>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	4947      	ldr	r1, [pc, #284]	; (8001e54 <shellExec+0x284>)
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7fe fa72 	bl	8000220 <strcmp>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d102      	bne.n	8001d48 <shellExec+0x178>
			uartPrintADCValue();
 8001d42:	f000 fda3 	bl	800288c <uartPrintADCValue>
}
 8001d46:	e06a      	b.n	8001e1e <shellExec+0x24e>
		else if (strcmp(argv[1],"speed")==0){
 8001d48:	4b36      	ldr	r3, [pc, #216]	; (8001e24 <shellExec+0x254>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	493e      	ldr	r1, [pc, #248]	; (8001e48 <shellExec+0x278>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fa66 	bl	8000220 <strcmp>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d161      	bne.n	8001e1e <shellExec+0x24e>
			uartPrintSpeed();
 8001d5a:	f000 fdb7 	bl	80028cc <uartPrintSpeed>
}
 8001d5e:	e05e      	b.n	8001e1e <shellExec+0x24e>
	else if(strcmp(argv[0],"help")==0)
 8001d60:	4b30      	ldr	r3, [pc, #192]	; (8001e24 <shellExec+0x254>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	493e      	ldr	r1, [pc, #248]	; (8001e60 <shellExec+0x290>)
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fa5a 	bl	8000220 <strcmp>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d108      	bne.n	8001d84 <shellExec+0x1b4>
		HAL_UART_Transmit(&huart2, help, sizeof(help), HAL_MAX_DELAY);
 8001d72:	f04f 33ff 	mov.w	r3, #4294967295
 8001d76:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d7a:	493a      	ldr	r1, [pc, #232]	; (8001e64 <shellExec+0x294>)
 8001d7c:	4831      	ldr	r0, [pc, #196]	; (8001e44 <shellExec+0x274>)
 8001d7e:	f005 ffe4 	bl	8007d4a <HAL_UART_Transmit>
}
 8001d82:	e04c      	b.n	8001e1e <shellExec+0x24e>
	else if(strcmp(argv[0],"pinout")==0)
 8001d84:	4b27      	ldr	r3, [pc, #156]	; (8001e24 <shellExec+0x254>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4937      	ldr	r1, [pc, #220]	; (8001e68 <shellExec+0x298>)
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fa48 	bl	8000220 <strcmp>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d108      	bne.n	8001da8 <shellExec+0x1d8>
		HAL_UART_Transmit(&huart2, pinout, sizeof(pinout), HAL_MAX_DELAY);
 8001d96:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9a:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001d9e:	4933      	ldr	r1, [pc, #204]	; (8001e6c <shellExec+0x29c>)
 8001da0:	4828      	ldr	r0, [pc, #160]	; (8001e44 <shellExec+0x274>)
 8001da2:	f005 ffd2 	bl	8007d4a <HAL_UART_Transmit>
}
 8001da6:	e03a      	b.n	8001e1e <shellExec+0x24e>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"on")==0))
 8001da8:	4b1e      	ldr	r3, [pc, #120]	; (8001e24 <shellExec+0x254>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4930      	ldr	r1, [pc, #192]	; (8001e70 <shellExec+0x2a0>)
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7fe fa36 	bl	8000220 <strcmp>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d112      	bne.n	8001de0 <shellExec+0x210>
 8001dba:	4b1a      	ldr	r3, [pc, #104]	; (8001e24 <shellExec+0x254>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	492d      	ldr	r1, [pc, #180]	; (8001e74 <shellExec+0x2a4>)
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fa2d 	bl	8000220 <strcmp>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d109      	bne.n	8001de0 <shellExec+0x210>
		HAL_UART_Transmit(&huart2, powerOn, sizeof(powerOn), HAL_MAX_DELAY);
 8001dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd0:	221a      	movs	r2, #26
 8001dd2:	4929      	ldr	r1, [pc, #164]	; (8001e78 <shellExec+0x2a8>)
 8001dd4:	481b      	ldr	r0, [pc, #108]	; (8001e44 <shellExec+0x274>)
 8001dd6:	f005 ffb8 	bl	8007d4a <HAL_UART_Transmit>
		motorPowerOn();
 8001dda:	f7ff fc7f 	bl	80016dc <motorPowerOn>
 8001dde:	e01e      	b.n	8001e1e <shellExec+0x24e>
	else if((strcmp(argv[0],"power")==0)&&(strcmp(argv[1],"off")==0))
 8001de0:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <shellExec+0x254>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4922      	ldr	r1, [pc, #136]	; (8001e70 <shellExec+0x2a0>)
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fa1a 	bl	8000220 <strcmp>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d112      	bne.n	8001e18 <shellExec+0x248>
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <shellExec+0x254>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	4921      	ldr	r1, [pc, #132]	; (8001e7c <shellExec+0x2ac>)
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7fe fa11 	bl	8000220 <strcmp>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d109      	bne.n	8001e18 <shellExec+0x248>
		HAL_UART_Transmit(&huart2, powerOff, sizeof(powerOff), HAL_MAX_DELAY);
 8001e04:	f04f 33ff 	mov.w	r3, #4294967295
 8001e08:	221b      	movs	r2, #27
 8001e0a:	491d      	ldr	r1, [pc, #116]	; (8001e80 <shellExec+0x2b0>)
 8001e0c:	480d      	ldr	r0, [pc, #52]	; (8001e44 <shellExec+0x274>)
 8001e0e:	f005 ff9c 	bl	8007d4a <HAL_UART_Transmit>
		motorPowerOff();
 8001e12:	f7ff fcb1 	bl	8001778 <motorPowerOff>
 8001e16:	e002      	b.n	8001e1e <shellExec+0x24e>
		shellCmdNotFound();
 8001e18:	f7ff fe56 	bl	8001ac8 <shellCmdNotFound>
}
 8001e1c:	e7ff      	b.n	8001e1e <shellExec+0x24e>
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000364 	.word	0x20000364
 8001e28:	0800e41c 	.word	0x0800e41c
 8001e2c:	0800e420 	.word	0x0800e420
 8001e30:	0800e424 	.word	0x0800e424
 8001e34:	0800e428 	.word	0x0800e428
 8001e38:	0800e42c 	.word	0x0800e42c
 8001e3c:	20000514 	.word	0x20000514
 8001e40:	20000554 	.word	0x20000554
 8001e44:	20000558 	.word	0x20000558
 8001e48:	0800e448 	.word	0x0800e448
 8001e4c:	0800e780 	.word	0x0800e780
 8001e50:	0800e450 	.word	0x0800e450
 8001e54:	0800e458 	.word	0x0800e458
 8001e58:	20000308 	.word	0x20000308
 8001e5c:	0800e460 	.word	0x0800e460
 8001e60:	0800e468 	.word	0x0800e468
 8001e64:	0800e540 	.word	0x0800e540
 8001e68:	0800e470 	.word	0x0800e470
 8001e6c:	0800e644 	.word	0x0800e644
 8001e70:	0800e478 	.word	0x0800e478
 8001e74:	0800e480 	.word	0x0800e480
 8001e78:	0800e748 	.word	0x0800e748
 8001e7c:	0800e484 	.word	0x0800e484
 8001e80:	0800e764 	.word	0x0800e764

08001e84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8a:	4b0f      	ldr	r3, [pc, #60]	; (8001ec8 <HAL_MspInit+0x44>)
 8001e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e8e:	4a0e      	ldr	r2, [pc, #56]	; (8001ec8 <HAL_MspInit+0x44>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6613      	str	r3, [r2, #96]	; 0x60
 8001e96:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <HAL_MspInit+0x44>)
 8001e98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ea2:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <HAL_MspInit+0x44>)
 8001ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea6:	4a08      	ldr	r2, [pc, #32]	; (8001ec8 <HAL_MspInit+0x44>)
 8001ea8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eac:	6593      	str	r3, [r2, #88]	; 0x58
 8001eae:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <HAL_MspInit+0x44>)
 8001eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	603b      	str	r3, [r7, #0]
 8001eb8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001eba:	f003 f86f 	bl	8004f9c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40021000 	.word	0x40021000

08001ecc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08c      	sub	sp, #48	; 0x30
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001edc:	2300      	movs	r3, #0
 8001ede:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001ee2:	4b2d      	ldr	r3, [pc, #180]	; (8001f98 <HAL_InitTick+0xcc>)
 8001ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee6:	4a2c      	ldr	r2, [pc, #176]	; (8001f98 <HAL_InitTick+0xcc>)
 8001ee8:	f043 0310 	orr.w	r3, r3, #16
 8001eec:	6593      	str	r3, [r2, #88]	; 0x58
 8001eee:	4b2a      	ldr	r3, [pc, #168]	; (8001f98 <HAL_InitTick+0xcc>)
 8001ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef2:	f003 0310 	and.w	r3, r3, #16
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001efa:	f107 020c 	add.w	r2, r7, #12
 8001efe:	f107 0310 	add.w	r3, r7, #16
 8001f02:	4611      	mov	r1, r2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f003 fd47 	bl	8005998 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f0a:	f003 fd19 	bl	8005940 <HAL_RCC_GetPCLK1Freq>
 8001f0e:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f12:	4a22      	ldr	r2, [pc, #136]	; (8001f9c <HAL_InitTick+0xd0>)
 8001f14:	fba2 2303 	umull	r2, r3, r2, r3
 8001f18:	0c9b      	lsrs	r3, r3, #18
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f1e:	4b20      	ldr	r3, [pc, #128]	; (8001fa0 <HAL_InitTick+0xd4>)
 8001f20:	4a20      	ldr	r2, [pc, #128]	; (8001fa4 <HAL_InitTick+0xd8>)
 8001f22:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f24:	4b1e      	ldr	r3, [pc, #120]	; (8001fa0 <HAL_InitTick+0xd4>)
 8001f26:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f2a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f2c:	4a1c      	ldr	r2, [pc, #112]	; (8001fa0 <HAL_InitTick+0xd4>)
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f30:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f32:	4b1b      	ldr	r3, [pc, #108]	; (8001fa0 <HAL_InitTick+0xd4>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f38:	4b19      	ldr	r3, [pc, #100]	; (8001fa0 <HAL_InitTick+0xd4>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001f3e:	4818      	ldr	r0, [pc, #96]	; (8001fa0 <HAL_InitTick+0xd4>)
 8001f40:	f003 fff0 	bl	8005f24 <HAL_TIM_Base_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001f4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d11b      	bne.n	8001f8a <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001f52:	4813      	ldr	r0, [pc, #76]	; (8001fa0 <HAL_InitTick+0xd4>)
 8001f54:	f004 f8ae 	bl	80060b4 <HAL_TIM_Base_Start_IT>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001f5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d111      	bne.n	8001f8a <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f66:	2036      	movs	r0, #54	; 0x36
 8001f68:	f002 fa68 	bl	800443c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b0f      	cmp	r3, #15
 8001f70:	d808      	bhi.n	8001f84 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001f72:	2200      	movs	r2, #0
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	2036      	movs	r0, #54	; 0x36
 8001f78:	f002 fa46 	bl	8004408 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f7c:	4a0a      	ldr	r2, [pc, #40]	; (8001fa8 <HAL_InitTick+0xdc>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6013      	str	r3, [r2, #0]
 8001f82:	e002      	b.n	8001f8a <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001f8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3730      	adds	r7, #48	; 0x30
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	431bde83 	.word	0x431bde83
 8001fa0:	2000038c 	.word	0x2000038c
 8001fa4:	40001000 	.word	0x40001000
 8001fa8:	2000000c 	.word	0x2000000c

08001fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fb0:	e7fe      	b.n	8001fb0 <NMI_Handler+0x4>

08001fb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb6:	e7fe      	b.n	8001fb6 <HardFault_Handler+0x4>

08001fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fbc:	e7fe      	b.n	8001fbc <MemManage_Handler+0x4>

08001fbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc2:	e7fe      	b.n	8001fc2 <BusFault_Handler+0x4>

08001fc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc8:	e7fe      	b.n	8001fc8 <UsageFault_Handler+0x4>

08001fca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
	...

08002004 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002008:	4802      	ldr	r0, [pc, #8]	; (8002014 <DMA1_Channel1_IRQHandler+0x10>)
 800200a:	f002 fc08 	bl	800481e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	200002a4 	.word	0x200002a4

08002018 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800201c:	4802      	ldr	r0, [pc, #8]	; (8002028 <USART2_IRQHandler+0x10>)
 800201e:	f005 ff81 	bl	8007f24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000558 	.word	0x20000558

0800202c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8002030:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002034:	f002 fef6 	bl	8004e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002038:	bf00      	nop
 800203a:	bd80      	pop	{r7, pc}

0800203c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <TIM5_IRQHandler+0x10>)
 8002042:	f004 fb57 	bl	80066f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200004c0 	.word	0x200004c0

08002050 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <TIM6_DAC_IRQHandler+0x10>)
 8002056:	f004 fb4d 	bl	80066f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	2000038c 	.word	0x2000038c

08002064 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
	return 1;
 8002068:	2301      	movs	r3, #1
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <_kill>:

int _kill(int pid, int sig)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800207e:	f007 fe93 	bl	8009da8 <__errno>
 8002082:	4603      	mov	r3, r0
 8002084:	2216      	movs	r2, #22
 8002086:	601a      	str	r2, [r3, #0]
	return -1;
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
}
 800208c:	4618      	mov	r0, r3
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <_exit>:

void _exit (int status)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800209c:	f04f 31ff 	mov.w	r1, #4294967295
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ffe7 	bl	8002074 <_kill>
	while (1) {}		/* Make sure we hang here */
 80020a6:	e7fe      	b.n	80020a6 <_exit+0x12>

080020a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	e00a      	b.n	80020d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020ba:	f3af 8000 	nop.w
 80020be:	4601      	mov	r1, r0
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	1c5a      	adds	r2, r3, #1
 80020c4:	60ba      	str	r2, [r7, #8]
 80020c6:	b2ca      	uxtb	r2, r1
 80020c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	3301      	adds	r3, #1
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	dbf0      	blt.n	80020ba <_read+0x12>
	}

return len;
 80020d8:	687b      	ldr	r3, [r7, #4]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b086      	sub	sp, #24
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]
 80020f2:	e009      	b.n	8002108 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	1c5a      	adds	r2, r3, #1
 80020f8:	60ba      	str	r2, [r7, #8]
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	3301      	adds	r3, #1
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	429a      	cmp	r2, r3
 800210e:	dbf1      	blt.n	80020f4 <_write+0x12>
	}
	return len;
 8002110:	687b      	ldr	r3, [r7, #4]
}
 8002112:	4618      	mov	r0, r3
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <_close>:

int _close(int file)
{
 800211a:	b480      	push	{r7}
 800211c:	b083      	sub	sp, #12
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
	return -1;
 8002122:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
 800213a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002142:	605a      	str	r2, [r3, #4]
	return 0;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <_isatty>:

int _isatty(int file)
{
 8002152:	b480      	push	{r7}
 8002154:	b083      	sub	sp, #12
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
	return 1;
 800215a:	2301      	movs	r3, #1
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
	return 0;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
	...

08002184 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800218c:	4a14      	ldr	r2, [pc, #80]	; (80021e0 <_sbrk+0x5c>)
 800218e:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <_sbrk+0x60>)
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002198:	4b13      	ldr	r3, [pc, #76]	; (80021e8 <_sbrk+0x64>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d102      	bne.n	80021a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021a0:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <_sbrk+0x64>)
 80021a2:	4a12      	ldr	r2, [pc, #72]	; (80021ec <_sbrk+0x68>)
 80021a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021a6:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <_sbrk+0x64>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d207      	bcs.n	80021c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021b4:	f007 fdf8 	bl	8009da8 <__errno>
 80021b8:	4603      	mov	r3, r0
 80021ba:	220c      	movs	r2, #12
 80021bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
 80021c2:	e009      	b.n	80021d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021c4:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ca:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <_sbrk+0x64>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	4a05      	ldr	r2, [pc, #20]	; (80021e8 <_sbrk+0x64>)
 80021d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021d6:	68fb      	ldr	r3, [r7, #12]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20020000 	.word	0x20020000
 80021e4:	00000400 	.word	0x00000400
 80021e8:	200003d8 	.word	0x200003d8
 80021ec:	20000600 	.word	0x20000600

080021f0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80021f4:	4b06      	ldr	r3, [pc, #24]	; (8002210 <SystemInit+0x20>)
 80021f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021fa:	4a05      	ldr	r2, [pc, #20]	; (8002210 <SystemInit+0x20>)
 80021fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002200:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	e000ed00 	.word	0xe000ed00

08002214 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b09c      	sub	sp, #112	; 0x70
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800221a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002228:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	605a      	str	r2, [r3, #4]
 8002232:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002234:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	60da      	str	r2, [r3, #12]
 8002242:	611a      	str	r2, [r3, #16]
 8002244:	615a      	str	r2, [r3, #20]
 8002246:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002248:	1d3b      	adds	r3, r7, #4
 800224a:	2234      	movs	r2, #52	; 0x34
 800224c:	2100      	movs	r1, #0
 800224e:	4618      	mov	r0, r3
 8002250:	f007 fdd4 	bl	8009dfc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002254:	4b4d      	ldr	r3, [pc, #308]	; (800238c <MX_TIM1_Init+0x178>)
 8002256:	4a4e      	ldr	r2, [pc, #312]	; (8002390 <MX_TIM1_Init+0x17c>)
 8002258:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800225a:	4b4c      	ldr	r3, [pc, #304]	; (800238c <MX_TIM1_Init+0x178>)
 800225c:	2200      	movs	r2, #0
 800225e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002260:	4b4a      	ldr	r3, [pc, #296]	; (800238c <MX_TIM1_Init+0x178>)
 8002262:	2220      	movs	r2, #32
 8002264:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5311;
 8002266:	4b49      	ldr	r3, [pc, #292]	; (800238c <MX_TIM1_Init+0x178>)
 8002268:	f241 42bf 	movw	r2, #5311	; 0x14bf
 800226c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800226e:	4b47      	ldr	r3, [pc, #284]	; (800238c <MX_TIM1_Init+0x178>)
 8002270:	2200      	movs	r2, #0
 8002272:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002274:	4b45      	ldr	r3, [pc, #276]	; (800238c <MX_TIM1_Init+0x178>)
 8002276:	2200      	movs	r2, #0
 8002278:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800227a:	4b44      	ldr	r3, [pc, #272]	; (800238c <MX_TIM1_Init+0x178>)
 800227c:	2280      	movs	r2, #128	; 0x80
 800227e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002280:	4842      	ldr	r0, [pc, #264]	; (800238c <MX_TIM1_Init+0x178>)
 8002282:	f003 fe4f 	bl	8005f24 <HAL_TIM_Base_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800228c:	f7ff fa20 	bl	80016d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002290:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002294:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002296:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800229a:	4619      	mov	r1, r3
 800229c:	483b      	ldr	r0, [pc, #236]	; (800238c <MX_TIM1_Init+0x178>)
 800229e:	f004 fcbd 	bl	8006c1c <HAL_TIM_ConfigClockSource>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80022a8:	f7ff fa12 	bl	80016d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80022ac:	4837      	ldr	r0, [pc, #220]	; (800238c <MX_TIM1_Init+0x178>)
 80022ae:	f003 ff79 	bl	80061a4 <HAL_TIM_PWM_Init>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80022b8:	f7ff fa0a 	bl	80016d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022bc:	2300      	movs	r3, #0
 80022be:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80022c0:	2300      	movs	r3, #0
 80022c2:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80022c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80022cc:	4619      	mov	r1, r3
 80022ce:	482f      	ldr	r0, [pc, #188]	; (800238c <MX_TIM1_Init+0x178>)
 80022d0:	f005 fb38 	bl	8007944 <HAL_TIMEx_MasterConfigSynchronization>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80022da:	f7ff f9f9 	bl	80016d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022de:	2360      	movs	r3, #96	; 0x60
 80022e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 2656;
 80022e2:	f44f 6326 	mov.w	r3, #2656	; 0xa60
 80022e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022e8:	2300      	movs	r3, #0
 80022ea:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80022ec:	2300      	movs	r3, #0
 80022ee:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022f0:	2300      	movs	r3, #0
 80022f2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022f4:	2300      	movs	r3, #0
 80022f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022f8:	2300      	movs	r3, #0
 80022fa:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002300:	2200      	movs	r2, #0
 8002302:	4619      	mov	r1, r3
 8002304:	4821      	ldr	r0, [pc, #132]	; (800238c <MX_TIM1_Init+0x178>)
 8002306:	f004 fb75 	bl	80069f4 <HAL_TIM_PWM_ConfigChannel>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002310:	f7ff f9de 	bl	80016d0 <Error_Handler>
  }
  sConfigOC.Pulse = 2655;
 8002314:	f640 235f 	movw	r3, #2655	; 0xa5f
 8002318:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800231a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800231e:	2204      	movs	r2, #4
 8002320:	4619      	mov	r1, r3
 8002322:	481a      	ldr	r0, [pc, #104]	; (800238c <MX_TIM1_Init+0x178>)
 8002324:	f004 fb66 	bl	80069f4 <HAL_TIM_PWM_ConfigChannel>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 800232e:	f7ff f9cf 	bl	80016d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002332:	2300      	movs	r3, #0
 8002334:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002336:	2300      	movs	r3, #0
 8002338:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 205;
 800233e:	23cd      	movs	r3, #205	; 0xcd
 8002340:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002342:	2300      	movs	r3, #0
 8002344:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002346:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800234a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800234c:	2300      	movs	r3, #0
 800234e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002350:	2300      	movs	r3, #0
 8002352:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002354:	2300      	movs	r3, #0
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002358:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800235c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800235e:	2300      	movs	r3, #0
 8002360:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002362:	2300      	movs	r3, #0
 8002364:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002366:	2300      	movs	r3, #0
 8002368:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	4619      	mov	r1, r3
 800236e:	4807      	ldr	r0, [pc, #28]	; (800238c <MX_TIM1_Init+0x178>)
 8002370:	f005 fb7e 	bl	8007a70 <HAL_TIMEx_ConfigBreakDeadTime>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 800237a:	f7ff f9a9 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800237e:	4803      	ldr	r0, [pc, #12]	; (800238c <MX_TIM1_Init+0x178>)
 8002380:	f000 f98a 	bl	8002698 <HAL_TIM_MspPostInit>

}
 8002384:	bf00      	nop
 8002386:	3770      	adds	r7, #112	; 0x70
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	200003dc 	.word	0x200003dc
 8002390:	40012c00 	.word	0x40012c00

08002394 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b088      	sub	sp, #32
 8002398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800239a:	f107 0310 	add.w	r3, r7, #16
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	605a      	str	r2, [r3, #4]
 80023a4:	609a      	str	r2, [r3, #8]
 80023a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023a8:	1d3b      	adds	r3, r7, #4
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	605a      	str	r2, [r3, #4]
 80023b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023b2:	4b1e      	ldr	r3, [pc, #120]	; (800242c <MX_TIM2_Init+0x98>)
 80023b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80023ba:	4b1c      	ldr	r3, [pc, #112]	; (800242c <MX_TIM2_Init+0x98>)
 80023bc:	2200      	movs	r2, #0
 80023be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c0:	4b1a      	ldr	r3, [pc, #104]	; (800242c <MX_TIM2_Init+0x98>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1062;
 80023c6:	4b19      	ldr	r3, [pc, #100]	; (800242c <MX_TIM2_Init+0x98>)
 80023c8:	f240 4226 	movw	r2, #1062	; 0x426
 80023cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ce:	4b17      	ldr	r3, [pc, #92]	; (800242c <MX_TIM2_Init+0x98>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d4:	4b15      	ldr	r3, [pc, #84]	; (800242c <MX_TIM2_Init+0x98>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023da:	4814      	ldr	r0, [pc, #80]	; (800242c <MX_TIM2_Init+0x98>)
 80023dc:	f003 fda2 	bl	8005f24 <HAL_TIM_Base_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80023e6:	f7ff f973 	bl	80016d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023f0:	f107 0310 	add.w	r3, r7, #16
 80023f4:	4619      	mov	r1, r3
 80023f6:	480d      	ldr	r0, [pc, #52]	; (800242c <MX_TIM2_Init+0x98>)
 80023f8:	f004 fc10 	bl	8006c1c <HAL_TIM_ConfigClockSource>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002402:	f7ff f965 	bl	80016d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002406:	2320      	movs	r3, #32
 8002408:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800240a:	2300      	movs	r3, #0
 800240c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800240e:	1d3b      	adds	r3, r7, #4
 8002410:	4619      	mov	r1, r3
 8002412:	4806      	ldr	r0, [pc, #24]	; (800242c <MX_TIM2_Init+0x98>)
 8002414:	f005 fa96 	bl	8007944 <HAL_TIMEx_MasterConfigSynchronization>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800241e:	f7ff f957 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002422:	bf00      	nop
 8002424:	3720      	adds	r7, #32
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000428 	.word	0x20000428

08002430 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08c      	sub	sp, #48	; 0x30
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002436:	f107 030c 	add.w	r3, r7, #12
 800243a:	2224      	movs	r2, #36	; 0x24
 800243c:	2100      	movs	r1, #0
 800243e:	4618      	mov	r0, r3
 8002440:	f007 fcdc 	bl	8009dfc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002444:	463b      	mov	r3, r7
 8002446:	2200      	movs	r2, #0
 8002448:	601a      	str	r2, [r3, #0]
 800244a:	605a      	str	r2, [r3, #4]
 800244c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800244e:	4b21      	ldr	r3, [pc, #132]	; (80024d4 <MX_TIM3_Init+0xa4>)
 8002450:	4a21      	ldr	r2, [pc, #132]	; (80024d8 <MX_TIM3_Init+0xa8>)
 8002452:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002454:	4b1f      	ldr	r3, [pc, #124]	; (80024d4 <MX_TIM3_Init+0xa4>)
 8002456:	2200      	movs	r2, #0
 8002458:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800245a:	4b1e      	ldr	r3, [pc, #120]	; (80024d4 <MX_TIM3_Init+0xa4>)
 800245c:	2200      	movs	r2, #0
 800245e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002460:	4b1c      	ldr	r3, [pc, #112]	; (80024d4 <MX_TIM3_Init+0xa4>)
 8002462:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002466:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002468:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <MX_TIM3_Init+0xa4>)
 800246a:	2200      	movs	r2, #0
 800246c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800246e:	4b19      	ldr	r3, [pc, #100]	; (80024d4 <MX_TIM3_Init+0xa4>)
 8002470:	2200      	movs	r2, #0
 8002472:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002474:	2303      	movs	r3, #3
 8002476:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002478:	2300      	movs	r3, #0
 800247a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800247c:	2301      	movs	r3, #1
 800247e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002480:	2300      	movs	r3, #0
 8002482:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002488:	2300      	movs	r3, #0
 800248a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800248c:	2301      	movs	r3, #1
 800248e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002490:	2300      	movs	r3, #0
 8002492:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002494:	2300      	movs	r3, #0
 8002496:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002498:	f107 030c 	add.w	r3, r7, #12
 800249c:	4619      	mov	r1, r3
 800249e:	480d      	ldr	r0, [pc, #52]	; (80024d4 <MX_TIM3_Init+0xa4>)
 80024a0:	f003 fff4 	bl	800648c <HAL_TIM_Encoder_Init>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80024aa:	f7ff f911 	bl	80016d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ae:	2300      	movs	r3, #0
 80024b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024b6:	463b      	mov	r3, r7
 80024b8:	4619      	mov	r1, r3
 80024ba:	4806      	ldr	r0, [pc, #24]	; (80024d4 <MX_TIM3_Init+0xa4>)
 80024bc:	f005 fa42 	bl	8007944 <HAL_TIMEx_MasterConfigSynchronization>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80024c6:	f7ff f903 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80024ca:	bf00      	nop
 80024cc:	3730      	adds	r7, #48	; 0x30
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000474 	.word	0x20000474
 80024d8:	40000400 	.word	0x40000400

080024dc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024e2:	f107 0310 	add.w	r3, r7, #16
 80024e6:	2200      	movs	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	605a      	str	r2, [r3, #4]
 80024ec:	609a      	str	r2, [r3, #8]
 80024ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	605a      	str	r2, [r3, #4]
 80024f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80024fa:	4b1d      	ldr	r3, [pc, #116]	; (8002570 <MX_TIM5_Init+0x94>)
 80024fc:	4a1d      	ldr	r2, [pc, #116]	; (8002574 <MX_TIM5_Init+0x98>)
 80024fe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002500:	4b1b      	ldr	r3, [pc, #108]	; (8002570 <MX_TIM5_Init+0x94>)
 8002502:	2200      	movs	r2, #0
 8002504:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b1a      	ldr	r3, [pc, #104]	; (8002570 <MX_TIM5_Init+0x94>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1.6999999E7;
 800250c:	4b18      	ldr	r3, [pc, #96]	; (8002570 <MX_TIM5_Init+0x94>)
 800250e:	4a1a      	ldr	r2, [pc, #104]	; (8002578 <MX_TIM5_Init+0x9c>)
 8002510:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002512:	4b17      	ldr	r3, [pc, #92]	; (8002570 <MX_TIM5_Init+0x94>)
 8002514:	2200      	movs	r2, #0
 8002516:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002518:	4b15      	ldr	r3, [pc, #84]	; (8002570 <MX_TIM5_Init+0x94>)
 800251a:	2200      	movs	r2, #0
 800251c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800251e:	4814      	ldr	r0, [pc, #80]	; (8002570 <MX_TIM5_Init+0x94>)
 8002520:	f003 fd00 	bl	8005f24 <HAL_TIM_Base_Init>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800252a:	f7ff f8d1 	bl	80016d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800252e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002532:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002534:	f107 0310 	add.w	r3, r7, #16
 8002538:	4619      	mov	r1, r3
 800253a:	480d      	ldr	r0, [pc, #52]	; (8002570 <MX_TIM5_Init+0x94>)
 800253c:	f004 fb6e 	bl	8006c1c <HAL_TIM_ConfigClockSource>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002546:	f7ff f8c3 	bl	80016d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800254a:	2300      	movs	r3, #0
 800254c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	4619      	mov	r1, r3
 8002556:	4806      	ldr	r0, [pc, #24]	; (8002570 <MX_TIM5_Init+0x94>)
 8002558:	f005 f9f4 	bl	8007944 <HAL_TIMEx_MasterConfigSynchronization>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002562:	f7ff f8b5 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002566:	bf00      	nop
 8002568:	3720      	adds	r7, #32
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	200004c0 	.word	0x200004c0
 8002574:	40000c00 	.word	0x40000c00
 8002578:	0103663f 	.word	0x0103663f

0800257c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a1f      	ldr	r2, [pc, #124]	; (8002608 <HAL_TIM_Base_MspInit+0x8c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d10c      	bne.n	80025a8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800258e:	4b1f      	ldr	r3, [pc, #124]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 8002590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002592:	4a1e      	ldr	r2, [pc, #120]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 8002594:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002598:	6613      	str	r3, [r2, #96]	; 0x60
 800259a:	4b1c      	ldr	r3, [pc, #112]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 800259c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800259e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80025a6:	e02a      	b.n	80025fe <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM2)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b0:	d10c      	bne.n	80025cc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025b2:	4b16      	ldr	r3, [pc, #88]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 80025b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b6:	4a15      	ldr	r2, [pc, #84]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	6593      	str	r3, [r2, #88]	; 0x58
 80025be:	4b13      	ldr	r3, [pc, #76]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 80025c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	693b      	ldr	r3, [r7, #16]
}
 80025ca:	e018      	b.n	80025fe <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM5)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0f      	ldr	r2, [pc, #60]	; (8002610 <HAL_TIM_Base_MspInit+0x94>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d113      	bne.n	80025fe <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80025d6:	4b0d      	ldr	r3, [pc, #52]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 80025d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025da:	4a0c      	ldr	r2, [pc, #48]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 80025dc:	f043 0308 	orr.w	r3, r3, #8
 80025e0:	6593      	str	r3, [r2, #88]	; 0x58
 80025e2:	4b0a      	ldr	r3, [pc, #40]	; (800260c <HAL_TIM_Base_MspInit+0x90>)
 80025e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80025ee:	2200      	movs	r2, #0
 80025f0:	2100      	movs	r1, #0
 80025f2:	2032      	movs	r0, #50	; 0x32
 80025f4:	f001 ff08 	bl	8004408 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80025f8:	2032      	movs	r0, #50	; 0x32
 80025fa:	f001 ff1f 	bl	800443c <HAL_NVIC_EnableIRQ>
}
 80025fe:	bf00      	nop
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	40012c00 	.word	0x40012c00
 800260c:	40021000 	.word	0x40021000
 8002610:	40000c00 	.word	0x40000c00

08002614 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08a      	sub	sp, #40	; 0x28
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a17      	ldr	r2, [pc, #92]	; (8002690 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d128      	bne.n	8002688 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002636:	4b17      	ldr	r3, [pc, #92]	; (8002694 <HAL_TIM_Encoder_MspInit+0x80>)
 8002638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263a:	4a16      	ldr	r2, [pc, #88]	; (8002694 <HAL_TIM_Encoder_MspInit+0x80>)
 800263c:	f043 0302 	orr.w	r3, r3, #2
 8002640:	6593      	str	r3, [r2, #88]	; 0x58
 8002642:	4b14      	ldr	r3, [pc, #80]	; (8002694 <HAL_TIM_Encoder_MspInit+0x80>)
 8002644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800264e:	4b11      	ldr	r3, [pc, #68]	; (8002694 <HAL_TIM_Encoder_MspInit+0x80>)
 8002650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002652:	4a10      	ldr	r2, [pc, #64]	; (8002694 <HAL_TIM_Encoder_MspInit+0x80>)
 8002654:	f043 0301 	orr.w	r3, r3, #1
 8002658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800265a:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <HAL_TIM_Encoder_MspInit+0x80>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002666:	2350      	movs	r3, #80	; 0x50
 8002668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266a:	2302      	movs	r3, #2
 800266c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002672:	2300      	movs	r3, #0
 8002674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002676:	2302      	movs	r3, #2
 8002678:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267a:	f107 0314 	add.w	r3, r7, #20
 800267e:	4619      	mov	r1, r3
 8002680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002684:	f002 fa1a 	bl	8004abc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002688:	bf00      	nop
 800268a:	3728      	adds	r7, #40	; 0x28
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40000400 	.word	0x40000400
 8002694:	40021000 	.word	0x40021000

08002698 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a0:	f107 030c 	add.w	r3, r7, #12
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a12      	ldr	r2, [pc, #72]	; (8002700 <HAL_TIM_MspPostInit+0x68>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d11d      	bne.n	80026f6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ba:	4b12      	ldr	r3, [pc, #72]	; (8002704 <HAL_TIM_MspPostInit+0x6c>)
 80026bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026be:	4a11      	ldr	r2, [pc, #68]	; (8002704 <HAL_TIM_MspPostInit+0x6c>)
 80026c0:	f043 0301 	orr.w	r3, r3, #1
 80026c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026c6:	4b0f      	ldr	r3, [pc, #60]	; (8002704 <HAL_TIM_MspPostInit+0x6c>)
 80026c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	60bb      	str	r3, [r7, #8]
 80026d0:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 80026d2:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 80026d6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d8:	2302      	movs	r3, #2
 80026da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80026e4:	2306      	movs	r3, #6
 80026e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e8:	f107 030c 	add.w	r3, r7, #12
 80026ec:	4619      	mov	r1, r3
 80026ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026f2:	f002 f9e3 	bl	8004abc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80026f6:	bf00      	nop
 80026f8:	3720      	adds	r7, #32
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40012c00 	.word	0x40012c00
 8002704:	40021000 	.word	0x40021000

08002708 <HAL_UART_RxCpltCallback>:

/**
  * @brief  Function called at each new character received
  * @retval None
  */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8002710:	4b05      	ldr	r3, [pc, #20]	; (8002728 <HAL_UART_RxCpltCallback+0x20>)
 8002712:	2201      	movs	r2, #1
 8002714:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8002716:	2201      	movs	r2, #1
 8002718:	4904      	ldr	r1, [pc, #16]	; (800272c <HAL_UART_RxCpltCallback+0x24>)
 800271a:	4805      	ldr	r0, [pc, #20]	; (8002730 <HAL_UART_RxCpltCallback+0x28>)
 800271c:	f005 fbac 	bl	8007e78 <HAL_UART_Receive_IT>
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	2000050c 	.word	0x2000050c
 800272c:	20000510 	.word	0x20000510
 8002730:	20000558 	.word	0x20000558

08002734 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002738:	4b22      	ldr	r3, [pc, #136]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 800273a:	4a23      	ldr	r2, [pc, #140]	; (80027c8 <MX_USART2_UART_Init+0x94>)
 800273c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800273e:	4b21      	ldr	r3, [pc, #132]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 8002740:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002744:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002746:	4b1f      	ldr	r3, [pc, #124]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 8002748:	2200      	movs	r2, #0
 800274a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800274c:	4b1d      	ldr	r3, [pc, #116]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 800274e:	2200      	movs	r2, #0
 8002750:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002752:	4b1c      	ldr	r3, [pc, #112]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 8002754:	2200      	movs	r2, #0
 8002756:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002758:	4b1a      	ldr	r3, [pc, #104]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 800275a:	220c      	movs	r2, #12
 800275c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800275e:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 8002760:	2200      	movs	r2, #0
 8002762:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002764:	4b17      	ldr	r3, [pc, #92]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 8002766:	2200      	movs	r2, #0
 8002768:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800276a:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 800276c:	2200      	movs	r2, #0
 800276e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002770:	4b14      	ldr	r3, [pc, #80]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 8002772:	2200      	movs	r2, #0
 8002774:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002776:	4b13      	ldr	r3, [pc, #76]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 8002778:	2200      	movs	r2, #0
 800277a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800277c:	4811      	ldr	r0, [pc, #68]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 800277e:	f005 fa94 	bl	8007caa <HAL_UART_Init>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002788:	f7fe ffa2 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800278c:	2100      	movs	r1, #0
 800278e:	480d      	ldr	r0, [pc, #52]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 8002790:	f007 fa37 	bl	8009c02 <HAL_UARTEx_SetTxFifoThreshold>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800279a:	f7fe ff99 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800279e:	2100      	movs	r1, #0
 80027a0:	4808      	ldr	r0, [pc, #32]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 80027a2:	f007 fa6c 	bl	8009c7e <HAL_UARTEx_SetRxFifoThreshold>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80027ac:	f7fe ff90 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80027b0:	4804      	ldr	r0, [pc, #16]	; (80027c4 <MX_USART2_UART_Init+0x90>)
 80027b2:	f007 f9ed 	bl	8009b90 <HAL_UARTEx_DisableFifoMode>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80027bc:	f7fe ff88 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20000558 	.word	0x20000558
 80027c8:	40004400 	.word	0x40004400

080027cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b09e      	sub	sp, #120	; 0x78
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]
 80027e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027e4:	f107 0310 	add.w	r3, r7, #16
 80027e8:	2254      	movs	r2, #84	; 0x54
 80027ea:	2100      	movs	r1, #0
 80027ec:	4618      	mov	r0, r3
 80027ee:	f007 fb05 	bl	8009dfc <memset>
  if(uartHandle->Instance==USART2)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a23      	ldr	r2, [pc, #140]	; (8002884 <HAL_UART_MspInit+0xb8>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d13e      	bne.n	800287a <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80027fc:	2302      	movs	r3, #2
 80027fe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002800:	2300      	movs	r3, #0
 8002802:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002804:	f107 0310 	add.w	r3, r7, #16
 8002808:	4618      	mov	r0, r3
 800280a:	f003 f93d 	bl	8005a88 <HAL_RCCEx_PeriphCLKConfig>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002814:	f7fe ff5c 	bl	80016d0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002818:	4b1b      	ldr	r3, [pc, #108]	; (8002888 <HAL_UART_MspInit+0xbc>)
 800281a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281c:	4a1a      	ldr	r2, [pc, #104]	; (8002888 <HAL_UART_MspInit+0xbc>)
 800281e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002822:	6593      	str	r3, [r2, #88]	; 0x58
 8002824:	4b18      	ldr	r3, [pc, #96]	; (8002888 <HAL_UART_MspInit+0xbc>)
 8002826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002830:	4b15      	ldr	r3, [pc, #84]	; (8002888 <HAL_UART_MspInit+0xbc>)
 8002832:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002834:	4a14      	ldr	r2, [pc, #80]	; (8002888 <HAL_UART_MspInit+0xbc>)
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800283c:	4b12      	ldr	r3, [pc, #72]	; (8002888 <HAL_UART_MspInit+0xbc>)
 800283e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	60bb      	str	r3, [r7, #8]
 8002846:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002848:	230c      	movs	r3, #12
 800284a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284c:	2302      	movs	r3, #2
 800284e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002854:	2300      	movs	r3, #0
 8002856:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002858:	2307      	movs	r3, #7
 800285a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002860:	4619      	mov	r1, r3
 8002862:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002866:	f002 f929 	bl	8004abc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800286a:	2200      	movs	r2, #0
 800286c:	2100      	movs	r1, #0
 800286e:	2026      	movs	r0, #38	; 0x26
 8002870:	f001 fdca 	bl	8004408 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002874:	2026      	movs	r0, #38	; 0x26
 8002876:	f001 fde1 	bl	800443c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800287a:	bf00      	nop
 800287c:	3778      	adds	r7, #120	; 0x78
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40004400 	.word	0x40004400
 8002888:	40021000 	.word	0x40021000

0800288c <uartPrintADCValue>:
/* USER CODE BEGIN 1 */
/**
 *  @brief Allow to display the current value of the motor using the USART bus
 */
void uartPrintADCValue(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
	meanADCValue();
 8002890:	f7fe fcfe 	bl	8001290 <meanADCValue>
	sprintf(uartTxBuffer,"Current: %.2f A\r\n",hallCurrentValue);
 8002894:	4b09      	ldr	r3, [pc, #36]	; (80028bc <uartPrintADCValue+0x30>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4618      	mov	r0, r3
 800289a:	f7fd fe8d 	bl	80005b8 <__aeabi_f2d>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4907      	ldr	r1, [pc, #28]	; (80028c0 <uartPrintADCValue+0x34>)
 80028a4:	4807      	ldr	r0, [pc, #28]	; (80028c4 <uartPrintADCValue+0x38>)
 80028a6:	f007 ff4f 	bl	800a748 <siprintf>
	HAL_UART_Transmit(&huart2, uartTxBuffer, sizeof(uartTxBuffer), HAL_MAX_DELAY);
 80028aa:	f04f 33ff 	mov.w	r3, #4294967295
 80028ae:	2240      	movs	r2, #64	; 0x40
 80028b0:	4904      	ldr	r1, [pc, #16]	; (80028c4 <uartPrintADCValue+0x38>)
 80028b2:	4805      	ldr	r0, [pc, #20]	; (80028c8 <uartPrintADCValue+0x3c>)
 80028b4:	f005 fa49 	bl	8007d4a <HAL_UART_Transmit>

}
 80028b8:	bf00      	nop
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20000234 	.word	0x20000234
 80028c0:	0800e488 	.word	0x0800e488
 80028c4:	20000514 	.word	0x20000514
 80028c8:	20000558 	.word	0x20000558

080028cc <uartPrintSpeed>:

/**
 *  @brief Allow to display the speed value of the motor using the USART bus
 */
void uartPrintSpeed(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
	calcSpeed();
 80028d0:	f7ff f872 	bl	80019b8 <calcSpeed>
	sprintf(uartTxBuffer,"Speed: %.2f tr/min\r\n",speed);
 80028d4:	4b09      	ldr	r3, [pc, #36]	; (80028fc <uartPrintSpeed+0x30>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7fd fe6d 	bl	80005b8 <__aeabi_f2d>
 80028de:	4602      	mov	r2, r0
 80028e0:	460b      	mov	r3, r1
 80028e2:	4907      	ldr	r1, [pc, #28]	; (8002900 <uartPrintSpeed+0x34>)
 80028e4:	4807      	ldr	r0, [pc, #28]	; (8002904 <uartPrintSpeed+0x38>)
 80028e6:	f007 ff2f 	bl	800a748 <siprintf>
	HAL_UART_Transmit(&huart2, uartTxBuffer, sizeof(uartTxBuffer), HAL_MAX_DELAY);
 80028ea:	f04f 33ff 	mov.w	r3, #4294967295
 80028ee:	2240      	movs	r2, #64	; 0x40
 80028f0:	4904      	ldr	r1, [pc, #16]	; (8002904 <uartPrintSpeed+0x38>)
 80028f2:	4805      	ldr	r0, [pc, #20]	; (8002908 <uartPrintSpeed+0x3c>)
 80028f4:	f005 fa29 	bl	8007d4a <HAL_UART_Transmit>

}
 80028f8:	bf00      	nop
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	20000304 	.word	0x20000304
 8002900:	0800e49c 	.word	0x0800e49c
 8002904:	20000514 	.word	0x20000514
 8002908:	20000558 	.word	0x20000558

0800290c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800290c:	480d      	ldr	r0, [pc, #52]	; (8002944 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800290e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002910:	480d      	ldr	r0, [pc, #52]	; (8002948 <LoopForever+0x6>)
  ldr r1, =_edata
 8002912:	490e      	ldr	r1, [pc, #56]	; (800294c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002914:	4a0e      	ldr	r2, [pc, #56]	; (8002950 <LoopForever+0xe>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002918:	e002      	b.n	8002920 <LoopCopyDataInit>

0800291a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800291a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800291c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800291e:	3304      	adds	r3, #4

08002920 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002920:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002922:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002924:	d3f9      	bcc.n	800291a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002926:	4a0b      	ldr	r2, [pc, #44]	; (8002954 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002928:	4c0b      	ldr	r4, [pc, #44]	; (8002958 <LoopForever+0x16>)
  movs r3, #0
 800292a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800292c:	e001      	b.n	8002932 <LoopFillZerobss>

0800292e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800292e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002930:	3204      	adds	r2, #4

08002932 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002932:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002934:	d3fb      	bcc.n	800292e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002936:	f7ff fc5b 	bl	80021f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800293a:	f007 fa3b 	bl	8009db4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800293e:	f7fe fddb 	bl	80014f8 <main>

08002942 <LoopForever>:

LoopForever:
    b LoopForever
 8002942:	e7fe      	b.n	8002942 <LoopForever>
  ldr   r0, =_estack
 8002944:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002948:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800294c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002950:	0800ed10 	.word	0x0800ed10
  ldr r2, =_sbss
 8002954:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002958:	200005fc 	.word	0x200005fc

0800295c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800295c:	e7fe      	b.n	800295c <ADC1_2_IRQHandler>

0800295e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002964:	2300      	movs	r3, #0
 8002966:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002968:	2003      	movs	r0, #3
 800296a:	f001 fd42 	bl	80043f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800296e:	200f      	movs	r0, #15
 8002970:	f7ff faac 	bl	8001ecc <HAL_InitTick>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d002      	beq.n	8002980 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	71fb      	strb	r3, [r7, #7]
 800297e:	e001      	b.n	8002984 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002980:	f7ff fa80 	bl	8001e84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002984:	79fb      	ldrb	r3, [r7, #7]

}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002994:	4b05      	ldr	r3, [pc, #20]	; (80029ac <HAL_IncTick+0x1c>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <HAL_IncTick+0x20>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4413      	add	r3, r2
 800299e:	4a03      	ldr	r2, [pc, #12]	; (80029ac <HAL_IncTick+0x1c>)
 80029a0:	6013      	str	r3, [r2, #0]
}
 80029a2:	bf00      	nop
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	200005e8 	.word	0x200005e8
 80029b0:	20000010 	.word	0x20000010

080029b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return uwTick;
 80029b8:	4b03      	ldr	r3, [pc, #12]	; (80029c8 <HAL_GetTick+0x14>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	200005e8 	.word	0x200005e8

080029cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029d4:	f7ff ffee 	bl	80029b4 <HAL_GetTick>
 80029d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e4:	d004      	beq.n	80029f0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80029e6:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <HAL_Delay+0x40>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	4413      	add	r3, r2
 80029ee:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029f0:	bf00      	nop
 80029f2:	f7ff ffdf 	bl	80029b4 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d8f7      	bhi.n	80029f2 <HAL_Delay+0x26>
  {
  }
}
 8002a02:	bf00      	nop
 8002a04:	bf00      	nop
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000010 	.word	0x20000010

08002a10 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	431a      	orrs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	609a      	str	r2, [r3, #8]
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
 8002a3e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b087      	sub	sp, #28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
 8002a84:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	3360      	adds	r3, #96	; 0x60
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	4b08      	ldr	r3, [pc, #32]	; (8002abc <LL_ADC_SetOffset+0x44>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002ab0:	bf00      	nop
 8002ab2:	371c      	adds	r7, #28
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	03fff000 	.word	0x03fff000

08002ac0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3360      	adds	r3, #96	; 0x60
 8002ace:	461a      	mov	r2, r3
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	4413      	add	r3, r2
 8002ad6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b087      	sub	sp, #28
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	3360      	adds	r3, #96	; 0x60
 8002afc:	461a      	mov	r2, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	431a      	orrs	r2, r3
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002b16:	bf00      	nop
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr

08002b22 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b087      	sub	sp, #28
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3360      	adds	r3, #96	; 0x60
 8002b32:	461a      	mov	r2, r3
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	4413      	add	r3, r2
 8002b3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002b4c:	bf00      	nop
 8002b4e:	371c      	adds	r7, #28
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	3360      	adds	r3, #96	; 0x60
 8002b68:	461a      	mov	r2, r3
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002b82:	bf00      	nop
 8002b84:	371c      	adds	r7, #28
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b083      	sub	sp, #12
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
 8002b96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	615a      	str	r2, [r3, #20]
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d101      	bne.n	8002bcc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e000      	b.n	8002bce <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	b087      	sub	sp, #28
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	60f8      	str	r0, [r7, #12]
 8002be2:	60b9      	str	r1, [r7, #8]
 8002be4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	3330      	adds	r3, #48	; 0x30
 8002bea:	461a      	mov	r2, r3
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	0a1b      	lsrs	r3, r3, #8
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	f003 030c 	and.w	r3, r3, #12
 8002bf6:	4413      	add	r3, r2
 8002bf8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	211f      	movs	r1, #31
 8002c06:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	401a      	ands	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	0e9b      	lsrs	r3, r3, #26
 8002c12:	f003 011f 	and.w	r1, r3, #31
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c20:	431a      	orrs	r2, r3
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c26:	bf00      	nop
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b087      	sub	sp, #28
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	3314      	adds	r3, #20
 8002c42:	461a      	mov	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	0e5b      	lsrs	r3, r3, #25
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	f003 0304 	and.w	r3, r3, #4
 8002c4e:	4413      	add	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	0d1b      	lsrs	r3, r3, #20
 8002c5a:	f003 031f 	and.w	r3, r3, #31
 8002c5e:	2107      	movs	r1, #7
 8002c60:	fa01 f303 	lsl.w	r3, r1, r3
 8002c64:	43db      	mvns	r3, r3
 8002c66:	401a      	ands	r2, r3
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	0d1b      	lsrs	r3, r3, #20
 8002c6c:	f003 031f 	and.w	r3, r3, #31
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	fa01 f303 	lsl.w	r3, r1, r3
 8002c76:	431a      	orrs	r2, r3
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002c7c:	bf00      	nop
 8002c7e:	371c      	adds	r7, #28
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4a0f      	ldr	r2, [pc, #60]	; (8002cd4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d10a      	bne.n	8002cb2 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002cb0:	e00a      	b.n	8002cc8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cbe:	43db      	mvns	r3, r3
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002cc8:	bf00      	nop
 8002cca:	3714      	adds	r7, #20
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr
 8002cd4:	407f0000 	.word	0x407f0000

08002cd8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 031f 	and.w	r3, r3, #31
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002d04:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	6093      	str	r3, [r2, #8]
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d2c:	d101      	bne.n	8002d32 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e000      	b.n	8002d34 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002d50:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d54:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d7c:	d101      	bne.n	8002d82 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e000      	b.n	8002d84 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002da0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002da4:	f043 0201 	orr.w	r2, r3, #1
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002dcc:	f043 0202 	orr.w	r2, r3, #2
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <LL_ADC_IsEnabled+0x18>
 8002df4:	2301      	movs	r3, #1
 8002df6:	e000      	b.n	8002dfa <LL_ADC_IsEnabled+0x1a>
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d101      	bne.n	8002e1e <LL_ADC_IsDisableOngoing+0x18>
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e000      	b.n	8002e20 <LL_ADC_IsDisableOngoing+0x1a>
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e40:	f043 0204 	orr.w	r2, r3, #4
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 0304 	and.w	r3, r3, #4
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d101      	bne.n	8002e6c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e000      	b.n	8002e6e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f003 0308 	and.w	r3, r3, #8
 8002e8a:	2b08      	cmp	r3, #8
 8002e8c:	d101      	bne.n	8002e92 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e000      	b.n	8002e94 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ea0:	b590      	push	{r4, r7, lr}
 8002ea2:	b089      	sub	sp, #36	; 0x24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e1af      	b.n	800321a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d109      	bne.n	8002edc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f7fe f947 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff ff19 	bl	8002d18 <LL_ADC_IsDeepPowerDownEnabled>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d004      	beq.n	8002ef6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff feff 	bl	8002cf4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff ff34 	bl	8002d68 <LL_ADC_IsInternalRegulatorEnabled>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d115      	bne.n	8002f32 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff ff18 	bl	8002d40 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f10:	4b9f      	ldr	r3, [pc, #636]	; (8003190 <HAL_ADC_Init+0x2f0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	099b      	lsrs	r3, r3, #6
 8002f16:	4a9f      	ldr	r2, [pc, #636]	; (8003194 <HAL_ADC_Init+0x2f4>)
 8002f18:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1c:	099b      	lsrs	r3, r3, #6
 8002f1e:	3301      	adds	r3, #1
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f24:	e002      	b.n	8002f2c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1f9      	bne.n	8002f26 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff ff16 	bl	8002d68 <LL_ADC_IsInternalRegulatorEnabled>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10d      	bne.n	8002f5e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f46:	f043 0210 	orr.w	r2, r3, #16
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f52:	f043 0201 	orr.w	r2, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff ff76 	bl	8002e54 <LL_ADC_REG_IsConversionOngoing>
 8002f68:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6e:	f003 0310 	and.w	r3, r3, #16
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f040 8148 	bne.w	8003208 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f040 8144 	bne.w	8003208 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f84:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f88:	f043 0202 	orr.w	r2, r3, #2
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff ff23 	bl	8002de0 <LL_ADC_IsEnabled>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d141      	bne.n	8003024 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fa8:	d004      	beq.n	8002fb4 <HAL_ADC_Init+0x114>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a7a      	ldr	r2, [pc, #488]	; (8003198 <HAL_ADC_Init+0x2f8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d10f      	bne.n	8002fd4 <HAL_ADC_Init+0x134>
 8002fb4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002fb8:	f7ff ff12 	bl	8002de0 <LL_ADC_IsEnabled>
 8002fbc:	4604      	mov	r4, r0
 8002fbe:	4876      	ldr	r0, [pc, #472]	; (8003198 <HAL_ADC_Init+0x2f8>)
 8002fc0:	f7ff ff0e 	bl	8002de0 <LL_ADC_IsEnabled>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	4323      	orrs	r3, r4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	bf0c      	ite	eq
 8002fcc:	2301      	moveq	r3, #1
 8002fce:	2300      	movne	r3, #0
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	e012      	b.n	8002ffa <HAL_ADC_Init+0x15a>
 8002fd4:	4871      	ldr	r0, [pc, #452]	; (800319c <HAL_ADC_Init+0x2fc>)
 8002fd6:	f7ff ff03 	bl	8002de0 <LL_ADC_IsEnabled>
 8002fda:	4604      	mov	r4, r0
 8002fdc:	4870      	ldr	r0, [pc, #448]	; (80031a0 <HAL_ADC_Init+0x300>)
 8002fde:	f7ff feff 	bl	8002de0 <LL_ADC_IsEnabled>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	431c      	orrs	r4, r3
 8002fe6:	486f      	ldr	r0, [pc, #444]	; (80031a4 <HAL_ADC_Init+0x304>)
 8002fe8:	f7ff fefa 	bl	8002de0 <LL_ADC_IsEnabled>
 8002fec:	4603      	mov	r3, r0
 8002fee:	4323      	orrs	r3, r4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	bf0c      	ite	eq
 8002ff4:	2301      	moveq	r3, #1
 8002ff6:	2300      	movne	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d012      	beq.n	8003024 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003006:	d004      	beq.n	8003012 <HAL_ADC_Init+0x172>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a62      	ldr	r2, [pc, #392]	; (8003198 <HAL_ADC_Init+0x2f8>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d101      	bne.n	8003016 <HAL_ADC_Init+0x176>
 8003012:	4a65      	ldr	r2, [pc, #404]	; (80031a8 <HAL_ADC_Init+0x308>)
 8003014:	e000      	b.n	8003018 <HAL_ADC_Init+0x178>
 8003016:	4a65      	ldr	r2, [pc, #404]	; (80031ac <HAL_ADC_Init+0x30c>)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	4619      	mov	r1, r3
 800301e:	4610      	mov	r0, r2
 8003020:	f7ff fcf6 	bl	8002a10 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7f5b      	ldrb	r3, [r3, #29]
 8003028:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800302e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003034:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800303a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003042:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003044:	4313      	orrs	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800304e:	2b01      	cmp	r3, #1
 8003050:	d106      	bne.n	8003060 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003056:	3b01      	subs	r3, #1
 8003058:	045b      	lsls	r3, r3, #17
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4313      	orrs	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003064:	2b00      	cmp	r3, #0
 8003066:	d009      	beq.n	800307c <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003074:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	4313      	orrs	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68da      	ldr	r2, [r3, #12]
 8003082:	4b4b      	ldr	r3, [pc, #300]	; (80031b0 <HAL_ADC_Init+0x310>)
 8003084:	4013      	ands	r3, r2
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6812      	ldr	r2, [r2, #0]
 800308a:	69b9      	ldr	r1, [r7, #24]
 800308c:	430b      	orrs	r3, r1
 800308e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff fed2 	bl	8002e54 <LL_ADC_REG_IsConversionOngoing>
 80030b0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff fedf 	bl	8002e7a <LL_ADC_INJ_IsConversionOngoing>
 80030bc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d17f      	bne.n	80031c4 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d17c      	bne.n	80031c4 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80030ce:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030d6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80030d8:	4313      	orrs	r3, r2
 80030da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80030e6:	f023 0302 	bic.w	r3, r3, #2
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6812      	ldr	r2, [r2, #0]
 80030ee:	69b9      	ldr	r1, [r7, #24]
 80030f0:	430b      	orrs	r3, r1
 80030f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d017      	beq.n	800312c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	691a      	ldr	r2, [r3, #16]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800310a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003114:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003118:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	6911      	ldr	r1, [r2, #16]
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	6812      	ldr	r2, [r2, #0]
 8003124:	430b      	orrs	r3, r1
 8003126:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800312a:	e013      	b.n	8003154 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	691a      	ldr	r2, [r3, #16]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800313a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800314c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003150:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800315a:	2b01      	cmp	r3, #1
 800315c:	d12a      	bne.n	80031b4 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003168:	f023 0304 	bic.w	r3, r3, #4
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003174:	4311      	orrs	r1, r2
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800317a:	4311      	orrs	r1, r2
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003180:	430a      	orrs	r2, r1
 8003182:	431a      	orrs	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f042 0201 	orr.w	r2, r2, #1
 800318c:	611a      	str	r2, [r3, #16]
 800318e:	e019      	b.n	80031c4 <HAL_ADC_Init+0x324>
 8003190:	20000008 	.word	0x20000008
 8003194:	053e2d63 	.word	0x053e2d63
 8003198:	50000100 	.word	0x50000100
 800319c:	50000400 	.word	0x50000400
 80031a0:	50000500 	.word	0x50000500
 80031a4:	50000600 	.word	0x50000600
 80031a8:	50000300 	.word	0x50000300
 80031ac:	50000700 	.word	0x50000700
 80031b0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	691a      	ldr	r2, [r3, #16]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0201 	bic.w	r2, r2, #1
 80031c2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d10c      	bne.n	80031e6 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d2:	f023 010f 	bic.w	r1, r3, #15
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	1e5a      	subs	r2, r3, #1
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	631a      	str	r2, [r3, #48]	; 0x30
 80031e4:	e007      	b.n	80031f6 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 020f 	bic.w	r2, r2, #15
 80031f4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031fa:	f023 0303 	bic.w	r3, r3, #3
 80031fe:	f043 0201 	orr.w	r2, r3, #1
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	65da      	str	r2, [r3, #92]	; 0x5c
 8003206:	e007      	b.n	8003218 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800320c:	f043 0210 	orr.w	r2, r3, #16
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003218:	7ffb      	ldrb	r3, [r7, #31]
}
 800321a:	4618      	mov	r0, r3
 800321c:	3724      	adds	r7, #36	; 0x24
 800321e:	46bd      	mov	sp, r7
 8003220:	bd90      	pop	{r4, r7, pc}
 8003222:	bf00      	nop

08003224 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003238:	d004      	beq.n	8003244 <HAL_ADC_Start_DMA+0x20>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a5a      	ldr	r2, [pc, #360]	; (80033a8 <HAL_ADC_Start_DMA+0x184>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d101      	bne.n	8003248 <HAL_ADC_Start_DMA+0x24>
 8003244:	4b59      	ldr	r3, [pc, #356]	; (80033ac <HAL_ADC_Start_DMA+0x188>)
 8003246:	e000      	b.n	800324a <HAL_ADC_Start_DMA+0x26>
 8003248:	4b59      	ldr	r3, [pc, #356]	; (80033b0 <HAL_ADC_Start_DMA+0x18c>)
 800324a:	4618      	mov	r0, r3
 800324c:	f7ff fd44 	bl	8002cd8 <LL_ADC_GetMultimode>
 8003250:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fdfc 	bl	8002e54 <LL_ADC_REG_IsConversionOngoing>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	f040 809b 	bne.w	800339a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800326a:	2b01      	cmp	r3, #1
 800326c:	d101      	bne.n	8003272 <HAL_ADC_Start_DMA+0x4e>
 800326e:	2302      	movs	r3, #2
 8003270:	e096      	b.n	80033a0 <HAL_ADC_Start_DMA+0x17c>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a4d      	ldr	r2, [pc, #308]	; (80033b4 <HAL_ADC_Start_DMA+0x190>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d008      	beq.n	8003296 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	2b05      	cmp	r3, #5
 800328e:	d002      	beq.n	8003296 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	2b09      	cmp	r3, #9
 8003294:	d17a      	bne.n	800338c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f000 fcec 	bl	8003c74 <ADC_Enable>
 800329c:	4603      	mov	r3, r0
 800329e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80032a0:	7dfb      	ldrb	r3, [r7, #23]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d16d      	bne.n	8003382 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032aa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032ae:	f023 0301 	bic.w	r3, r3, #1
 80032b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a3a      	ldr	r2, [pc, #232]	; (80033a8 <HAL_ADC_Start_DMA+0x184>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d009      	beq.n	80032d8 <HAL_ADC_Start_DMA+0xb4>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a3b      	ldr	r2, [pc, #236]	; (80033b8 <HAL_ADC_Start_DMA+0x194>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d002      	beq.n	80032d4 <HAL_ADC_Start_DMA+0xb0>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	e003      	b.n	80032dc <HAL_ADC_Start_DMA+0xb8>
 80032d4:	4b39      	ldr	r3, [pc, #228]	; (80033bc <HAL_ADC_Start_DMA+0x198>)
 80032d6:	e001      	b.n	80032dc <HAL_ADC_Start_DMA+0xb8>
 80032d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032dc:	68fa      	ldr	r2, [r7, #12]
 80032de:	6812      	ldr	r2, [r2, #0]
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d002      	beq.n	80032ea <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d105      	bne.n	80032f6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d006      	beq.n	8003310 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003306:	f023 0206 	bic.w	r2, r3, #6
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	661a      	str	r2, [r3, #96]	; 0x60
 800330e:	e002      	b.n	8003316 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331a:	4a29      	ldr	r2, [pc, #164]	; (80033c0 <HAL_ADC_Start_DMA+0x19c>)
 800331c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003322:	4a28      	ldr	r2, [pc, #160]	; (80033c4 <HAL_ADC_Start_DMA+0x1a0>)
 8003324:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800332a:	4a27      	ldr	r2, [pc, #156]	; (80033c8 <HAL_ADC_Start_DMA+0x1a4>)
 800332c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	221c      	movs	r2, #28
 8003334:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f042 0210 	orr.w	r2, r2, #16
 800334c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68da      	ldr	r2, [r3, #12]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f042 0201 	orr.w	r2, r2, #1
 800335c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	3340      	adds	r3, #64	; 0x40
 8003368:	4619      	mov	r1, r3
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f001 f91b 	bl	80045a8 <HAL_DMA_Start_IT>
 8003372:	4603      	mov	r3, r0
 8003374:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff fd56 	bl	8002e2c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003380:	e00d      	b.n	800339e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800338a:	e008      	b.n	800339e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003398:	e001      	b.n	800339e <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800339a:	2302      	movs	r3, #2
 800339c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800339e:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	50000100 	.word	0x50000100
 80033ac:	50000300 	.word	0x50000300
 80033b0:	50000700 	.word	0x50000700
 80033b4:	50000600 	.word	0x50000600
 80033b8:	50000500 	.word	0x50000500
 80033bc:	50000400 	.word	0x50000400
 80033c0:	08003df7 	.word	0x08003df7
 80033c4:	08003ecf 	.word	0x08003ecf
 80033c8:	08003eeb 	.word	0x08003eeb

080033cc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b0b6      	sub	sp, #216	; 0xd8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033fe:	2300      	movs	r3, #0
 8003400:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800340e:	2b01      	cmp	r3, #1
 8003410:	d102      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x24>
 8003412:	2302      	movs	r3, #2
 8003414:	f000 bc13 	b.w	8003c3e <HAL_ADC_ConfigChannel+0x84a>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff fd15 	bl	8002e54 <LL_ADC_REG_IsConversionOngoing>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	f040 83f3 	bne.w	8003c18 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6818      	ldr	r0, [r3, #0]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	6859      	ldr	r1, [r3, #4]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	461a      	mov	r2, r3
 8003440:	f7ff fbcb 	bl	8002bda <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff fd03 	bl	8002e54 <LL_ADC_REG_IsConversionOngoing>
 800344e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff fd0f 	bl	8002e7a <LL_ADC_INJ_IsConversionOngoing>
 800345c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003460:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003464:	2b00      	cmp	r3, #0
 8003466:	f040 81d9 	bne.w	800381c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800346a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800346e:	2b00      	cmp	r3, #0
 8003470:	f040 81d4 	bne.w	800381c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800347c:	d10f      	bne.n	800349e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6818      	ldr	r0, [r3, #0]
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2200      	movs	r2, #0
 8003488:	4619      	mov	r1, r3
 800348a:	f7ff fbd2 	bl	8002c32 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff fb79 	bl	8002b8e <LL_ADC_SetSamplingTimeCommonConfig>
 800349c:	e00e      	b.n	80034bc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6818      	ldr	r0, [r3, #0]
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	6819      	ldr	r1, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	461a      	mov	r2, r3
 80034ac:	f7ff fbc1 	bl	8002c32 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2100      	movs	r1, #0
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff fb69 	bl	8002b8e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	695a      	ldr	r2, [r3, #20]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	08db      	lsrs	r3, r3, #3
 80034c8:	f003 0303 	and.w	r3, r3, #3
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d022      	beq.n	8003524 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6818      	ldr	r0, [r3, #0]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	6919      	ldr	r1, [r3, #16]
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80034ee:	f7ff fac3 	bl	8002a78 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6818      	ldr	r0, [r3, #0]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	6919      	ldr	r1, [r3, #16]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	699b      	ldr	r3, [r3, #24]
 80034fe:	461a      	mov	r2, r3
 8003500:	f7ff fb0f 	bl	8002b22 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6818      	ldr	r0, [r3, #0]
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	6919      	ldr	r1, [r3, #16]
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	7f1b      	ldrb	r3, [r3, #28]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d102      	bne.n	800351a <HAL_ADC_ConfigChannel+0x126>
 8003514:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003518:	e000      	b.n	800351c <HAL_ADC_ConfigChannel+0x128>
 800351a:	2300      	movs	r3, #0
 800351c:	461a      	mov	r2, r3
 800351e:	f7ff fb1b 	bl	8002b58 <LL_ADC_SetOffsetSaturation>
 8003522:	e17b      	b.n	800381c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2100      	movs	r1, #0
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff fac8 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003530:	4603      	mov	r3, r0
 8003532:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10a      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x15c>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2100      	movs	r1, #0
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff fabd 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003546:	4603      	mov	r3, r0
 8003548:	0e9b      	lsrs	r3, r3, #26
 800354a:	f003 021f 	and.w	r2, r3, #31
 800354e:	e01e      	b.n	800358e <HAL_ADC_ConfigChannel+0x19a>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2100      	movs	r1, #0
 8003556:	4618      	mov	r0, r3
 8003558:	f7ff fab2 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 800355c:	4603      	mov	r3, r0
 800355e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003566:	fa93 f3a3 	rbit	r3, r3
 800356a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800356e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003572:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003576:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800357e:	2320      	movs	r3, #32
 8003580:	e004      	b.n	800358c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003582:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003586:	fab3 f383 	clz	r3, r3
 800358a:	b2db      	uxtb	r3, r3
 800358c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003596:	2b00      	cmp	r3, #0
 8003598:	d105      	bne.n	80035a6 <HAL_ADC_ConfigChannel+0x1b2>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	0e9b      	lsrs	r3, r3, #26
 80035a0:	f003 031f 	and.w	r3, r3, #31
 80035a4:	e018      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x1e4>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80035b2:	fa93 f3a3 	rbit	r3, r3
 80035b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80035ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80035be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80035c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80035ca:	2320      	movs	r3, #32
 80035cc:	e004      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80035ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80035d2:	fab3 f383 	clz	r3, r3
 80035d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80035d8:	429a      	cmp	r2, r3
 80035da:	d106      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2200      	movs	r2, #0
 80035e2:	2100      	movs	r1, #0
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff fa81 	bl	8002aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2101      	movs	r1, #1
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff fa65 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 80035f6:	4603      	mov	r3, r0
 80035f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10a      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x222>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2101      	movs	r1, #1
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff fa5a 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 800360c:	4603      	mov	r3, r0
 800360e:	0e9b      	lsrs	r3, r3, #26
 8003610:	f003 021f 	and.w	r2, r3, #31
 8003614:	e01e      	b.n	8003654 <HAL_ADC_ConfigChannel+0x260>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2101      	movs	r1, #1
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff fa4f 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003622:	4603      	mov	r3, r0
 8003624:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003628:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800362c:	fa93 f3a3 	rbit	r3, r3
 8003630:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003634:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003638:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800363c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003644:	2320      	movs	r3, #32
 8003646:	e004      	b.n	8003652 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003648:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800364c:	fab3 f383 	clz	r3, r3
 8003650:	b2db      	uxtb	r3, r3
 8003652:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800365c:	2b00      	cmp	r3, #0
 800365e:	d105      	bne.n	800366c <HAL_ADC_ConfigChannel+0x278>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	0e9b      	lsrs	r3, r3, #26
 8003666:	f003 031f 	and.w	r3, r3, #31
 800366a:	e018      	b.n	800369e <HAL_ADC_ConfigChannel+0x2aa>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003674:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003678:	fa93 f3a3 	rbit	r3, r3
 800367c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003680:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003684:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003688:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800368c:	2b00      	cmp	r3, #0
 800368e:	d101      	bne.n	8003694 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003690:	2320      	movs	r3, #32
 8003692:	e004      	b.n	800369e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003694:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003698:	fab3 f383 	clz	r3, r3
 800369c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800369e:	429a      	cmp	r2, r3
 80036a0:	d106      	bne.n	80036b0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2200      	movs	r2, #0
 80036a8:	2101      	movs	r1, #1
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fa1e 	bl	8002aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2102      	movs	r1, #2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff fa02 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 80036bc:	4603      	mov	r3, r0
 80036be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10a      	bne.n	80036dc <HAL_ADC_ConfigChannel+0x2e8>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2102      	movs	r1, #2
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7ff f9f7 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 80036d2:	4603      	mov	r3, r0
 80036d4:	0e9b      	lsrs	r3, r3, #26
 80036d6:	f003 021f 	and.w	r2, r3, #31
 80036da:	e01e      	b.n	800371a <HAL_ADC_ConfigChannel+0x326>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2102      	movs	r1, #2
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff f9ec 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 80036e8:	4603      	mov	r3, r0
 80036ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036f2:	fa93 f3a3 	rbit	r3, r3
 80036f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80036fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80036fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003702:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800370a:	2320      	movs	r3, #32
 800370c:	e004      	b.n	8003718 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800370e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003712:	fab3 f383 	clz	r3, r3
 8003716:	b2db      	uxtb	r3, r3
 8003718:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003722:	2b00      	cmp	r3, #0
 8003724:	d105      	bne.n	8003732 <HAL_ADC_ConfigChannel+0x33e>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	0e9b      	lsrs	r3, r3, #26
 800372c:	f003 031f 	and.w	r3, r3, #31
 8003730:	e016      	b.n	8003760 <HAL_ADC_ConfigChannel+0x36c>
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800373e:	fa93 f3a3 	rbit	r3, r3
 8003742:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003744:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003746:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800374a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003752:	2320      	movs	r3, #32
 8003754:	e004      	b.n	8003760 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003756:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800375a:	fab3 f383 	clz	r3, r3
 800375e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003760:	429a      	cmp	r2, r3
 8003762:	d106      	bne.n	8003772 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2200      	movs	r2, #0
 800376a:	2102      	movs	r1, #2
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff f9bd 	bl	8002aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2103      	movs	r1, #3
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff f9a1 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 800377e:	4603      	mov	r3, r0
 8003780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10a      	bne.n	800379e <HAL_ADC_ConfigChannel+0x3aa>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2103      	movs	r1, #3
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff f996 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 8003794:	4603      	mov	r3, r0
 8003796:	0e9b      	lsrs	r3, r3, #26
 8003798:	f003 021f 	and.w	r2, r3, #31
 800379c:	e017      	b.n	80037ce <HAL_ADC_ConfigChannel+0x3da>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2103      	movs	r1, #3
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff f98b 	bl	8002ac0 <LL_ADC_GetOffsetChannel>
 80037aa:	4603      	mov	r3, r0
 80037ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037b0:	fa93 f3a3 	rbit	r3, r3
 80037b4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80037b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037b8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80037ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d101      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80037c0:	2320      	movs	r3, #32
 80037c2:	e003      	b.n	80037cc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80037c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037c6:	fab3 f383 	clz	r3, r3
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d105      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x3f2>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	0e9b      	lsrs	r3, r3, #26
 80037e0:	f003 031f 	and.w	r3, r3, #31
 80037e4:	e011      	b.n	800380a <HAL_ADC_ConfigChannel+0x416>
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037ee:	fa93 f3a3 	rbit	r3, r3
 80037f2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80037f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037f6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80037f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80037fe:	2320      	movs	r3, #32
 8003800:	e003      	b.n	800380a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003802:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003804:	fab3 f383 	clz	r3, r3
 8003808:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800380a:	429a      	cmp	r2, r3
 800380c:	d106      	bne.n	800381c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2200      	movs	r2, #0
 8003814:	2103      	movs	r1, #3
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff f968 	bl	8002aec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff fadd 	bl	8002de0 <LL_ADC_IsEnabled>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	f040 813d 	bne.w	8003aa8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6818      	ldr	r0, [r3, #0]
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	6819      	ldr	r1, [r3, #0]
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	461a      	mov	r2, r3
 800383c:	f7ff fa24 	bl	8002c88 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	4aa2      	ldr	r2, [pc, #648]	; (8003ad0 <HAL_ADC_ConfigChannel+0x6dc>)
 8003846:	4293      	cmp	r3, r2
 8003848:	f040 812e 	bne.w	8003aa8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10b      	bne.n	8003874 <HAL_ADC_ConfigChannel+0x480>
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	0e9b      	lsrs	r3, r3, #26
 8003862:	3301      	adds	r3, #1
 8003864:	f003 031f 	and.w	r3, r3, #31
 8003868:	2b09      	cmp	r3, #9
 800386a:	bf94      	ite	ls
 800386c:	2301      	movls	r3, #1
 800386e:	2300      	movhi	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	e019      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x4b4>
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800387c:	fa93 f3a3 	rbit	r3, r3
 8003880:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003882:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003884:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003886:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800388c:	2320      	movs	r3, #32
 800388e:	e003      	b.n	8003898 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003890:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003892:	fab3 f383 	clz	r3, r3
 8003896:	b2db      	uxtb	r3, r3
 8003898:	3301      	adds	r3, #1
 800389a:	f003 031f 	and.w	r3, r3, #31
 800389e:	2b09      	cmp	r3, #9
 80038a0:	bf94      	ite	ls
 80038a2:	2301      	movls	r3, #1
 80038a4:	2300      	movhi	r3, #0
 80038a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d079      	beq.n	80039a0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d107      	bne.n	80038c8 <HAL_ADC_ConfigChannel+0x4d4>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	0e9b      	lsrs	r3, r3, #26
 80038be:	3301      	adds	r3, #1
 80038c0:	069b      	lsls	r3, r3, #26
 80038c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038c6:	e015      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x500>
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038d0:	fa93 f3a3 	rbit	r3, r3
 80038d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80038d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038d8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80038da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d101      	bne.n	80038e4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80038e0:	2320      	movs	r3, #32
 80038e2:	e003      	b.n	80038ec <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80038e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038e6:	fab3 f383 	clz	r3, r3
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	3301      	adds	r3, #1
 80038ee:	069b      	lsls	r3, r3, #26
 80038f0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d109      	bne.n	8003914 <HAL_ADC_ConfigChannel+0x520>
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	0e9b      	lsrs	r3, r3, #26
 8003906:	3301      	adds	r3, #1
 8003908:	f003 031f 	and.w	r3, r3, #31
 800390c:	2101      	movs	r1, #1
 800390e:	fa01 f303 	lsl.w	r3, r1, r3
 8003912:	e017      	b.n	8003944 <HAL_ADC_ConfigChannel+0x550>
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800391c:	fa93 f3a3 	rbit	r3, r3
 8003920:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003922:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003924:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003926:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003928:	2b00      	cmp	r3, #0
 800392a:	d101      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800392c:	2320      	movs	r3, #32
 800392e:	e003      	b.n	8003938 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003932:	fab3 f383 	clz	r3, r3
 8003936:	b2db      	uxtb	r3, r3
 8003938:	3301      	adds	r3, #1
 800393a:	f003 031f 	and.w	r3, r3, #31
 800393e:	2101      	movs	r1, #1
 8003940:	fa01 f303 	lsl.w	r3, r1, r3
 8003944:	ea42 0103 	orr.w	r1, r2, r3
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10a      	bne.n	800396a <HAL_ADC_ConfigChannel+0x576>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	0e9b      	lsrs	r3, r3, #26
 800395a:	3301      	adds	r3, #1
 800395c:	f003 021f 	and.w	r2, r3, #31
 8003960:	4613      	mov	r3, r2
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	4413      	add	r3, r2
 8003966:	051b      	lsls	r3, r3, #20
 8003968:	e018      	b.n	800399c <HAL_ADC_ConfigChannel+0x5a8>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003972:	fa93 f3a3 	rbit	r3, r3
 8003976:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800397a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800397c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003982:	2320      	movs	r3, #32
 8003984:	e003      	b.n	800398e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003988:	fab3 f383 	clz	r3, r3
 800398c:	b2db      	uxtb	r3, r3
 800398e:	3301      	adds	r3, #1
 8003990:	f003 021f 	and.w	r2, r3, #31
 8003994:	4613      	mov	r3, r2
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	4413      	add	r3, r2
 800399a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800399c:	430b      	orrs	r3, r1
 800399e:	e07e      	b.n	8003a9e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d107      	bne.n	80039bc <HAL_ADC_ConfigChannel+0x5c8>
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	0e9b      	lsrs	r3, r3, #26
 80039b2:	3301      	adds	r3, #1
 80039b4:	069b      	lsls	r3, r3, #26
 80039b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80039ba:	e015      	b.n	80039e8 <HAL_ADC_ConfigChannel+0x5f4>
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c4:	fa93 f3a3 	rbit	r3, r3
 80039c8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80039ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039cc:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80039ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80039d4:	2320      	movs	r3, #32
 80039d6:	e003      	b.n	80039e0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80039d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039da:	fab3 f383 	clz	r3, r3
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	3301      	adds	r3, #1
 80039e2:	069b      	lsls	r3, r3, #26
 80039e4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d109      	bne.n	8003a08 <HAL_ADC_ConfigChannel+0x614>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	0e9b      	lsrs	r3, r3, #26
 80039fa:	3301      	adds	r3, #1
 80039fc:	f003 031f 	and.w	r3, r3, #31
 8003a00:	2101      	movs	r1, #1
 8003a02:	fa01 f303 	lsl.w	r3, r1, r3
 8003a06:	e017      	b.n	8003a38 <HAL_ADC_ConfigChannel+0x644>
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	fa93 f3a3 	rbit	r3, r3
 8003a14:	61fb      	str	r3, [r7, #28]
  return result;
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003a20:	2320      	movs	r3, #32
 8003a22:	e003      	b.n	8003a2c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	fab3 f383 	clz	r3, r3
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	f003 031f 	and.w	r3, r3, #31
 8003a32:	2101      	movs	r1, #1
 8003a34:	fa01 f303 	lsl.w	r3, r1, r3
 8003a38:	ea42 0103 	orr.w	r1, r2, r3
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10d      	bne.n	8003a64 <HAL_ADC_ConfigChannel+0x670>
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	0e9b      	lsrs	r3, r3, #26
 8003a4e:	3301      	adds	r3, #1
 8003a50:	f003 021f 	and.w	r2, r3, #31
 8003a54:	4613      	mov	r3, r2
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	4413      	add	r3, r2
 8003a5a:	3b1e      	subs	r3, #30
 8003a5c:	051b      	lsls	r3, r3, #20
 8003a5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a62:	e01b      	b.n	8003a9c <HAL_ADC_ConfigChannel+0x6a8>
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	fa93 f3a3 	rbit	r3, r3
 8003a70:	613b      	str	r3, [r7, #16]
  return result;
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003a7c:	2320      	movs	r3, #32
 8003a7e:	e003      	b.n	8003a88 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	fab3 f383 	clz	r3, r3
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	3301      	adds	r3, #1
 8003a8a:	f003 021f 	and.w	r2, r3, #31
 8003a8e:	4613      	mov	r3, r2
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	4413      	add	r3, r2
 8003a94:	3b1e      	subs	r3, #30
 8003a96:	051b      	lsls	r3, r3, #20
 8003a98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a9c:	430b      	orrs	r3, r1
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	6892      	ldr	r2, [r2, #8]
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	f7ff f8c5 	bl	8002c32 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	4b09      	ldr	r3, [pc, #36]	; (8003ad4 <HAL_ADC_ConfigChannel+0x6e0>)
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 80be 	beq.w	8003c32 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003abe:	d004      	beq.n	8003aca <HAL_ADC_ConfigChannel+0x6d6>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a04      	ldr	r2, [pc, #16]	; (8003ad8 <HAL_ADC_ConfigChannel+0x6e4>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d10a      	bne.n	8003ae0 <HAL_ADC_ConfigChannel+0x6ec>
 8003aca:	4b04      	ldr	r3, [pc, #16]	; (8003adc <HAL_ADC_ConfigChannel+0x6e8>)
 8003acc:	e009      	b.n	8003ae2 <HAL_ADC_ConfigChannel+0x6ee>
 8003ace:	bf00      	nop
 8003ad0:	407f0000 	.word	0x407f0000
 8003ad4:	80080000 	.word	0x80080000
 8003ad8:	50000100 	.word	0x50000100
 8003adc:	50000300 	.word	0x50000300
 8003ae0:	4b59      	ldr	r3, [pc, #356]	; (8003c48 <HAL_ADC_ConfigChannel+0x854>)
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fe ffba 	bl	8002a5c <LL_ADC_GetCommonPathInternalCh>
 8003ae8:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a56      	ldr	r2, [pc, #344]	; (8003c4c <HAL_ADC_ConfigChannel+0x858>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d004      	beq.n	8003b00 <HAL_ADC_ConfigChannel+0x70c>
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a55      	ldr	r2, [pc, #340]	; (8003c50 <HAL_ADC_ConfigChannel+0x85c>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d13a      	bne.n	8003b76 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003b00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d134      	bne.n	8003b76 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b14:	d005      	beq.n	8003b22 <HAL_ADC_ConfigChannel+0x72e>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a4e      	ldr	r2, [pc, #312]	; (8003c54 <HAL_ADC_ConfigChannel+0x860>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	f040 8085 	bne.w	8003c2c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b2a:	d004      	beq.n	8003b36 <HAL_ADC_ConfigChannel+0x742>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a49      	ldr	r2, [pc, #292]	; (8003c58 <HAL_ADC_ConfigChannel+0x864>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d101      	bne.n	8003b3a <HAL_ADC_ConfigChannel+0x746>
 8003b36:	4a49      	ldr	r2, [pc, #292]	; (8003c5c <HAL_ADC_ConfigChannel+0x868>)
 8003b38:	e000      	b.n	8003b3c <HAL_ADC_ConfigChannel+0x748>
 8003b3a:	4a43      	ldr	r2, [pc, #268]	; (8003c48 <HAL_ADC_ConfigChannel+0x854>)
 8003b3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b40:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f7fe ff75 	bl	8002a36 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b4c:	4b44      	ldr	r3, [pc, #272]	; (8003c60 <HAL_ADC_ConfigChannel+0x86c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	099b      	lsrs	r3, r3, #6
 8003b52:	4a44      	ldr	r2, [pc, #272]	; (8003c64 <HAL_ADC_ConfigChannel+0x870>)
 8003b54:	fba2 2303 	umull	r2, r3, r2, r3
 8003b58:	099b      	lsrs	r3, r3, #6
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	4413      	add	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003b66:	e002      	b.n	8003b6e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1f9      	bne.n	8003b68 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b74:	e05a      	b.n	8003c2c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a3b      	ldr	r2, [pc, #236]	; (8003c68 <HAL_ADC_ConfigChannel+0x874>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d125      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x7d8>
 8003b80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d11f      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a31      	ldr	r2, [pc, #196]	; (8003c58 <HAL_ADC_ConfigChannel+0x864>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d104      	bne.n	8003ba0 <HAL_ADC_ConfigChannel+0x7ac>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a34      	ldr	r2, [pc, #208]	; (8003c6c <HAL_ADC_ConfigChannel+0x878>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d047      	beq.n	8003c30 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ba8:	d004      	beq.n	8003bb4 <HAL_ADC_ConfigChannel+0x7c0>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a2a      	ldr	r2, [pc, #168]	; (8003c58 <HAL_ADC_ConfigChannel+0x864>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d101      	bne.n	8003bb8 <HAL_ADC_ConfigChannel+0x7c4>
 8003bb4:	4a29      	ldr	r2, [pc, #164]	; (8003c5c <HAL_ADC_ConfigChannel+0x868>)
 8003bb6:	e000      	b.n	8003bba <HAL_ADC_ConfigChannel+0x7c6>
 8003bb8:	4a23      	ldr	r2, [pc, #140]	; (8003c48 <HAL_ADC_ConfigChannel+0x854>)
 8003bba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003bbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4610      	mov	r0, r2
 8003bc6:	f7fe ff36 	bl	8002a36 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003bca:	e031      	b.n	8003c30 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a27      	ldr	r2, [pc, #156]	; (8003c70 <HAL_ADC_ConfigChannel+0x87c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d12d      	bne.n	8003c32 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003bd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003bda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d127      	bne.n	8003c32 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a1c      	ldr	r2, [pc, #112]	; (8003c58 <HAL_ADC_ConfigChannel+0x864>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d022      	beq.n	8003c32 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003bf4:	d004      	beq.n	8003c00 <HAL_ADC_ConfigChannel+0x80c>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a17      	ldr	r2, [pc, #92]	; (8003c58 <HAL_ADC_ConfigChannel+0x864>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d101      	bne.n	8003c04 <HAL_ADC_ConfigChannel+0x810>
 8003c00:	4a16      	ldr	r2, [pc, #88]	; (8003c5c <HAL_ADC_ConfigChannel+0x868>)
 8003c02:	e000      	b.n	8003c06 <HAL_ADC_ConfigChannel+0x812>
 8003c04:	4a10      	ldr	r2, [pc, #64]	; (8003c48 <HAL_ADC_ConfigChannel+0x854>)
 8003c06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c0e:	4619      	mov	r1, r3
 8003c10:	4610      	mov	r0, r2
 8003c12:	f7fe ff10 	bl	8002a36 <LL_ADC_SetCommonPathInternalCh>
 8003c16:	e00c      	b.n	8003c32 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c1c:	f043 0220 	orr.w	r2, r3, #32
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003c2a:	e002      	b.n	8003c32 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c2c:	bf00      	nop
 8003c2e:	e000      	b.n	8003c32 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c30:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003c3a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	37d8      	adds	r7, #216	; 0xd8
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	50000700 	.word	0x50000700
 8003c4c:	c3210000 	.word	0xc3210000
 8003c50:	90c00010 	.word	0x90c00010
 8003c54:	50000600 	.word	0x50000600
 8003c58:	50000100 	.word	0x50000100
 8003c5c:	50000300 	.word	0x50000300
 8003c60:	20000008 	.word	0x20000008
 8003c64:	053e2d63 	.word	0x053e2d63
 8003c68:	c7520000 	.word	0xc7520000
 8003c6c:	50000500 	.word	0x50000500
 8003c70:	cb840000 	.word	0xcb840000

08003c74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7ff f8ad 	bl	8002de0 <LL_ADC_IsEnabled>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d14d      	bne.n	8003d28 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	4b28      	ldr	r3, [pc, #160]	; (8003d34 <ADC_Enable+0xc0>)
 8003c94:	4013      	ands	r3, r2
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00d      	beq.n	8003cb6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9e:	f043 0210 	orr.w	r2, r3, #16
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003caa:	f043 0201 	orr.w	r2, r3, #1
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e039      	b.n	8003d2a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7ff f868 	bl	8002d90 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003cc0:	f7fe fe78 	bl	80029b4 <HAL_GetTick>
 8003cc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cc6:	e028      	b.n	8003d1a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7ff f887 	bl	8002de0 <LL_ADC_IsEnabled>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d104      	bne.n	8003ce2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff f857 	bl	8002d90 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ce2:	f7fe fe67 	bl	80029b4 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d914      	bls.n	8003d1a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d00d      	beq.n	8003d1a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d02:	f043 0210 	orr.w	r2, r3, #16
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d0e:	f043 0201 	orr.w	r2, r3, #1
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e007      	b.n	8003d2a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d1cf      	bne.n	8003cc8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	8000003f 	.word	0x8000003f

08003d38 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7ff f85e 	bl	8002e06 <LL_ADC_IsDisableOngoing>
 8003d4a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7ff f845 	bl	8002de0 <LL_ADC_IsEnabled>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d047      	beq.n	8003dec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d144      	bne.n	8003dec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 030d 	and.w	r3, r3, #13
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d10c      	bne.n	8003d8a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff f81f 	bl	8002db8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2203      	movs	r2, #3
 8003d80:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d82:	f7fe fe17 	bl	80029b4 <HAL_GetTick>
 8003d86:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d88:	e029      	b.n	8003dde <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8e:	f043 0210 	orr.w	r2, r3, #16
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d9a:	f043 0201 	orr.w	r2, r3, #1
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e023      	b.n	8003dee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003da6:	f7fe fe05 	bl	80029b4 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d914      	bls.n	8003dde <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00d      	beq.n	8003dde <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc6:	f043 0210 	orr.w	r2, r3, #16
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dd2:	f043 0201 	orr.w	r2, r3, #1
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e007      	b.n	8003dee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1dc      	bne.n	8003da6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b084      	sub	sp, #16
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e02:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e08:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d14b      	bne.n	8003ea8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e14:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0308 	and.w	r3, r3, #8
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d021      	beq.n	8003e6e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fe fec0 	bl	8002bb4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d032      	beq.n	8003ea0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d12b      	bne.n	8003ea0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d11f      	bne.n	8003ea0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e64:	f043 0201 	orr.w	r2, r3, #1
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003e6c:	e018      	b.n	8003ea0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d111      	bne.n	8003ea0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d105      	bne.n	8003ea0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e98:	f043 0201 	orr.w	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7fd f9dd 	bl	8001260 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ea6:	e00e      	b.n	8003ec6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eac:	f003 0310 	and.w	r3, r3, #16
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f7ff fa93 	bl	80033e0 <HAL_ADC_ErrorCallback>
}
 8003eba:	e004      	b.n	8003ec6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	4798      	blx	r3
}
 8003ec6:	bf00      	nop
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f7ff fa75 	bl	80033cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ee2:	bf00      	nop
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b084      	sub	sp, #16
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003efc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f08:	f043 0204 	orr.w	r2, r3, #4
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f7ff fa65 	bl	80033e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f16:	bf00      	nop
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <LL_ADC_IsEnabled>:
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d101      	bne.n	8003f36 <LL_ADC_IsEnabled+0x18>
 8003f32:	2301      	movs	r3, #1
 8003f34:	e000      	b.n	8003f38 <LL_ADC_IsEnabled+0x1a>
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <LL_ADC_StartCalibration>:
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003f56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003f60:	4313      	orrs	r3, r2
 8003f62:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	609a      	str	r2, [r3, #8]
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <LL_ADC_IsCalibrationOnGoing>:
{
 8003f76:	b480      	push	{r7}
 8003f78:	b083      	sub	sp, #12
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f8a:	d101      	bne.n	8003f90 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e000      	b.n	8003f92 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <LL_ADC_REG_IsConversionOngoing>:
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	b083      	sub	sp, #12
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f003 0304 	and.w	r3, r3, #4
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	d101      	bne.n	8003fb6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d101      	bne.n	8003fe0 <HAL_ADCEx_Calibration_Start+0x1c>
 8003fdc:	2302      	movs	r3, #2
 8003fde:	e04d      	b.n	800407c <HAL_ADCEx_Calibration_Start+0xb8>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f7ff fea5 	bl	8003d38 <ADC_Disable>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d136      	bne.n	8004066 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ffc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004000:	f023 0302 	bic.w	r3, r3, #2
 8004004:	f043 0202 	orr.w	r2, r3, #2
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6839      	ldr	r1, [r7, #0]
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff ff96 	bl	8003f44 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004018:	e014      	b.n	8004044 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	3301      	adds	r3, #1
 800401e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	4a18      	ldr	r2, [pc, #96]	; (8004084 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d90d      	bls.n	8004044 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800402c:	f023 0312 	bic.w	r3, r3, #18
 8004030:	f043 0210 	orr.w	r2, r3, #16
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e01b      	b.n	800407c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4618      	mov	r0, r3
 800404a:	f7ff ff94 	bl	8003f76 <LL_ADC_IsCalibrationOnGoing>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1e2      	bne.n	800401a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004058:	f023 0303 	bic.w	r3, r3, #3
 800405c:	f043 0201 	orr.w	r2, r3, #1
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	65da      	str	r2, [r3, #92]	; 0x5c
 8004064:	e005      	b.n	8004072 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800406a:	f043 0210 	orr.w	r2, r3, #16
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800407a:	7bfb      	ldrb	r3, [r7, #15]
}
 800407c:	4618      	mov	r0, r3
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	0004de01 	.word	0x0004de01

08004088 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004088:	b590      	push	{r4, r7, lr}
 800408a:	b0a1      	sub	sp, #132	; 0x84
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004092:	2300      	movs	r3, #0
 8004094:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d101      	bne.n	80040a6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80040a2:	2302      	movs	r3, #2
 80040a4:	e0e7      	b.n	8004276 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80040ae:	2300      	movs	r3, #0
 80040b0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80040b2:	2300      	movs	r3, #0
 80040b4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040be:	d102      	bne.n	80040c6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80040c0:	4b6f      	ldr	r3, [pc, #444]	; (8004280 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80040c2:	60bb      	str	r3, [r7, #8]
 80040c4:	e009      	b.n	80040da <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a6e      	ldr	r2, [pc, #440]	; (8004284 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d102      	bne.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80040d0:	4b6d      	ldr	r3, [pc, #436]	; (8004288 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80040d2:	60bb      	str	r3, [r7, #8]
 80040d4:	e001      	b.n	80040da <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10b      	bne.n	80040f8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e4:	f043 0220 	orr.w	r2, r3, #32
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0be      	b.n	8004276 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7ff ff4f 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 8004100:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4618      	mov	r0, r3
 8004108:	f7ff ff49 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	f040 80a0 	bne.w	8004254 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004114:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004116:	2b00      	cmp	r3, #0
 8004118:	f040 809c 	bne.w	8004254 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004124:	d004      	beq.n	8004130 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a55      	ldr	r2, [pc, #340]	; (8004280 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d101      	bne.n	8004134 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004130:	4b56      	ldr	r3, [pc, #344]	; (800428c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004132:	e000      	b.n	8004136 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004134:	4b56      	ldr	r3, [pc, #344]	; (8004290 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004136:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d04b      	beq.n	80041d8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004140:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	6859      	ldr	r1, [r3, #4]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004152:	035b      	lsls	r3, r3, #13
 8004154:	430b      	orrs	r3, r1
 8004156:	431a      	orrs	r2, r3
 8004158:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800415a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004164:	d004      	beq.n	8004170 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a45      	ldr	r2, [pc, #276]	; (8004280 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d10f      	bne.n	8004190 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004170:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004174:	f7ff fed3 	bl	8003f1e <LL_ADC_IsEnabled>
 8004178:	4604      	mov	r4, r0
 800417a:	4841      	ldr	r0, [pc, #260]	; (8004280 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800417c:	f7ff fecf 	bl	8003f1e <LL_ADC_IsEnabled>
 8004180:	4603      	mov	r3, r0
 8004182:	4323      	orrs	r3, r4
 8004184:	2b00      	cmp	r3, #0
 8004186:	bf0c      	ite	eq
 8004188:	2301      	moveq	r3, #1
 800418a:	2300      	movne	r3, #0
 800418c:	b2db      	uxtb	r3, r3
 800418e:	e012      	b.n	80041b6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004190:	483c      	ldr	r0, [pc, #240]	; (8004284 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004192:	f7ff fec4 	bl	8003f1e <LL_ADC_IsEnabled>
 8004196:	4604      	mov	r4, r0
 8004198:	483b      	ldr	r0, [pc, #236]	; (8004288 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800419a:	f7ff fec0 	bl	8003f1e <LL_ADC_IsEnabled>
 800419e:	4603      	mov	r3, r0
 80041a0:	431c      	orrs	r4, r3
 80041a2:	483c      	ldr	r0, [pc, #240]	; (8004294 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80041a4:	f7ff febb 	bl	8003f1e <LL_ADC_IsEnabled>
 80041a8:	4603      	mov	r3, r0
 80041aa:	4323      	orrs	r3, r4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	bf0c      	ite	eq
 80041b0:	2301      	moveq	r3, #1
 80041b2:	2300      	movne	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d056      	beq.n	8004268 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80041ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80041c2:	f023 030f 	bic.w	r3, r3, #15
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	6811      	ldr	r1, [r2, #0]
 80041ca:	683a      	ldr	r2, [r7, #0]
 80041cc:	6892      	ldr	r2, [r2, #8]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	431a      	orrs	r2, r3
 80041d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041d4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041d6:	e047      	b.n	8004268 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80041d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041e2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041ec:	d004      	beq.n	80041f8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a23      	ldr	r2, [pc, #140]	; (8004280 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d10f      	bne.n	8004218 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80041f8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80041fc:	f7ff fe8f 	bl	8003f1e <LL_ADC_IsEnabled>
 8004200:	4604      	mov	r4, r0
 8004202:	481f      	ldr	r0, [pc, #124]	; (8004280 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004204:	f7ff fe8b 	bl	8003f1e <LL_ADC_IsEnabled>
 8004208:	4603      	mov	r3, r0
 800420a:	4323      	orrs	r3, r4
 800420c:	2b00      	cmp	r3, #0
 800420e:	bf0c      	ite	eq
 8004210:	2301      	moveq	r3, #1
 8004212:	2300      	movne	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	e012      	b.n	800423e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004218:	481a      	ldr	r0, [pc, #104]	; (8004284 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800421a:	f7ff fe80 	bl	8003f1e <LL_ADC_IsEnabled>
 800421e:	4604      	mov	r4, r0
 8004220:	4819      	ldr	r0, [pc, #100]	; (8004288 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004222:	f7ff fe7c 	bl	8003f1e <LL_ADC_IsEnabled>
 8004226:	4603      	mov	r3, r0
 8004228:	431c      	orrs	r4, r3
 800422a:	481a      	ldr	r0, [pc, #104]	; (8004294 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800422c:	f7ff fe77 	bl	8003f1e <LL_ADC_IsEnabled>
 8004230:	4603      	mov	r3, r0
 8004232:	4323      	orrs	r3, r4
 8004234:	2b00      	cmp	r3, #0
 8004236:	bf0c      	ite	eq
 8004238:	2301      	moveq	r3, #1
 800423a:	2300      	movne	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d012      	beq.n	8004268 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004242:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800424a:	f023 030f 	bic.w	r3, r3, #15
 800424e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004250:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004252:	e009      	b.n	8004268 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004258:	f043 0220 	orr.w	r2, r3, #32
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004266:	e000      	b.n	800426a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004268:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004272:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004276:	4618      	mov	r0, r3
 8004278:	3784      	adds	r7, #132	; 0x84
 800427a:	46bd      	mov	sp, r7
 800427c:	bd90      	pop	{r4, r7, pc}
 800427e:	bf00      	nop
 8004280:	50000100 	.word	0x50000100
 8004284:	50000400 	.word	0x50000400
 8004288:	50000500 	.word	0x50000500
 800428c:	50000300 	.word	0x50000300
 8004290:	50000700 	.word	0x50000700
 8004294:	50000600 	.word	0x50000600

08004298 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f003 0307 	and.w	r3, r3, #7
 80042a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042a8:	4b0c      	ldr	r3, [pc, #48]	; (80042dc <__NVIC_SetPriorityGrouping+0x44>)
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80042b4:	4013      	ands	r3, r2
 80042b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80042c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042ca:	4a04      	ldr	r2, [pc, #16]	; (80042dc <__NVIC_SetPriorityGrouping+0x44>)
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	60d3      	str	r3, [r2, #12]
}
 80042d0:	bf00      	nop
 80042d2:	3714      	adds	r7, #20
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	e000ed00 	.word	0xe000ed00

080042e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042e4:	4b04      	ldr	r3, [pc, #16]	; (80042f8 <__NVIC_GetPriorityGrouping+0x18>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	0a1b      	lsrs	r3, r3, #8
 80042ea:	f003 0307 	and.w	r3, r3, #7
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	e000ed00 	.word	0xe000ed00

080042fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	4603      	mov	r3, r0
 8004304:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430a:	2b00      	cmp	r3, #0
 800430c:	db0b      	blt.n	8004326 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800430e:	79fb      	ldrb	r3, [r7, #7]
 8004310:	f003 021f 	and.w	r2, r3, #31
 8004314:	4907      	ldr	r1, [pc, #28]	; (8004334 <__NVIC_EnableIRQ+0x38>)
 8004316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431a:	095b      	lsrs	r3, r3, #5
 800431c:	2001      	movs	r0, #1
 800431e:	fa00 f202 	lsl.w	r2, r0, r2
 8004322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	e000e100 	.word	0xe000e100

08004338 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	4603      	mov	r3, r0
 8004340:	6039      	str	r1, [r7, #0]
 8004342:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004348:	2b00      	cmp	r3, #0
 800434a:	db0a      	blt.n	8004362 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	b2da      	uxtb	r2, r3
 8004350:	490c      	ldr	r1, [pc, #48]	; (8004384 <__NVIC_SetPriority+0x4c>)
 8004352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004356:	0112      	lsls	r2, r2, #4
 8004358:	b2d2      	uxtb	r2, r2
 800435a:	440b      	add	r3, r1
 800435c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004360:	e00a      	b.n	8004378 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	4908      	ldr	r1, [pc, #32]	; (8004388 <__NVIC_SetPriority+0x50>)
 8004368:	79fb      	ldrb	r3, [r7, #7]
 800436a:	f003 030f 	and.w	r3, r3, #15
 800436e:	3b04      	subs	r3, #4
 8004370:	0112      	lsls	r2, r2, #4
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	440b      	add	r3, r1
 8004376:	761a      	strb	r2, [r3, #24]
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	e000e100 	.word	0xe000e100
 8004388:	e000ed00 	.word	0xe000ed00

0800438c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800438c:	b480      	push	{r7}
 800438e:	b089      	sub	sp, #36	; 0x24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	f1c3 0307 	rsb	r3, r3, #7
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	bf28      	it	cs
 80043aa:	2304      	movcs	r3, #4
 80043ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	3304      	adds	r3, #4
 80043b2:	2b06      	cmp	r3, #6
 80043b4:	d902      	bls.n	80043bc <NVIC_EncodePriority+0x30>
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	3b03      	subs	r3, #3
 80043ba:	e000      	b.n	80043be <NVIC_EncodePriority+0x32>
 80043bc:	2300      	movs	r3, #0
 80043be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043c0:	f04f 32ff 	mov.w	r2, #4294967295
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ca:	43da      	mvns	r2, r3
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	401a      	ands	r2, r3
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043d4:	f04f 31ff 	mov.w	r1, #4294967295
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	fa01 f303 	lsl.w	r3, r1, r3
 80043de:	43d9      	mvns	r1, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043e4:	4313      	orrs	r3, r2
         );
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3724      	adds	r7, #36	; 0x24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b082      	sub	sp, #8
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7ff ff4c 	bl	8004298 <__NVIC_SetPriorityGrouping>
}
 8004400:	bf00      	nop
 8004402:	3708      	adds	r7, #8
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	4603      	mov	r3, r0
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
 8004414:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004416:	f7ff ff63 	bl	80042e0 <__NVIC_GetPriorityGrouping>
 800441a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	68b9      	ldr	r1, [r7, #8]
 8004420:	6978      	ldr	r0, [r7, #20]
 8004422:	f7ff ffb3 	bl	800438c <NVIC_EncodePriority>
 8004426:	4602      	mov	r2, r0
 8004428:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800442c:	4611      	mov	r1, r2
 800442e:	4618      	mov	r0, r3
 8004430:	f7ff ff82 	bl	8004338 <__NVIC_SetPriority>
}
 8004434:	bf00      	nop
 8004436:	3718      	adds	r7, #24
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	4603      	mov	r3, r0
 8004444:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444a:	4618      	mov	r0, r3
 800444c:	f7ff ff56 	bl	80042fc <__NVIC_EnableIRQ>
}
 8004450:	bf00      	nop
 8004452:	3708      	adds	r7, #8
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e08d      	b.n	8004586 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	461a      	mov	r2, r3
 8004470:	4b47      	ldr	r3, [pc, #284]	; (8004590 <HAL_DMA_Init+0x138>)
 8004472:	429a      	cmp	r2, r3
 8004474:	d80f      	bhi.n	8004496 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	4b45      	ldr	r3, [pc, #276]	; (8004594 <HAL_DMA_Init+0x13c>)
 800447e:	4413      	add	r3, r2
 8004480:	4a45      	ldr	r2, [pc, #276]	; (8004598 <HAL_DMA_Init+0x140>)
 8004482:	fba2 2303 	umull	r2, r3, r2, r3
 8004486:	091b      	lsrs	r3, r3, #4
 8004488:	009a      	lsls	r2, r3, #2
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a42      	ldr	r2, [pc, #264]	; (800459c <HAL_DMA_Init+0x144>)
 8004492:	641a      	str	r2, [r3, #64]	; 0x40
 8004494:	e00e      	b.n	80044b4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	461a      	mov	r2, r3
 800449c:	4b40      	ldr	r3, [pc, #256]	; (80045a0 <HAL_DMA_Init+0x148>)
 800449e:	4413      	add	r3, r2
 80044a0:	4a3d      	ldr	r2, [pc, #244]	; (8004598 <HAL_DMA_Init+0x140>)
 80044a2:	fba2 2303 	umull	r2, r3, r2, r3
 80044a6:	091b      	lsrs	r3, r3, #4
 80044a8:	009a      	lsls	r2, r3, #2
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a3c      	ldr	r2, [pc, #240]	; (80045a4 <HAL_DMA_Init+0x14c>)
 80044b2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2202      	movs	r2, #2
 80044b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80044ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80044d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 fa76 	bl	80049f8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004514:	d102      	bne.n	800451c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004524:	b2d2      	uxtb	r2, r2
 8004526:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004530:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d010      	beq.n	800455c <HAL_DMA_Init+0x104>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	2b04      	cmp	r3, #4
 8004540:	d80c      	bhi.n	800455c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fa96 	bl	8004a74 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004558:	605a      	str	r2, [r3, #4]
 800455a:	e008      	b.n	800456e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	40020407 	.word	0x40020407
 8004594:	bffdfff8 	.word	0xbffdfff8
 8004598:	cccccccd 	.word	0xcccccccd
 800459c:	40020000 	.word	0x40020000
 80045a0:	bffdfbf8 	.word	0xbffdfbf8
 80045a4:	40020400 	.word	0x40020400

080045a8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
 80045b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045b6:	2300      	movs	r3, #0
 80045b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d101      	bne.n	80045c8 <HAL_DMA_Start_IT+0x20>
 80045c4:	2302      	movs	r3, #2
 80045c6:	e066      	b.n	8004696 <HAL_DMA_Start_IT+0xee>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d155      	bne.n	8004688 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2202      	movs	r2, #2
 80045e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 0201 	bic.w	r2, r2, #1
 80045f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	68b9      	ldr	r1, [r7, #8]
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 f9bb 	bl	800497c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460a:	2b00      	cmp	r3, #0
 800460c:	d008      	beq.n	8004620 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 020e 	orr.w	r2, r2, #14
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	e00f      	b.n	8004640 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 0204 	bic.w	r2, r2, #4
 800462e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 020a 	orr.w	r2, r2, #10
 800463e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d007      	beq.n	800465e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004658:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800465c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004662:	2b00      	cmp	r3, #0
 8004664:	d007      	beq.n	8004676 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004670:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004674:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f042 0201 	orr.w	r2, r2, #1
 8004684:	601a      	str	r2, [r3, #0]
 8004686:	e005      	b.n	8004694 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004690:	2302      	movs	r3, #2
 8004692:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004694:	7dfb      	ldrb	r3, [r7, #23]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3718      	adds	r7, #24
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800469e:	b480      	push	{r7}
 80046a0:	b085      	sub	sp, #20
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d005      	beq.n	80046c2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2204      	movs	r2, #4
 80046ba:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	73fb      	strb	r3, [r7, #15]
 80046c0:	e037      	b.n	8004732 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 020e 	bic.w	r2, r2, #14
 80046d0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046e0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0201 	bic.w	r2, r2, #1
 80046f0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f6:	f003 021f 	and.w	r2, r3, #31
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	2101      	movs	r1, #1
 8004700:	fa01 f202 	lsl.w	r2, r1, r2
 8004704:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800470e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00c      	beq.n	8004732 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004722:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004726:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004730:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004742:	7bfb      	ldrb	r3, [r7, #15]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3714      	adds	r7, #20
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004758:	2300      	movs	r3, #0
 800475a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d00d      	beq.n	8004784 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2204      	movs	r2, #4
 800476c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	73fb      	strb	r3, [r7, #15]
 8004782:	e047      	b.n	8004814 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f022 020e 	bic.w	r2, r2, #14
 8004792:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 0201 	bic.w	r2, r2, #1
 80047a2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b8:	f003 021f 	and.w	r2, r3, #31
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c0:	2101      	movs	r1, #1
 80047c2:	fa01 f202 	lsl.w	r2, r1, r2
 80047c6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80047d0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00c      	beq.n	80047f4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047e8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80047f2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	4798      	blx	r3
    }
  }
  return status;
 8004814:	7bfb      	ldrb	r3, [r7, #15]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b084      	sub	sp, #16
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	2204      	movs	r2, #4
 8004840:	409a      	lsls	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	4013      	ands	r3, r2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d026      	beq.n	8004898 <HAL_DMA_IRQHandler+0x7a>
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	d021      	beq.n	8004898 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0320 	and.w	r3, r3, #32
 800485e:	2b00      	cmp	r3, #0
 8004860:	d107      	bne.n	8004872 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0204 	bic.w	r2, r2, #4
 8004870:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004876:	f003 021f 	and.w	r2, r3, #31
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487e:	2104      	movs	r1, #4
 8004880:	fa01 f202 	lsl.w	r2, r1, r2
 8004884:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488a:	2b00      	cmp	r3, #0
 800488c:	d071      	beq.n	8004972 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004896:	e06c      	b.n	8004972 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	2202      	movs	r2, #2
 80048a2:	409a      	lsls	r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4013      	ands	r3, r2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d02e      	beq.n	800490a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d029      	beq.n	800490a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0320 	and.w	r3, r3, #32
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10b      	bne.n	80048dc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f022 020a 	bic.w	r2, r2, #10
 80048d2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e0:	f003 021f 	and.w	r2, r3, #31
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e8:	2102      	movs	r1, #2
 80048ea:	fa01 f202 	lsl.w	r2, r1, r2
 80048ee:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d038      	beq.n	8004972 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004908:	e033      	b.n	8004972 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490e:	f003 031f 	and.w	r3, r3, #31
 8004912:	2208      	movs	r2, #8
 8004914:	409a      	lsls	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	4013      	ands	r3, r2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d02a      	beq.n	8004974 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f003 0308 	and.w	r3, r3, #8
 8004924:	2b00      	cmp	r3, #0
 8004926:	d025      	beq.n	8004974 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f022 020e 	bic.w	r2, r2, #14
 8004936:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493c:	f003 021f 	and.w	r2, r3, #31
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004944:	2101      	movs	r1, #1
 8004946:	fa01 f202 	lsl.w	r2, r1, r2
 800494a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004966:	2b00      	cmp	r3, #0
 8004968:	d004      	beq.n	8004974 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004972:	bf00      	nop
 8004974:	bf00      	nop
}
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
 8004988:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004992:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004998:	2b00      	cmp	r3, #0
 800499a:	d004      	beq.n	80049a6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80049a4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049aa:	f003 021f 	and.w	r2, r3, #31
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	2101      	movs	r1, #1
 80049b4:	fa01 f202 	lsl.w	r2, r1, r2
 80049b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	683a      	ldr	r2, [r7, #0]
 80049c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	2b10      	cmp	r3, #16
 80049c8:	d108      	bne.n	80049dc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80049da:	e007      	b.n	80049ec <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	60da      	str	r2, [r3, #12]
}
 80049ec:	bf00      	nop
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b087      	sub	sp, #28
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	461a      	mov	r2, r3
 8004a06:	4b16      	ldr	r3, [pc, #88]	; (8004a60 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d802      	bhi.n	8004a12 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004a0c:	4b15      	ldr	r3, [pc, #84]	; (8004a64 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004a0e:	617b      	str	r3, [r7, #20]
 8004a10:	e001      	b.n	8004a16 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004a12:	4b15      	ldr	r3, [pc, #84]	; (8004a68 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004a14:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	3b08      	subs	r3, #8
 8004a22:	4a12      	ldr	r2, [pc, #72]	; (8004a6c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004a24:	fba2 2303 	umull	r2, r3, r2, r3
 8004a28:	091b      	lsrs	r3, r3, #4
 8004a2a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a30:	089b      	lsrs	r3, r3, #2
 8004a32:	009a      	lsls	r2, r3, #2
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	4413      	add	r3, r2
 8004a38:	461a      	mov	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a0b      	ldr	r2, [pc, #44]	; (8004a70 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004a42:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f003 031f 	and.w	r3, r3, #31
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	409a      	lsls	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004a52:	bf00      	nop
 8004a54:	371c      	adds	r7, #28
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	40020407 	.word	0x40020407
 8004a64:	40020800 	.word	0x40020800
 8004a68:	40020820 	.word	0x40020820
 8004a6c:	cccccccd 	.word	0xcccccccd
 8004a70:	40020880 	.word	0x40020880

08004a74 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	4b0b      	ldr	r3, [pc, #44]	; (8004ab4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004a88:	4413      	add	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a08      	ldr	r2, [pc, #32]	; (8004ab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004a96:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	f003 031f 	and.w	r3, r3, #31
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	409a      	lsls	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004aa8:	bf00      	nop
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	1000823f 	.word	0x1000823f
 8004ab8:	40020940 	.word	0x40020940

08004abc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004aca:	e15a      	b.n	8004d82 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	2101      	movs	r1, #1
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad8:	4013      	ands	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	f000 814c 	beq.w	8004d7c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	f003 0303 	and.w	r3, r3, #3
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d005      	beq.n	8004afc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d130      	bne.n	8004b5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	2203      	movs	r2, #3
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	43db      	mvns	r3, r3
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	4013      	ands	r3, r2
 8004b12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	68da      	ldr	r2, [r3, #12]
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	005b      	lsls	r3, r3, #1
 8004b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b32:	2201      	movs	r2, #1
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3a:	43db      	mvns	r3, r3
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	4013      	ands	r3, r2
 8004b40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	091b      	lsrs	r3, r3, #4
 8004b48:	f003 0201 	and.w	r2, r3, #1
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f003 0303 	and.w	r3, r3, #3
 8004b66:	2b03      	cmp	r3, #3
 8004b68:	d017      	beq.n	8004b9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	005b      	lsls	r3, r3, #1
 8004b74:	2203      	movs	r2, #3
 8004b76:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7a:	43db      	mvns	r3, r3
 8004b7c:	693a      	ldr	r2, [r7, #16]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	689a      	ldr	r2, [r3, #8]
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	005b      	lsls	r3, r3, #1
 8004b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8e:	693a      	ldr	r2, [r7, #16]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f003 0303 	and.w	r3, r3, #3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d123      	bne.n	8004bee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	08da      	lsrs	r2, r3, #3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	3208      	adds	r2, #8
 8004bae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	220f      	movs	r2, #15
 8004bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc2:	43db      	mvns	r3, r3
 8004bc4:	693a      	ldr	r2, [r7, #16]
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	691a      	ldr	r2, [r3, #16]
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f003 0307 	and.w	r3, r3, #7
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	08da      	lsrs	r2, r3, #3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3208      	adds	r2, #8
 8004be8:	6939      	ldr	r1, [r7, #16]
 8004bea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	2203      	movs	r2, #3
 8004bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfe:	43db      	mvns	r3, r3
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	4013      	ands	r3, r2
 8004c04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f003 0203 	and.w	r2, r3, #3
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	fa02 f303 	lsl.w	r3, r2, r3
 8004c16:	693a      	ldr	r2, [r7, #16]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 80a6 	beq.w	8004d7c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c30:	4b5b      	ldr	r3, [pc, #364]	; (8004da0 <HAL_GPIO_Init+0x2e4>)
 8004c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c34:	4a5a      	ldr	r2, [pc, #360]	; (8004da0 <HAL_GPIO_Init+0x2e4>)
 8004c36:	f043 0301 	orr.w	r3, r3, #1
 8004c3a:	6613      	str	r3, [r2, #96]	; 0x60
 8004c3c:	4b58      	ldr	r3, [pc, #352]	; (8004da0 <HAL_GPIO_Init+0x2e4>)
 8004c3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	60bb      	str	r3, [r7, #8]
 8004c46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c48:	4a56      	ldr	r2, [pc, #344]	; (8004da4 <HAL_GPIO_Init+0x2e8>)
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	089b      	lsrs	r3, r3, #2
 8004c4e:	3302      	adds	r3, #2
 8004c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	f003 0303 	and.w	r3, r3, #3
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	220f      	movs	r2, #15
 8004c60:	fa02 f303 	lsl.w	r3, r2, r3
 8004c64:	43db      	mvns	r3, r3
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	4013      	ands	r3, r2
 8004c6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004c72:	d01f      	beq.n	8004cb4 <HAL_GPIO_Init+0x1f8>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a4c      	ldr	r2, [pc, #304]	; (8004da8 <HAL_GPIO_Init+0x2ec>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d019      	beq.n	8004cb0 <HAL_GPIO_Init+0x1f4>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a4b      	ldr	r2, [pc, #300]	; (8004dac <HAL_GPIO_Init+0x2f0>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d013      	beq.n	8004cac <HAL_GPIO_Init+0x1f0>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a4a      	ldr	r2, [pc, #296]	; (8004db0 <HAL_GPIO_Init+0x2f4>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d00d      	beq.n	8004ca8 <HAL_GPIO_Init+0x1ec>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a49      	ldr	r2, [pc, #292]	; (8004db4 <HAL_GPIO_Init+0x2f8>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d007      	beq.n	8004ca4 <HAL_GPIO_Init+0x1e8>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a48      	ldr	r2, [pc, #288]	; (8004db8 <HAL_GPIO_Init+0x2fc>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d101      	bne.n	8004ca0 <HAL_GPIO_Init+0x1e4>
 8004c9c:	2305      	movs	r3, #5
 8004c9e:	e00a      	b.n	8004cb6 <HAL_GPIO_Init+0x1fa>
 8004ca0:	2306      	movs	r3, #6
 8004ca2:	e008      	b.n	8004cb6 <HAL_GPIO_Init+0x1fa>
 8004ca4:	2304      	movs	r3, #4
 8004ca6:	e006      	b.n	8004cb6 <HAL_GPIO_Init+0x1fa>
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e004      	b.n	8004cb6 <HAL_GPIO_Init+0x1fa>
 8004cac:	2302      	movs	r3, #2
 8004cae:	e002      	b.n	8004cb6 <HAL_GPIO_Init+0x1fa>
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e000      	b.n	8004cb6 <HAL_GPIO_Init+0x1fa>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	f002 0203 	and.w	r2, r2, #3
 8004cbc:	0092      	lsls	r2, r2, #2
 8004cbe:	4093      	lsls	r3, r2
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cc6:	4937      	ldr	r1, [pc, #220]	; (8004da4 <HAL_GPIO_Init+0x2e8>)
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	089b      	lsrs	r3, r3, #2
 8004ccc:	3302      	adds	r3, #2
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004cd4:	4b39      	ldr	r3, [pc, #228]	; (8004dbc <HAL_GPIO_Init+0x300>)
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	43db      	mvns	r3, r3
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d003      	beq.n	8004cf8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004cf8:	4a30      	ldr	r2, [pc, #192]	; (8004dbc <HAL_GPIO_Init+0x300>)
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004cfe:	4b2f      	ldr	r3, [pc, #188]	; (8004dbc <HAL_GPIO_Init+0x300>)
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	43db      	mvns	r3, r3
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d003      	beq.n	8004d22 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004d22:	4a26      	ldr	r2, [pc, #152]	; (8004dbc <HAL_GPIO_Init+0x300>)
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004d28:	4b24      	ldr	r3, [pc, #144]	; (8004dbc <HAL_GPIO_Init+0x300>)
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	43db      	mvns	r3, r3
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	4013      	ands	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d4c:	4a1b      	ldr	r2, [pc, #108]	; (8004dbc <HAL_GPIO_Init+0x300>)
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004d52:	4b1a      	ldr	r3, [pc, #104]	; (8004dbc <HAL_GPIO_Init+0x300>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	43db      	mvns	r3, r3
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	4013      	ands	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d76:	4a11      	ldr	r2, [pc, #68]	; (8004dbc <HAL_GPIO_Init+0x300>)
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	3301      	adds	r3, #1
 8004d80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	fa22 f303 	lsr.w	r3, r2, r3
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f47f ae9d 	bne.w	8004acc <HAL_GPIO_Init+0x10>
  }
}
 8004d92:	bf00      	nop
 8004d94:	bf00      	nop
 8004d96:	371c      	adds	r7, #28
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr
 8004da0:	40021000 	.word	0x40021000
 8004da4:	40010000 	.word	0x40010000
 8004da8:	48000400 	.word	0x48000400
 8004dac:	48000800 	.word	0x48000800
 8004db0:	48000c00 	.word	0x48000c00
 8004db4:	48001000 	.word	0x48001000
 8004db8:	48001400 	.word	0x48001400
 8004dbc:	40010400 	.word	0x40010400

08004dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	807b      	strh	r3, [r7, #2]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004dd0:	787b      	ldrb	r3, [r7, #1]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004dd6:	887a      	ldrh	r2, [r7, #2]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ddc:	e002      	b.n	8004de4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004dde:	887a      	ldrh	r2, [r7, #2]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e02:	887a      	ldrh	r2, [r7, #2]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4013      	ands	r3, r2
 8004e08:	041a      	lsls	r2, r3, #16
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	43d9      	mvns	r1, r3
 8004e0e:	887b      	ldrh	r3, [r7, #2]
 8004e10:	400b      	ands	r3, r1
 8004e12:	431a      	orrs	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	619a      	str	r2, [r3, #24]
}
 8004e18:	bf00      	nop
 8004e1a:	3714      	adds	r7, #20
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e2e:	4b08      	ldr	r3, [pc, #32]	; (8004e50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e30:	695a      	ldr	r2, [r3, #20]
 8004e32:	88fb      	ldrh	r3, [r7, #6]
 8004e34:	4013      	ands	r3, r2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d006      	beq.n	8004e48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e3a:	4a05      	ldr	r2, [pc, #20]	; (8004e50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e3c:	88fb      	ldrh	r3, [r7, #6]
 8004e3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e40:	88fb      	ldrh	r3, [r7, #6]
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7fc fc0d 	bl	8001662 <HAL_GPIO_EXTI_Callback>
  }
}
 8004e48:	bf00      	nop
 8004e4a:	3708      	adds	r7, #8
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	40010400 	.word	0x40010400

08004e54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d141      	bne.n	8004ee6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e62:	4b4b      	ldr	r3, [pc, #300]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004e6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e6e:	d131      	bne.n	8004ed4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e70:	4b47      	ldr	r3, [pc, #284]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e76:	4a46      	ldr	r2, [pc, #280]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e80:	4b43      	ldr	r3, [pc, #268]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004e88:	4a41      	ldr	r2, [pc, #260]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e90:	4b40      	ldr	r3, [pc, #256]	; (8004f94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2232      	movs	r2, #50	; 0x32
 8004e96:	fb02 f303 	mul.w	r3, r2, r3
 8004e9a:	4a3f      	ldr	r2, [pc, #252]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea0:	0c9b      	lsrs	r3, r3, #18
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ea6:	e002      	b.n	8004eae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eae:	4b38      	ldr	r3, [pc, #224]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eba:	d102      	bne.n	8004ec2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1f2      	bne.n	8004ea8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ec2:	4b33      	ldr	r3, [pc, #204]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ece:	d158      	bne.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e057      	b.n	8004f84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ed4:	4b2e      	ldr	r3, [pc, #184]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004eda:	4a2d      	ldr	r2, [pc, #180]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004edc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ee0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004ee4:	e04d      	b.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004eec:	d141      	bne.n	8004f72 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004eee:	4b28      	ldr	r3, [pc, #160]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004efa:	d131      	bne.n	8004f60 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004efc:	4b24      	ldr	r3, [pc, #144]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f02:	4a23      	ldr	r2, [pc, #140]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f08:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f0c:	4b20      	ldr	r3, [pc, #128]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f14:	4a1e      	ldr	r2, [pc, #120]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f1c:	4b1d      	ldr	r3, [pc, #116]	; (8004f94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2232      	movs	r2, #50	; 0x32
 8004f22:	fb02 f303 	mul.w	r3, r2, r3
 8004f26:	4a1c      	ldr	r2, [pc, #112]	; (8004f98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f28:	fba2 2303 	umull	r2, r3, r2, r3
 8004f2c:	0c9b      	lsrs	r3, r3, #18
 8004f2e:	3301      	adds	r3, #1
 8004f30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f32:	e002      	b.n	8004f3a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	3b01      	subs	r3, #1
 8004f38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f3a:	4b15      	ldr	r3, [pc, #84]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f46:	d102      	bne.n	8004f4e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f2      	bne.n	8004f34 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f4e:	4b10      	ldr	r3, [pc, #64]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f5a:	d112      	bne.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e011      	b.n	8004f84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f60:	4b0b      	ldr	r3, [pc, #44]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f66:	4a0a      	ldr	r2, [pc, #40]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004f70:	e007      	b.n	8004f82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f72:	4b07      	ldr	r3, [pc, #28]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f7a:	4a05      	ldr	r2, [pc, #20]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f80:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3714      	adds	r7, #20
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	40007000 	.word	0x40007000
 8004f94:	20000008 	.word	0x20000008
 8004f98:	431bde83 	.word	0x431bde83

08004f9c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004fa0:	4b05      	ldr	r3, [pc, #20]	; (8004fb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	4a04      	ldr	r2, [pc, #16]	; (8004fb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004fa6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004faa:	6093      	str	r3, [r2, #8]
}
 8004fac:	bf00      	nop
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	40007000 	.word	0x40007000

08004fbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b088      	sub	sp, #32
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e306      	b.n	80055dc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d075      	beq.n	80050c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fda:	4b97      	ldr	r3, [pc, #604]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f003 030c 	and.w	r3, r3, #12
 8004fe2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fe4:	4b94      	ldr	r3, [pc, #592]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	f003 0303 	and.w	r3, r3, #3
 8004fec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	2b0c      	cmp	r3, #12
 8004ff2:	d102      	bne.n	8004ffa <HAL_RCC_OscConfig+0x3e>
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	2b03      	cmp	r3, #3
 8004ff8:	d002      	beq.n	8005000 <HAL_RCC_OscConfig+0x44>
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d10b      	bne.n	8005018 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005000:	4b8d      	ldr	r3, [pc, #564]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d05b      	beq.n	80050c4 <HAL_RCC_OscConfig+0x108>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d157      	bne.n	80050c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e2e1      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005020:	d106      	bne.n	8005030 <HAL_RCC_OscConfig+0x74>
 8005022:	4b85      	ldr	r3, [pc, #532]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a84      	ldr	r2, [pc, #528]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800502c:	6013      	str	r3, [r2, #0]
 800502e:	e01d      	b.n	800506c <HAL_RCC_OscConfig+0xb0>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005038:	d10c      	bne.n	8005054 <HAL_RCC_OscConfig+0x98>
 800503a:	4b7f      	ldr	r3, [pc, #508]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a7e      	ldr	r2, [pc, #504]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005044:	6013      	str	r3, [r2, #0]
 8005046:	4b7c      	ldr	r3, [pc, #496]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a7b      	ldr	r2, [pc, #492]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 800504c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005050:	6013      	str	r3, [r2, #0]
 8005052:	e00b      	b.n	800506c <HAL_RCC_OscConfig+0xb0>
 8005054:	4b78      	ldr	r3, [pc, #480]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a77      	ldr	r2, [pc, #476]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 800505a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800505e:	6013      	str	r3, [r2, #0]
 8005060:	4b75      	ldr	r3, [pc, #468]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a74      	ldr	r2, [pc, #464]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005066:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800506a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d013      	beq.n	800509c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005074:	f7fd fc9e 	bl	80029b4 <HAL_GetTick>
 8005078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800507a:	e008      	b.n	800508e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800507c:	f7fd fc9a 	bl	80029b4 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b64      	cmp	r3, #100	; 0x64
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e2a6      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800508e:	4b6a      	ldr	r3, [pc, #424]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d0f0      	beq.n	800507c <HAL_RCC_OscConfig+0xc0>
 800509a:	e014      	b.n	80050c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509c:	f7fd fc8a 	bl	80029b4 <HAL_GetTick>
 80050a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050a2:	e008      	b.n	80050b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050a4:	f7fd fc86 	bl	80029b4 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	2b64      	cmp	r3, #100	; 0x64
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e292      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050b6:	4b60      	ldr	r3, [pc, #384]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1f0      	bne.n	80050a4 <HAL_RCC_OscConfig+0xe8>
 80050c2:	e000      	b.n	80050c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0302 	and.w	r3, r3, #2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d075      	beq.n	80051be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050d2:	4b59      	ldr	r3, [pc, #356]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f003 030c 	and.w	r3, r3, #12
 80050da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050dc:	4b56      	ldr	r3, [pc, #344]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	f003 0303 	and.w	r3, r3, #3
 80050e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	2b0c      	cmp	r3, #12
 80050ea:	d102      	bne.n	80050f2 <HAL_RCC_OscConfig+0x136>
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d002      	beq.n	80050f8 <HAL_RCC_OscConfig+0x13c>
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d11f      	bne.n	8005138 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050f8:	4b4f      	ldr	r3, [pc, #316]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005100:	2b00      	cmp	r3, #0
 8005102:	d005      	beq.n	8005110 <HAL_RCC_OscConfig+0x154>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e265      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005110:	4b49      	ldr	r3, [pc, #292]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	061b      	lsls	r3, r3, #24
 800511e:	4946      	ldr	r1, [pc, #280]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005120:	4313      	orrs	r3, r2
 8005122:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005124:	4b45      	ldr	r3, [pc, #276]	; (800523c <HAL_RCC_OscConfig+0x280>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4618      	mov	r0, r3
 800512a:	f7fc fecf 	bl	8001ecc <HAL_InitTick>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d043      	beq.n	80051bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e251      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d023      	beq.n	8005188 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005140:	4b3d      	ldr	r3, [pc, #244]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a3c      	ldr	r2, [pc, #240]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800514a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800514c:	f7fd fc32 	bl	80029b4 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005154:	f7fd fc2e 	bl	80029b4 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e23a      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005166:	4b34      	ldr	r3, [pc, #208]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800516e:	2b00      	cmp	r3, #0
 8005170:	d0f0      	beq.n	8005154 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005172:	4b31      	ldr	r3, [pc, #196]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	061b      	lsls	r3, r3, #24
 8005180:	492d      	ldr	r1, [pc, #180]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005182:	4313      	orrs	r3, r2
 8005184:	604b      	str	r3, [r1, #4]
 8005186:	e01a      	b.n	80051be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005188:	4b2b      	ldr	r3, [pc, #172]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a2a      	ldr	r2, [pc, #168]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 800518e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005192:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005194:	f7fd fc0e 	bl	80029b4 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800519c:	f7fd fc0a 	bl	80029b4 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e216      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051ae:	4b22      	ldr	r3, [pc, #136]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x1e0>
 80051ba:	e000      	b.n	80051be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0308 	and.w	r3, r3, #8
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d041      	beq.n	800524e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d01c      	beq.n	800520c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051d2:	4b19      	ldr	r3, [pc, #100]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 80051d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051d8:	4a17      	ldr	r2, [pc, #92]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 80051da:	f043 0301 	orr.w	r3, r3, #1
 80051de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051e2:	f7fd fbe7 	bl	80029b4 <HAL_GetTick>
 80051e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051e8:	e008      	b.n	80051fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051ea:	f7fd fbe3 	bl	80029b4 <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d901      	bls.n	80051fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e1ef      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051fc:	4b0e      	ldr	r3, [pc, #56]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 80051fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d0ef      	beq.n	80051ea <HAL_RCC_OscConfig+0x22e>
 800520a:	e020      	b.n	800524e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800520c:	4b0a      	ldr	r3, [pc, #40]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 800520e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005212:	4a09      	ldr	r2, [pc, #36]	; (8005238 <HAL_RCC_OscConfig+0x27c>)
 8005214:	f023 0301 	bic.w	r3, r3, #1
 8005218:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800521c:	f7fd fbca 	bl	80029b4 <HAL_GetTick>
 8005220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005222:	e00d      	b.n	8005240 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005224:	f7fd fbc6 	bl	80029b4 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b02      	cmp	r3, #2
 8005230:	d906      	bls.n	8005240 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e1d2      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
 8005236:	bf00      	nop
 8005238:	40021000 	.word	0x40021000
 800523c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005240:	4b8c      	ldr	r3, [pc, #560]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1ea      	bne.n	8005224 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0304 	and.w	r3, r3, #4
 8005256:	2b00      	cmp	r3, #0
 8005258:	f000 80a6 	beq.w	80053a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800525c:	2300      	movs	r3, #0
 800525e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005260:	4b84      	ldr	r3, [pc, #528]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d101      	bne.n	8005270 <HAL_RCC_OscConfig+0x2b4>
 800526c:	2301      	movs	r3, #1
 800526e:	e000      	b.n	8005272 <HAL_RCC_OscConfig+0x2b6>
 8005270:	2300      	movs	r3, #0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00d      	beq.n	8005292 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005276:	4b7f      	ldr	r3, [pc, #508]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800527a:	4a7e      	ldr	r2, [pc, #504]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800527c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005280:	6593      	str	r3, [r2, #88]	; 0x58
 8005282:	4b7c      	ldr	r3, [pc, #496]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800528e:	2301      	movs	r3, #1
 8005290:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005292:	4b79      	ldr	r3, [pc, #484]	; (8005478 <HAL_RCC_OscConfig+0x4bc>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800529a:	2b00      	cmp	r3, #0
 800529c:	d118      	bne.n	80052d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800529e:	4b76      	ldr	r3, [pc, #472]	; (8005478 <HAL_RCC_OscConfig+0x4bc>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a75      	ldr	r2, [pc, #468]	; (8005478 <HAL_RCC_OscConfig+0x4bc>)
 80052a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052aa:	f7fd fb83 	bl	80029b4 <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052b2:	f7fd fb7f 	bl	80029b4 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e18b      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052c4:	4b6c      	ldr	r3, [pc, #432]	; (8005478 <HAL_RCC_OscConfig+0x4bc>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d0f0      	beq.n	80052b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d108      	bne.n	80052ea <HAL_RCC_OscConfig+0x32e>
 80052d8:	4b66      	ldr	r3, [pc, #408]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80052da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052de:	4a65      	ldr	r2, [pc, #404]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80052e8:	e024      	b.n	8005334 <HAL_RCC_OscConfig+0x378>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	2b05      	cmp	r3, #5
 80052f0:	d110      	bne.n	8005314 <HAL_RCC_OscConfig+0x358>
 80052f2:	4b60      	ldr	r3, [pc, #384]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80052f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052f8:	4a5e      	ldr	r2, [pc, #376]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80052fa:	f043 0304 	orr.w	r3, r3, #4
 80052fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005302:	4b5c      	ldr	r3, [pc, #368]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005308:	4a5a      	ldr	r2, [pc, #360]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800530a:	f043 0301 	orr.w	r3, r3, #1
 800530e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005312:	e00f      	b.n	8005334 <HAL_RCC_OscConfig+0x378>
 8005314:	4b57      	ldr	r3, [pc, #348]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800531a:	4a56      	ldr	r2, [pc, #344]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800531c:	f023 0301 	bic.w	r3, r3, #1
 8005320:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005324:	4b53      	ldr	r3, [pc, #332]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005326:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800532a:	4a52      	ldr	r2, [pc, #328]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800532c:	f023 0304 	bic.w	r3, r3, #4
 8005330:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d016      	beq.n	800536a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800533c:	f7fd fb3a 	bl	80029b4 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005342:	e00a      	b.n	800535a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005344:	f7fd fb36 	bl	80029b4 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005352:	4293      	cmp	r3, r2
 8005354:	d901      	bls.n	800535a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e140      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800535a:	4b46      	ldr	r3, [pc, #280]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800535c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d0ed      	beq.n	8005344 <HAL_RCC_OscConfig+0x388>
 8005368:	e015      	b.n	8005396 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800536a:	f7fd fb23 	bl	80029b4 <HAL_GetTick>
 800536e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005370:	e00a      	b.n	8005388 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005372:	f7fd fb1f 	bl	80029b4 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005380:	4293      	cmp	r3, r2
 8005382:	d901      	bls.n	8005388 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e129      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005388:	4b3a      	ldr	r3, [pc, #232]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800538a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1ed      	bne.n	8005372 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005396:	7ffb      	ldrb	r3, [r7, #31]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d105      	bne.n	80053a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800539c:	4b35      	ldr	r3, [pc, #212]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800539e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a0:	4a34      	ldr	r2, [pc, #208]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0320 	and.w	r3, r3, #32
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d03c      	beq.n	800542e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d01c      	beq.n	80053f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80053bc:	4b2d      	ldr	r3, [pc, #180]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80053c2:	4a2c      	ldr	r2, [pc, #176]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053c4:	f043 0301 	orr.w	r3, r3, #1
 80053c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053cc:	f7fd faf2 	bl	80029b4 <HAL_GetTick>
 80053d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80053d2:	e008      	b.n	80053e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053d4:	f7fd faee 	bl	80029b4 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d901      	bls.n	80053e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80053e2:	2303      	movs	r3, #3
 80053e4:	e0fa      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80053e6:	4b23      	ldr	r3, [pc, #140]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80053ec:	f003 0302 	and.w	r3, r3, #2
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0ef      	beq.n	80053d4 <HAL_RCC_OscConfig+0x418>
 80053f4:	e01b      	b.n	800542e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053f6:	4b1f      	ldr	r3, [pc, #124]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80053fc:	4a1d      	ldr	r2, [pc, #116]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 80053fe:	f023 0301 	bic.w	r3, r3, #1
 8005402:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005406:	f7fd fad5 	bl	80029b4 <HAL_GetTick>
 800540a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800540c:	e008      	b.n	8005420 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800540e:	f7fd fad1 	bl	80029b4 <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d901      	bls.n	8005420 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e0dd      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005420:	4b14      	ldr	r3, [pc, #80]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005422:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1ef      	bne.n	800540e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 80d1 	beq.w	80055da <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005438:	4b0e      	ldr	r3, [pc, #56]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f003 030c 	and.w	r3, r3, #12
 8005440:	2b0c      	cmp	r3, #12
 8005442:	f000 808b 	beq.w	800555c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	2b02      	cmp	r3, #2
 800544c:	d15e      	bne.n	800550c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800544e:	4b09      	ldr	r3, [pc, #36]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a08      	ldr	r2, [pc, #32]	; (8005474 <HAL_RCC_OscConfig+0x4b8>)
 8005454:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005458:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545a:	f7fd faab 	bl	80029b4 <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005460:	e00c      	b.n	800547c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005462:	f7fd faa7 	bl	80029b4 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d905      	bls.n	800547c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e0b3      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
 8005474:	40021000 	.word	0x40021000
 8005478:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800547c:	4b59      	ldr	r3, [pc, #356]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1ec      	bne.n	8005462 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005488:	4b56      	ldr	r3, [pc, #344]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 800548a:	68da      	ldr	r2, [r3, #12]
 800548c:	4b56      	ldr	r3, [pc, #344]	; (80055e8 <HAL_RCC_OscConfig+0x62c>)
 800548e:	4013      	ands	r3, r2
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	6a11      	ldr	r1, [r2, #32]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005498:	3a01      	subs	r2, #1
 800549a:	0112      	lsls	r2, r2, #4
 800549c:	4311      	orrs	r1, r2
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80054a2:	0212      	lsls	r2, r2, #8
 80054a4:	4311      	orrs	r1, r2
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80054aa:	0852      	lsrs	r2, r2, #1
 80054ac:	3a01      	subs	r2, #1
 80054ae:	0552      	lsls	r2, r2, #21
 80054b0:	4311      	orrs	r1, r2
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054b6:	0852      	lsrs	r2, r2, #1
 80054b8:	3a01      	subs	r2, #1
 80054ba:	0652      	lsls	r2, r2, #25
 80054bc:	4311      	orrs	r1, r2
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80054c2:	06d2      	lsls	r2, r2, #27
 80054c4:	430a      	orrs	r2, r1
 80054c6:	4947      	ldr	r1, [pc, #284]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054cc:	4b45      	ldr	r3, [pc, #276]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a44      	ldr	r2, [pc, #272]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 80054d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80054d8:	4b42      	ldr	r3, [pc, #264]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	4a41      	ldr	r2, [pc, #260]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 80054de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e4:	f7fd fa66 	bl	80029b4 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ec:	f7fd fa62 	bl	80029b4 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e06e      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054fe:	4b39      	ldr	r3, [pc, #228]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d0f0      	beq.n	80054ec <HAL_RCC_OscConfig+0x530>
 800550a:	e066      	b.n	80055da <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800550c:	4b35      	ldr	r3, [pc, #212]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a34      	ldr	r2, [pc, #208]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 8005512:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005516:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005518:	4b32      	ldr	r3, [pc, #200]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	4a31      	ldr	r2, [pc, #196]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 800551e:	f023 0303 	bic.w	r3, r3, #3
 8005522:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005524:	4b2f      	ldr	r3, [pc, #188]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	4a2e      	ldr	r2, [pc, #184]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 800552a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800552e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005532:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005534:	f7fd fa3e 	bl	80029b4 <HAL_GetTick>
 8005538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800553a:	e008      	b.n	800554e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800553c:	f7fd fa3a 	bl	80029b4 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	2b02      	cmp	r3, #2
 8005548:	d901      	bls.n	800554e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e046      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800554e:	4b25      	ldr	r3, [pc, #148]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1f0      	bne.n	800553c <HAL_RCC_OscConfig+0x580>
 800555a:	e03e      	b.n	80055da <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	69db      	ldr	r3, [r3, #28]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d101      	bne.n	8005568 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e039      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005568:	4b1e      	ldr	r3, [pc, #120]	; (80055e4 <HAL_RCC_OscConfig+0x628>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f003 0203 	and.w	r2, r3, #3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a1b      	ldr	r3, [r3, #32]
 8005578:	429a      	cmp	r2, r3
 800557a:	d12c      	bne.n	80055d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005586:	3b01      	subs	r3, #1
 8005588:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800558a:	429a      	cmp	r2, r3
 800558c:	d123      	bne.n	80055d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005598:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800559a:	429a      	cmp	r2, r3
 800559c:	d11b      	bne.n	80055d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d113      	bne.n	80055d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b8:	085b      	lsrs	r3, r3, #1
 80055ba:	3b01      	subs	r3, #1
 80055bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055be:	429a      	cmp	r2, r3
 80055c0:	d109      	bne.n	80055d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055cc:	085b      	lsrs	r3, r3, #1
 80055ce:	3b01      	subs	r3, #1
 80055d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d001      	beq.n	80055da <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e000      	b.n	80055dc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3720      	adds	r7, #32
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40021000 	.word	0x40021000
 80055e8:	019f800c 	.word	0x019f800c

080055ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80055f6:	2300      	movs	r3, #0
 80055f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e11e      	b.n	8005842 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005604:	4b91      	ldr	r3, [pc, #580]	; (800584c <HAL_RCC_ClockConfig+0x260>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 030f 	and.w	r3, r3, #15
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d910      	bls.n	8005634 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005612:	4b8e      	ldr	r3, [pc, #568]	; (800584c <HAL_RCC_ClockConfig+0x260>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f023 020f 	bic.w	r2, r3, #15
 800561a:	498c      	ldr	r1, [pc, #560]	; (800584c <HAL_RCC_ClockConfig+0x260>)
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	4313      	orrs	r3, r2
 8005620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005622:	4b8a      	ldr	r3, [pc, #552]	; (800584c <HAL_RCC_ClockConfig+0x260>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	683a      	ldr	r2, [r7, #0]
 800562c:	429a      	cmp	r2, r3
 800562e:	d001      	beq.n	8005634 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e106      	b.n	8005842 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b00      	cmp	r3, #0
 800563e:	d073      	beq.n	8005728 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	2b03      	cmp	r3, #3
 8005646:	d129      	bne.n	800569c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005648:	4b81      	ldr	r3, [pc, #516]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d101      	bne.n	8005658 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e0f4      	b.n	8005842 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005658:	f000 f9d0 	bl	80059fc <RCC_GetSysClockFreqFromPLLSource>
 800565c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	4a7c      	ldr	r2, [pc, #496]	; (8005854 <HAL_RCC_ClockConfig+0x268>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d93f      	bls.n	80056e6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005666:	4b7a      	ldr	r3, [pc, #488]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d009      	beq.n	8005686 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800567a:	2b00      	cmp	r3, #0
 800567c:	d033      	beq.n	80056e6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005682:	2b00      	cmp	r3, #0
 8005684:	d12f      	bne.n	80056e6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005686:	4b72      	ldr	r3, [pc, #456]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800568e:	4a70      	ldr	r2, [pc, #448]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005694:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005696:	2380      	movs	r3, #128	; 0x80
 8005698:	617b      	str	r3, [r7, #20]
 800569a:	e024      	b.n	80056e6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d107      	bne.n	80056b4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056a4:	4b6a      	ldr	r3, [pc, #424]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d109      	bne.n	80056c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e0c6      	b.n	8005842 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056b4:	4b66      	ldr	r3, [pc, #408]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d101      	bne.n	80056c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e0be      	b.n	8005842 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80056c4:	f000 f8ce 	bl	8005864 <HAL_RCC_GetSysClockFreq>
 80056c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	4a61      	ldr	r2, [pc, #388]	; (8005854 <HAL_RCC_ClockConfig+0x268>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d909      	bls.n	80056e6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80056d2:	4b5f      	ldr	r3, [pc, #380]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056da:	4a5d      	ldr	r2, [pc, #372]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 80056dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056e0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80056e2:	2380      	movs	r3, #128	; 0x80
 80056e4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056e6:	4b5a      	ldr	r3, [pc, #360]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f023 0203 	bic.w	r2, r3, #3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	4957      	ldr	r1, [pc, #348]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056f8:	f7fd f95c 	bl	80029b4 <HAL_GetTick>
 80056fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056fe:	e00a      	b.n	8005716 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005700:	f7fd f958 	bl	80029b4 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	f241 3288 	movw	r2, #5000	; 0x1388
 800570e:	4293      	cmp	r3, r2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e095      	b.n	8005842 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005716:	4b4e      	ldr	r3, [pc, #312]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	f003 020c 	and.w	r2, r3, #12
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	429a      	cmp	r2, r3
 8005726:	d1eb      	bne.n	8005700 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0302 	and.w	r3, r3, #2
 8005730:	2b00      	cmp	r3, #0
 8005732:	d023      	beq.n	800577c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b00      	cmp	r3, #0
 800573e:	d005      	beq.n	800574c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005740:	4b43      	ldr	r3, [pc, #268]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	4a42      	ldr	r2, [pc, #264]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005746:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800574a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0308 	and.w	r3, r3, #8
 8005754:	2b00      	cmp	r3, #0
 8005756:	d007      	beq.n	8005768 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005758:	4b3d      	ldr	r3, [pc, #244]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005760:	4a3b      	ldr	r2, [pc, #236]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005762:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005766:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005768:	4b39      	ldr	r3, [pc, #228]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	4936      	ldr	r1, [pc, #216]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005776:	4313      	orrs	r3, r2
 8005778:	608b      	str	r3, [r1, #8]
 800577a:	e008      	b.n	800578e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	2b80      	cmp	r3, #128	; 0x80
 8005780:	d105      	bne.n	800578e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005782:	4b33      	ldr	r3, [pc, #204]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	4a32      	ldr	r2, [pc, #200]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005788:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800578c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800578e:	4b2f      	ldr	r3, [pc, #188]	; (800584c <HAL_RCC_ClockConfig+0x260>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 030f 	and.w	r3, r3, #15
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	429a      	cmp	r2, r3
 800579a:	d21d      	bcs.n	80057d8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800579c:	4b2b      	ldr	r3, [pc, #172]	; (800584c <HAL_RCC_ClockConfig+0x260>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f023 020f 	bic.w	r2, r3, #15
 80057a4:	4929      	ldr	r1, [pc, #164]	; (800584c <HAL_RCC_ClockConfig+0x260>)
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80057ac:	f7fd f902 	bl	80029b4 <HAL_GetTick>
 80057b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057b2:	e00a      	b.n	80057ca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057b4:	f7fd f8fe 	bl	80029b4 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e03b      	b.n	8005842 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ca:	4b20      	ldr	r3, [pc, #128]	; (800584c <HAL_RCC_ClockConfig+0x260>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 030f 	and.w	r3, r3, #15
 80057d2:	683a      	ldr	r2, [r7, #0]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d1ed      	bne.n	80057b4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0304 	and.w	r3, r3, #4
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d008      	beq.n	80057f6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057e4:	4b1a      	ldr	r3, [pc, #104]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	4917      	ldr	r1, [pc, #92]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0308 	and.w	r3, r3, #8
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d009      	beq.n	8005816 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005802:	4b13      	ldr	r3, [pc, #76]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	00db      	lsls	r3, r3, #3
 8005810:	490f      	ldr	r1, [pc, #60]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 8005812:	4313      	orrs	r3, r2
 8005814:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005816:	f000 f825 	bl	8005864 <HAL_RCC_GetSysClockFreq>
 800581a:	4602      	mov	r2, r0
 800581c:	4b0c      	ldr	r3, [pc, #48]	; (8005850 <HAL_RCC_ClockConfig+0x264>)
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	091b      	lsrs	r3, r3, #4
 8005822:	f003 030f 	and.w	r3, r3, #15
 8005826:	490c      	ldr	r1, [pc, #48]	; (8005858 <HAL_RCC_ClockConfig+0x26c>)
 8005828:	5ccb      	ldrb	r3, [r1, r3]
 800582a:	f003 031f 	and.w	r3, r3, #31
 800582e:	fa22 f303 	lsr.w	r3, r2, r3
 8005832:	4a0a      	ldr	r2, [pc, #40]	; (800585c <HAL_RCC_ClockConfig+0x270>)
 8005834:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005836:	4b0a      	ldr	r3, [pc, #40]	; (8005860 <HAL_RCC_ClockConfig+0x274>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4618      	mov	r0, r3
 800583c:	f7fc fb46 	bl	8001ecc <HAL_InitTick>
 8005840:	4603      	mov	r3, r0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3718      	adds	r7, #24
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	40022000 	.word	0x40022000
 8005850:	40021000 	.word	0x40021000
 8005854:	04c4b400 	.word	0x04c4b400
 8005858:	0800e7c4 	.word	0x0800e7c4
 800585c:	20000008 	.word	0x20000008
 8005860:	2000000c 	.word	0x2000000c

08005864 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005864:	b480      	push	{r7}
 8005866:	b087      	sub	sp, #28
 8005868:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800586a:	4b2c      	ldr	r3, [pc, #176]	; (800591c <HAL_RCC_GetSysClockFreq+0xb8>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f003 030c 	and.w	r3, r3, #12
 8005872:	2b04      	cmp	r3, #4
 8005874:	d102      	bne.n	800587c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005876:	4b2a      	ldr	r3, [pc, #168]	; (8005920 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005878:	613b      	str	r3, [r7, #16]
 800587a:	e047      	b.n	800590c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800587c:	4b27      	ldr	r3, [pc, #156]	; (800591c <HAL_RCC_GetSysClockFreq+0xb8>)
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	f003 030c 	and.w	r3, r3, #12
 8005884:	2b08      	cmp	r3, #8
 8005886:	d102      	bne.n	800588e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005888:	4b26      	ldr	r3, [pc, #152]	; (8005924 <HAL_RCC_GetSysClockFreq+0xc0>)
 800588a:	613b      	str	r3, [r7, #16]
 800588c:	e03e      	b.n	800590c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800588e:	4b23      	ldr	r3, [pc, #140]	; (800591c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	f003 030c 	and.w	r3, r3, #12
 8005896:	2b0c      	cmp	r3, #12
 8005898:	d136      	bne.n	8005908 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800589a:	4b20      	ldr	r3, [pc, #128]	; (800591c <HAL_RCC_GetSysClockFreq+0xb8>)
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058a4:	4b1d      	ldr	r3, [pc, #116]	; (800591c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	091b      	lsrs	r3, r3, #4
 80058aa:	f003 030f 	and.w	r3, r3, #15
 80058ae:	3301      	adds	r3, #1
 80058b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2b03      	cmp	r3, #3
 80058b6:	d10c      	bne.n	80058d2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058b8:	4a1a      	ldr	r2, [pc, #104]	; (8005924 <HAL_RCC_GetSysClockFreq+0xc0>)
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c0:	4a16      	ldr	r2, [pc, #88]	; (800591c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058c2:	68d2      	ldr	r2, [r2, #12]
 80058c4:	0a12      	lsrs	r2, r2, #8
 80058c6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058ca:	fb02 f303 	mul.w	r3, r2, r3
 80058ce:	617b      	str	r3, [r7, #20]
      break;
 80058d0:	e00c      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058d2:	4a13      	ldr	r2, [pc, #76]	; (8005920 <HAL_RCC_GetSysClockFreq+0xbc>)
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058da:	4a10      	ldr	r2, [pc, #64]	; (800591c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058dc:	68d2      	ldr	r2, [r2, #12]
 80058de:	0a12      	lsrs	r2, r2, #8
 80058e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80058e4:	fb02 f303 	mul.w	r3, r2, r3
 80058e8:	617b      	str	r3, [r7, #20]
      break;
 80058ea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80058ec:	4b0b      	ldr	r3, [pc, #44]	; (800591c <HAL_RCC_GetSysClockFreq+0xb8>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	0e5b      	lsrs	r3, r3, #25
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	3301      	adds	r3, #1
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	fbb2 f3f3 	udiv	r3, r2, r3
 8005904:	613b      	str	r3, [r7, #16]
 8005906:	e001      	b.n	800590c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005908:	2300      	movs	r3, #0
 800590a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800590c:	693b      	ldr	r3, [r7, #16]
}
 800590e:	4618      	mov	r0, r3
 8005910:	371c      	adds	r7, #28
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	40021000 	.word	0x40021000
 8005920:	00f42400 	.word	0x00f42400
 8005924:	016e3600 	.word	0x016e3600

08005928 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005928:	b480      	push	{r7}
 800592a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800592c:	4b03      	ldr	r3, [pc, #12]	; (800593c <HAL_RCC_GetHCLKFreq+0x14>)
 800592e:	681b      	ldr	r3, [r3, #0]
}
 8005930:	4618      	mov	r0, r3
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	20000008 	.word	0x20000008

08005940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005944:	f7ff fff0 	bl	8005928 <HAL_RCC_GetHCLKFreq>
 8005948:	4602      	mov	r2, r0
 800594a:	4b06      	ldr	r3, [pc, #24]	; (8005964 <HAL_RCC_GetPCLK1Freq+0x24>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	0a1b      	lsrs	r3, r3, #8
 8005950:	f003 0307 	and.w	r3, r3, #7
 8005954:	4904      	ldr	r1, [pc, #16]	; (8005968 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005956:	5ccb      	ldrb	r3, [r1, r3]
 8005958:	f003 031f 	and.w	r3, r3, #31
 800595c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005960:	4618      	mov	r0, r3
 8005962:	bd80      	pop	{r7, pc}
 8005964:	40021000 	.word	0x40021000
 8005968:	0800e7d4 	.word	0x0800e7d4

0800596c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005970:	f7ff ffda 	bl	8005928 <HAL_RCC_GetHCLKFreq>
 8005974:	4602      	mov	r2, r0
 8005976:	4b06      	ldr	r3, [pc, #24]	; (8005990 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	0adb      	lsrs	r3, r3, #11
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	4904      	ldr	r1, [pc, #16]	; (8005994 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005982:	5ccb      	ldrb	r3, [r1, r3]
 8005984:	f003 031f 	and.w	r3, r3, #31
 8005988:	fa22 f303 	lsr.w	r3, r2, r3
}
 800598c:	4618      	mov	r0, r3
 800598e:	bd80      	pop	{r7, pc}
 8005990:	40021000 	.word	0x40021000
 8005994:	0800e7d4 	.word	0x0800e7d4

08005998 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	220f      	movs	r2, #15
 80059a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80059a8:	4b12      	ldr	r3, [pc, #72]	; (80059f4 <HAL_RCC_GetClockConfig+0x5c>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f003 0203 	and.w	r2, r3, #3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80059b4:	4b0f      	ldr	r3, [pc, #60]	; (80059f4 <HAL_RCC_GetClockConfig+0x5c>)
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80059c0:	4b0c      	ldr	r3, [pc, #48]	; (80059f4 <HAL_RCC_GetClockConfig+0x5c>)
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80059cc:	4b09      	ldr	r3, [pc, #36]	; (80059f4 <HAL_RCC_GetClockConfig+0x5c>)
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	08db      	lsrs	r3, r3, #3
 80059d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80059da:	4b07      	ldr	r3, [pc, #28]	; (80059f8 <HAL_RCC_GetClockConfig+0x60>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 020f 	and.w	r2, r3, #15
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	601a      	str	r2, [r3, #0]
}
 80059e6:	bf00      	nop
 80059e8:	370c      	adds	r7, #12
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	40021000 	.word	0x40021000
 80059f8:	40022000 	.word	0x40022000

080059fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b087      	sub	sp, #28
 8005a00:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a02:	4b1e      	ldr	r3, [pc, #120]	; (8005a7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	f003 0303 	and.w	r3, r3, #3
 8005a0a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a0c:	4b1b      	ldr	r3, [pc, #108]	; (8005a7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	091b      	lsrs	r3, r3, #4
 8005a12:	f003 030f 	and.w	r3, r3, #15
 8005a16:	3301      	adds	r3, #1
 8005a18:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	2b03      	cmp	r3, #3
 8005a1e:	d10c      	bne.n	8005a3a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a20:	4a17      	ldr	r2, [pc, #92]	; (8005a80 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a28:	4a14      	ldr	r2, [pc, #80]	; (8005a7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a2a:	68d2      	ldr	r2, [r2, #12]
 8005a2c:	0a12      	lsrs	r2, r2, #8
 8005a2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a32:	fb02 f303 	mul.w	r3, r2, r3
 8005a36:	617b      	str	r3, [r7, #20]
    break;
 8005a38:	e00c      	b.n	8005a54 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a3a:	4a12      	ldr	r2, [pc, #72]	; (8005a84 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a42:	4a0e      	ldr	r2, [pc, #56]	; (8005a7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a44:	68d2      	ldr	r2, [r2, #12]
 8005a46:	0a12      	lsrs	r2, r2, #8
 8005a48:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a4c:	fb02 f303 	mul.w	r3, r2, r3
 8005a50:	617b      	str	r3, [r7, #20]
    break;
 8005a52:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a54:	4b09      	ldr	r3, [pc, #36]	; (8005a7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	0e5b      	lsrs	r3, r3, #25
 8005a5a:	f003 0303 	and.w	r3, r3, #3
 8005a5e:	3301      	adds	r3, #1
 8005a60:	005b      	lsls	r3, r3, #1
 8005a62:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a6c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005a6e:	687b      	ldr	r3, [r7, #4]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	371c      	adds	r7, #28
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr
 8005a7c:	40021000 	.word	0x40021000
 8005a80:	016e3600 	.word	0x016e3600
 8005a84:	00f42400 	.word	0x00f42400

08005a88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b086      	sub	sp, #24
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a90:	2300      	movs	r3, #0
 8005a92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a94:	2300      	movs	r3, #0
 8005a96:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f000 8098 	beq.w	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005aaa:	4b43      	ldr	r3, [pc, #268]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10d      	bne.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ab6:	4b40      	ldr	r3, [pc, #256]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aba:	4a3f      	ldr	r2, [pc, #252]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ac0:	6593      	str	r3, [r2, #88]	; 0x58
 8005ac2:	4b3d      	ldr	r3, [pc, #244]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aca:	60bb      	str	r3, [r7, #8]
 8005acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ad2:	4b3a      	ldr	r3, [pc, #232]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a39      	ldr	r2, [pc, #228]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ad8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005adc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ade:	f7fc ff69 	bl	80029b4 <HAL_GetTick>
 8005ae2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ae4:	e009      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ae6:	f7fc ff65 	bl	80029b4 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d902      	bls.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	74fb      	strb	r3, [r7, #19]
        break;
 8005af8:	e005      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005afa:	4b30      	ldr	r3, [pc, #192]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0ef      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005b06:	7cfb      	ldrb	r3, [r7, #19]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d159      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005b0c:	4b2a      	ldr	r3, [pc, #168]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b16:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d01e      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d019      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b28:	4b23      	ldr	r3, [pc, #140]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b32:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b34:	4b20      	ldr	r3, [pc, #128]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b3a:	4a1f      	ldr	r2, [pc, #124]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b44:	4b1c      	ldr	r3, [pc, #112]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b4a:	4a1b      	ldr	r2, [pc, #108]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005b54:	4a18      	ldr	r2, [pc, #96]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d016      	beq.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b66:	f7fc ff25 	bl	80029b4 <HAL_GetTick>
 8005b6a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b6c:	e00b      	b.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b6e:	f7fc ff21 	bl	80029b4 <HAL_GetTick>
 8005b72:	4602      	mov	r2, r0
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d902      	bls.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	74fb      	strb	r3, [r7, #19]
            break;
 8005b84:	e006      	b.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b86:	4b0c      	ldr	r3, [pc, #48]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0ec      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005b94:	7cfb      	ldrb	r3, [r7, #19]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10b      	bne.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b9a:	4b07      	ldr	r3, [pc, #28]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ba0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ba8:	4903      	ldr	r1, [pc, #12]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005baa:	4313      	orrs	r3, r2
 8005bac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005bb0:	e008      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005bb2:	7cfb      	ldrb	r3, [r7, #19]
 8005bb4:	74bb      	strb	r3, [r7, #18]
 8005bb6:	e005      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005bb8:	40021000 	.word	0x40021000
 8005bbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc0:	7cfb      	ldrb	r3, [r7, #19]
 8005bc2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bc4:	7c7b      	ldrb	r3, [r7, #17]
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d105      	bne.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bca:	4ba7      	ldr	r3, [pc, #668]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bce:	4aa6      	ldr	r2, [pc, #664]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bd4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00a      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005be2:	4ba1      	ldr	r3, [pc, #644]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be8:	f023 0203 	bic.w	r2, r3, #3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	499d      	ldr	r1, [pc, #628]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00a      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c04:	4b98      	ldr	r3, [pc, #608]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0a:	f023 020c 	bic.w	r2, r3, #12
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	4995      	ldr	r1, [pc, #596]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00a      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c26:	4b90      	ldr	r3, [pc, #576]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c2c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	498c      	ldr	r1, [pc, #560]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0308 	and.w	r3, r3, #8
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00a      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c48:	4b87      	ldr	r3, [pc, #540]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c4e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	691b      	ldr	r3, [r3, #16]
 8005c56:	4984      	ldr	r1, [pc, #528]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0310 	and.w	r3, r3, #16
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c6a:	4b7f      	ldr	r3, [pc, #508]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	497b      	ldr	r1, [pc, #492]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0320 	and.w	r3, r3, #32
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00a      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c8c:	4b76      	ldr	r3, [pc, #472]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c92:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	4973      	ldr	r1, [pc, #460]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d00a      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005cae:	4b6e      	ldr	r3, [pc, #440]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	69db      	ldr	r3, [r3, #28]
 8005cbc:	496a      	ldr	r1, [pc, #424]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00a      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005cd0:	4b65      	ldr	r3, [pc, #404]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	4962      	ldr	r1, [pc, #392]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005cf2:	4b5d      	ldr	r3, [pc, #372]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cf8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d00:	4959      	ldr	r1, [pc, #356]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00a      	beq.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d14:	4b54      	ldr	r3, [pc, #336]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d1a:	f023 0203 	bic.w	r2, r3, #3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d22:	4951      	ldr	r1, [pc, #324]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d24:	4313      	orrs	r3, r2
 8005d26:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00a      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d36:	4b4c      	ldr	r3, [pc, #304]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d44:	4948      	ldr	r1, [pc, #288]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d015      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d58:	4b43      	ldr	r3, [pc, #268]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d66:	4940      	ldr	r1, [pc, #256]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d76:	d105      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d78:	4b3b      	ldr	r3, [pc, #236]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	4a3a      	ldr	r2, [pc, #232]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d82:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d015      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d90:	4b35      	ldr	r3, [pc, #212]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d96:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d9e:	4932      	ldr	r1, [pc, #200]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005daa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005dae:	d105      	bne.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005db0:	4b2d      	ldr	r3, [pc, #180]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	4a2c      	ldr	r2, [pc, #176]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005db6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005dba:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d015      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005dc8:	4b27      	ldr	r3, [pc, #156]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd6:	4924      	ldr	r1, [pc, #144]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005de6:	d105      	bne.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005de8:	4b1f      	ldr	r3, [pc, #124]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	4a1e      	ldr	r2, [pc, #120]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005df2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d015      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e00:	4b19      	ldr	r3, [pc, #100]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e0e:	4916      	ldr	r1, [pc, #88]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e1e:	d105      	bne.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e20:	4b11      	ldr	r3, [pc, #68]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	4a10      	ldr	r2, [pc, #64]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e2a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d019      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e38:	4b0b      	ldr	r3, [pc, #44]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	4908      	ldr	r1, [pc, #32]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e56:	d109      	bne.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e58:	4b03      	ldr	r3, [pc, #12]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	4a02      	ldr	r2, [pc, #8]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e62:	60d3      	str	r3, [r2, #12]
 8005e64:	e002      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005e66:	bf00      	nop
 8005e68:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d015      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e78:	4b29      	ldr	r3, [pc, #164]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e7e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e86:	4926      	ldr	r1, [pc, #152]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e96:	d105      	bne.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e98:	4b21      	ldr	r3, [pc, #132]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	4a20      	ldr	r2, [pc, #128]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ea2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d015      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005eb0:	4b1b      	ldr	r3, [pc, #108]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eb6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ebe:	4918      	ldr	r1, [pc, #96]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ece:	d105      	bne.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ed0:	4b13      	ldr	r3, [pc, #76]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	4a12      	ldr	r2, [pc, #72]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ed6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005eda:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d015      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ee8:	4b0d      	ldr	r3, [pc, #52]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005eee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ef6:	490a      	ldr	r1, [pc, #40]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f02:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005f06:	d105      	bne.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f08:	4b05      	ldr	r3, [pc, #20]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	4a04      	ldr	r2, [pc, #16]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f12:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005f14:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3718      	adds	r7, #24
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	40021000 	.word	0x40021000

08005f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b082      	sub	sp, #8
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e049      	b.n	8005fca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d106      	bne.n	8005f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f7fc fb16 	bl	800257c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	3304      	adds	r3, #4
 8005f60:	4619      	mov	r1, r3
 8005f62:	4610      	mov	r0, r2
 8005f64:	f000 ff98 	bl	8006e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
	...

08005fd4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d001      	beq.n	8005fec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e04c      	b.n	8006086 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2202      	movs	r2, #2
 8005ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a26      	ldr	r2, [pc, #152]	; (8006094 <HAL_TIM_Base_Start+0xc0>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d022      	beq.n	8006044 <HAL_TIM_Base_Start+0x70>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006006:	d01d      	beq.n	8006044 <HAL_TIM_Base_Start+0x70>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a22      	ldr	r2, [pc, #136]	; (8006098 <HAL_TIM_Base_Start+0xc4>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d018      	beq.n	8006044 <HAL_TIM_Base_Start+0x70>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a21      	ldr	r2, [pc, #132]	; (800609c <HAL_TIM_Base_Start+0xc8>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d013      	beq.n	8006044 <HAL_TIM_Base_Start+0x70>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a1f      	ldr	r2, [pc, #124]	; (80060a0 <HAL_TIM_Base_Start+0xcc>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00e      	beq.n	8006044 <HAL_TIM_Base_Start+0x70>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a1e      	ldr	r2, [pc, #120]	; (80060a4 <HAL_TIM_Base_Start+0xd0>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d009      	beq.n	8006044 <HAL_TIM_Base_Start+0x70>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a1c      	ldr	r2, [pc, #112]	; (80060a8 <HAL_TIM_Base_Start+0xd4>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d004      	beq.n	8006044 <HAL_TIM_Base_Start+0x70>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a1b      	ldr	r2, [pc, #108]	; (80060ac <HAL_TIM_Base_Start+0xd8>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d115      	bne.n	8006070 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689a      	ldr	r2, [r3, #8]
 800604a:	4b19      	ldr	r3, [pc, #100]	; (80060b0 <HAL_TIM_Base_Start+0xdc>)
 800604c:	4013      	ands	r3, r2
 800604e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2b06      	cmp	r3, #6
 8006054:	d015      	beq.n	8006082 <HAL_TIM_Base_Start+0xae>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800605c:	d011      	beq.n	8006082 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f042 0201 	orr.w	r2, r2, #1
 800606c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800606e:	e008      	b.n	8006082 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0201 	orr.w	r2, r2, #1
 800607e:	601a      	str	r2, [r3, #0]
 8006080:	e000      	b.n	8006084 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006082:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	40012c00 	.word	0x40012c00
 8006098:	40000400 	.word	0x40000400
 800609c:	40000800 	.word	0x40000800
 80060a0:	40000c00 	.word	0x40000c00
 80060a4:	40013400 	.word	0x40013400
 80060a8:	40014000 	.word	0x40014000
 80060ac:	40015000 	.word	0x40015000
 80060b0:	00010007 	.word	0x00010007

080060b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b085      	sub	sp, #20
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d001      	beq.n	80060cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e054      	b.n	8006176 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2202      	movs	r2, #2
 80060d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68da      	ldr	r2, [r3, #12]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f042 0201 	orr.w	r2, r2, #1
 80060e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a26      	ldr	r2, [pc, #152]	; (8006184 <HAL_TIM_Base_Start_IT+0xd0>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d022      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x80>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060f6:	d01d      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x80>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a22      	ldr	r2, [pc, #136]	; (8006188 <HAL_TIM_Base_Start_IT+0xd4>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d018      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x80>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a21      	ldr	r2, [pc, #132]	; (800618c <HAL_TIM_Base_Start_IT+0xd8>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d013      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x80>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a1f      	ldr	r2, [pc, #124]	; (8006190 <HAL_TIM_Base_Start_IT+0xdc>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d00e      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x80>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a1e      	ldr	r2, [pc, #120]	; (8006194 <HAL_TIM_Base_Start_IT+0xe0>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d009      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x80>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a1c      	ldr	r2, [pc, #112]	; (8006198 <HAL_TIM_Base_Start_IT+0xe4>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d004      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x80>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a1b      	ldr	r2, [pc, #108]	; (800619c <HAL_TIM_Base_Start_IT+0xe8>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d115      	bne.n	8006160 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689a      	ldr	r2, [r3, #8]
 800613a:	4b19      	ldr	r3, [pc, #100]	; (80061a0 <HAL_TIM_Base_Start_IT+0xec>)
 800613c:	4013      	ands	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2b06      	cmp	r3, #6
 8006144:	d015      	beq.n	8006172 <HAL_TIM_Base_Start_IT+0xbe>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800614c:	d011      	beq.n	8006172 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f042 0201 	orr.w	r2, r2, #1
 800615c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800615e:	e008      	b.n	8006172 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0201 	orr.w	r2, r2, #1
 800616e:	601a      	str	r2, [r3, #0]
 8006170:	e000      	b.n	8006174 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006172:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40012c00 	.word	0x40012c00
 8006188:	40000400 	.word	0x40000400
 800618c:	40000800 	.word	0x40000800
 8006190:	40000c00 	.word	0x40000c00
 8006194:	40013400 	.word	0x40013400
 8006198:	40014000 	.word	0x40014000
 800619c:	40015000 	.word	0x40015000
 80061a0:	00010007 	.word	0x00010007

080061a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e049      	b.n	800624a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d106      	bne.n	80061d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f841 	bl	8006252 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2202      	movs	r2, #2
 80061d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	3304      	adds	r3, #4
 80061e0:	4619      	mov	r1, r3
 80061e2:	4610      	mov	r0, r2
 80061e4:	f000 fe58 	bl	8006e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3708      	adds	r7, #8
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}

08006252 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006252:	b480      	push	{r7}
 8006254:	b083      	sub	sp, #12
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800625a:	bf00      	nop
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
	...

08006268 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d109      	bne.n	800628c <HAL_TIM_PWM_Start+0x24>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b01      	cmp	r3, #1
 8006282:	bf14      	ite	ne
 8006284:	2301      	movne	r3, #1
 8006286:	2300      	moveq	r3, #0
 8006288:	b2db      	uxtb	r3, r3
 800628a:	e03c      	b.n	8006306 <HAL_TIM_PWM_Start+0x9e>
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	2b04      	cmp	r3, #4
 8006290:	d109      	bne.n	80062a6 <HAL_TIM_PWM_Start+0x3e>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b01      	cmp	r3, #1
 800629c:	bf14      	ite	ne
 800629e:	2301      	movne	r3, #1
 80062a0:	2300      	moveq	r3, #0
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	e02f      	b.n	8006306 <HAL_TIM_PWM_Start+0x9e>
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	2b08      	cmp	r3, #8
 80062aa:	d109      	bne.n	80062c0 <HAL_TIM_PWM_Start+0x58>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	bf14      	ite	ne
 80062b8:	2301      	movne	r3, #1
 80062ba:	2300      	moveq	r3, #0
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	e022      	b.n	8006306 <HAL_TIM_PWM_Start+0x9e>
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	2b0c      	cmp	r3, #12
 80062c4:	d109      	bne.n	80062da <HAL_TIM_PWM_Start+0x72>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	bf14      	ite	ne
 80062d2:	2301      	movne	r3, #1
 80062d4:	2300      	moveq	r3, #0
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	e015      	b.n	8006306 <HAL_TIM_PWM_Start+0x9e>
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	2b10      	cmp	r3, #16
 80062de:	d109      	bne.n	80062f4 <HAL_TIM_PWM_Start+0x8c>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	bf14      	ite	ne
 80062ec:	2301      	movne	r3, #1
 80062ee:	2300      	moveq	r3, #0
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	e008      	b.n	8006306 <HAL_TIM_PWM_Start+0x9e>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	bf14      	ite	ne
 8006300:	2301      	movne	r3, #1
 8006302:	2300      	moveq	r3, #0
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e0a6      	b.n	800645c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d104      	bne.n	800631e <HAL_TIM_PWM_Start+0xb6>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2202      	movs	r2, #2
 8006318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800631c:	e023      	b.n	8006366 <HAL_TIM_PWM_Start+0xfe>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	2b04      	cmp	r3, #4
 8006322:	d104      	bne.n	800632e <HAL_TIM_PWM_Start+0xc6>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2202      	movs	r2, #2
 8006328:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800632c:	e01b      	b.n	8006366 <HAL_TIM_PWM_Start+0xfe>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	2b08      	cmp	r3, #8
 8006332:	d104      	bne.n	800633e <HAL_TIM_PWM_Start+0xd6>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2202      	movs	r2, #2
 8006338:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800633c:	e013      	b.n	8006366 <HAL_TIM_PWM_Start+0xfe>
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	2b0c      	cmp	r3, #12
 8006342:	d104      	bne.n	800634e <HAL_TIM_PWM_Start+0xe6>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2202      	movs	r2, #2
 8006348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800634c:	e00b      	b.n	8006366 <HAL_TIM_PWM_Start+0xfe>
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	2b10      	cmp	r3, #16
 8006352:	d104      	bne.n	800635e <HAL_TIM_PWM_Start+0xf6>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2202      	movs	r2, #2
 8006358:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800635c:	e003      	b.n	8006366 <HAL_TIM_PWM_Start+0xfe>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2202      	movs	r2, #2
 8006362:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2201      	movs	r2, #1
 800636c:	6839      	ldr	r1, [r7, #0]
 800636e:	4618      	mov	r0, r3
 8006370:	f001 fa00 	bl	8007774 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a3a      	ldr	r2, [pc, #232]	; (8006464 <HAL_TIM_PWM_Start+0x1fc>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d018      	beq.n	80063b0 <HAL_TIM_PWM_Start+0x148>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a39      	ldr	r2, [pc, #228]	; (8006468 <HAL_TIM_PWM_Start+0x200>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d013      	beq.n	80063b0 <HAL_TIM_PWM_Start+0x148>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a37      	ldr	r2, [pc, #220]	; (800646c <HAL_TIM_PWM_Start+0x204>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d00e      	beq.n	80063b0 <HAL_TIM_PWM_Start+0x148>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a36      	ldr	r2, [pc, #216]	; (8006470 <HAL_TIM_PWM_Start+0x208>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d009      	beq.n	80063b0 <HAL_TIM_PWM_Start+0x148>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a34      	ldr	r2, [pc, #208]	; (8006474 <HAL_TIM_PWM_Start+0x20c>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d004      	beq.n	80063b0 <HAL_TIM_PWM_Start+0x148>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a33      	ldr	r2, [pc, #204]	; (8006478 <HAL_TIM_PWM_Start+0x210>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d101      	bne.n	80063b4 <HAL_TIM_PWM_Start+0x14c>
 80063b0:	2301      	movs	r3, #1
 80063b2:	e000      	b.n	80063b6 <HAL_TIM_PWM_Start+0x14e>
 80063b4:	2300      	movs	r3, #0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d007      	beq.n	80063ca <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a25      	ldr	r2, [pc, #148]	; (8006464 <HAL_TIM_PWM_Start+0x1fc>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d022      	beq.n	800641a <HAL_TIM_PWM_Start+0x1b2>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063dc:	d01d      	beq.n	800641a <HAL_TIM_PWM_Start+0x1b2>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a26      	ldr	r2, [pc, #152]	; (800647c <HAL_TIM_PWM_Start+0x214>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d018      	beq.n	800641a <HAL_TIM_PWM_Start+0x1b2>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a24      	ldr	r2, [pc, #144]	; (8006480 <HAL_TIM_PWM_Start+0x218>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d013      	beq.n	800641a <HAL_TIM_PWM_Start+0x1b2>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a23      	ldr	r2, [pc, #140]	; (8006484 <HAL_TIM_PWM_Start+0x21c>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d00e      	beq.n	800641a <HAL_TIM_PWM_Start+0x1b2>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a19      	ldr	r2, [pc, #100]	; (8006468 <HAL_TIM_PWM_Start+0x200>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d009      	beq.n	800641a <HAL_TIM_PWM_Start+0x1b2>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a18      	ldr	r2, [pc, #96]	; (800646c <HAL_TIM_PWM_Start+0x204>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d004      	beq.n	800641a <HAL_TIM_PWM_Start+0x1b2>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a18      	ldr	r2, [pc, #96]	; (8006478 <HAL_TIM_PWM_Start+0x210>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d115      	bne.n	8006446 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	689a      	ldr	r2, [r3, #8]
 8006420:	4b19      	ldr	r3, [pc, #100]	; (8006488 <HAL_TIM_PWM_Start+0x220>)
 8006422:	4013      	ands	r3, r2
 8006424:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2b06      	cmp	r3, #6
 800642a:	d015      	beq.n	8006458 <HAL_TIM_PWM_Start+0x1f0>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006432:	d011      	beq.n	8006458 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f042 0201 	orr.w	r2, r2, #1
 8006442:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006444:	e008      	b.n	8006458 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f042 0201 	orr.w	r2, r2, #1
 8006454:	601a      	str	r2, [r3, #0]
 8006456:	e000      	b.n	800645a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006458:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	3710      	adds	r7, #16
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	40012c00 	.word	0x40012c00
 8006468:	40013400 	.word	0x40013400
 800646c:	40014000 	.word	0x40014000
 8006470:	40014400 	.word	0x40014400
 8006474:	40014800 	.word	0x40014800
 8006478:	40015000 	.word	0x40015000
 800647c:	40000400 	.word	0x40000400
 8006480:	40000800 	.word	0x40000800
 8006484:	40000c00 	.word	0x40000c00
 8006488:	00010007 	.word	0x00010007

0800648c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b086      	sub	sp, #24
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d101      	bne.n	80064a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e097      	b.n	80065d0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d106      	bne.n	80064ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f7fc f8ad 	bl	8002614 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2202      	movs	r2, #2
 80064be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	6812      	ldr	r2, [r2, #0]
 80064cc:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80064d0:	f023 0307 	bic.w	r3, r3, #7
 80064d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	3304      	adds	r3, #4
 80064de:	4619      	mov	r1, r3
 80064e0:	4610      	mov	r0, r2
 80064e2:	f000 fcd9 	bl	8006e98 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	6a1b      	ldr	r3, [r3, #32]
 80064fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	697a      	ldr	r2, [r7, #20]
 8006504:	4313      	orrs	r3, r2
 8006506:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800650e:	f023 0303 	bic.w	r3, r3, #3
 8006512:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	689a      	ldr	r2, [r3, #8]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	021b      	lsls	r3, r3, #8
 800651e:	4313      	orrs	r3, r2
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4313      	orrs	r3, r2
 8006524:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800652c:	f023 030c 	bic.w	r3, r3, #12
 8006530:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006538:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800653c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	69db      	ldr	r3, [r3, #28]
 8006546:	021b      	lsls	r3, r3, #8
 8006548:	4313      	orrs	r3, r2
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	4313      	orrs	r3, r2
 800654e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	011a      	lsls	r2, r3, #4
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	031b      	lsls	r3, r3, #12
 800655c:	4313      	orrs	r3, r2
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	4313      	orrs	r3, r2
 8006562:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800656a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006572:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	011b      	lsls	r3, r3, #4
 800657e:	4313      	orrs	r3, r2
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	4313      	orrs	r3, r2
 8006584:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2201      	movs	r2, #1
 80065a2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065ce:	2300      	movs	r3, #0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3718      	adds	r7, #24
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80065f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006600:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d110      	bne.n	800662a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006608:	7bfb      	ldrb	r3, [r7, #15]
 800660a:	2b01      	cmp	r3, #1
 800660c:	d102      	bne.n	8006614 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800660e:	7b7b      	ldrb	r3, [r7, #13]
 8006610:	2b01      	cmp	r3, #1
 8006612:	d001      	beq.n	8006618 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e069      	b.n	80066ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2202      	movs	r2, #2
 800661c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2202      	movs	r2, #2
 8006624:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006628:	e031      	b.n	800668e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	2b04      	cmp	r3, #4
 800662e:	d110      	bne.n	8006652 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006630:	7bbb      	ldrb	r3, [r7, #14]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d102      	bne.n	800663c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006636:	7b3b      	ldrb	r3, [r7, #12]
 8006638:	2b01      	cmp	r3, #1
 800663a:	d001      	beq.n	8006640 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e055      	b.n	80066ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2202      	movs	r2, #2
 8006644:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2202      	movs	r2, #2
 800664c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006650:	e01d      	b.n	800668e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006652:	7bfb      	ldrb	r3, [r7, #15]
 8006654:	2b01      	cmp	r3, #1
 8006656:	d108      	bne.n	800666a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006658:	7bbb      	ldrb	r3, [r7, #14]
 800665a:	2b01      	cmp	r3, #1
 800665c:	d105      	bne.n	800666a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800665e:	7b7b      	ldrb	r3, [r7, #13]
 8006660:	2b01      	cmp	r3, #1
 8006662:	d102      	bne.n	800666a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006664:	7b3b      	ldrb	r3, [r7, #12]
 8006666:	2b01      	cmp	r3, #1
 8006668:	d001      	beq.n	800666e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e03e      	b.n	80066ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2202      	movs	r2, #2
 8006672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2202      	movs	r2, #2
 800667a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2202      	movs	r2, #2
 8006682:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2202      	movs	r2, #2
 800668a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d003      	beq.n	800669c <HAL_TIM_Encoder_Start+0xc4>
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b04      	cmp	r3, #4
 8006698:	d008      	beq.n	80066ac <HAL_TIM_Encoder_Start+0xd4>
 800669a:	e00f      	b.n	80066bc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2201      	movs	r2, #1
 80066a2:	2100      	movs	r1, #0
 80066a4:	4618      	mov	r0, r3
 80066a6:	f001 f865 	bl	8007774 <TIM_CCxChannelCmd>
      break;
 80066aa:	e016      	b.n	80066da <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2201      	movs	r2, #1
 80066b2:	2104      	movs	r1, #4
 80066b4:	4618      	mov	r0, r3
 80066b6:	f001 f85d 	bl	8007774 <TIM_CCxChannelCmd>
      break;
 80066ba:	e00e      	b.n	80066da <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2201      	movs	r2, #1
 80066c2:	2100      	movs	r1, #0
 80066c4:	4618      	mov	r0, r3
 80066c6:	f001 f855 	bl	8007774 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2201      	movs	r2, #1
 80066d0:	2104      	movs	r1, #4
 80066d2:	4618      	mov	r0, r3
 80066d4:	f001 f84e 	bl	8007774 <TIM_CCxChannelCmd>
      break;
 80066d8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f042 0201 	orr.w	r2, r2, #1
 80066e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	f003 0302 	and.w	r3, r3, #2
 8006706:	2b02      	cmp	r3, #2
 8006708:	d122      	bne.n	8006750 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b02      	cmp	r3, #2
 8006716:	d11b      	bne.n	8006750 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f06f 0202 	mvn.w	r2, #2
 8006720:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2201      	movs	r2, #1
 8006726:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	f003 0303 	and.w	r3, r3, #3
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 fb90 	bl	8006e5c <HAL_TIM_IC_CaptureCallback>
 800673c:	e005      	b.n	800674a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 fb82 	bl	8006e48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 fb93 	bl	8006e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	f003 0304 	and.w	r3, r3, #4
 800675a:	2b04      	cmp	r3, #4
 800675c:	d122      	bne.n	80067a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	f003 0304 	and.w	r3, r3, #4
 8006768:	2b04      	cmp	r3, #4
 800676a:	d11b      	bne.n	80067a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f06f 0204 	mvn.w	r2, #4
 8006774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2202      	movs	r2, #2
 800677a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	699b      	ldr	r3, [r3, #24]
 8006782:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006786:	2b00      	cmp	r3, #0
 8006788:	d003      	beq.n	8006792 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fb66 	bl	8006e5c <HAL_TIM_IC_CaptureCallback>
 8006790:	e005      	b.n	800679e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fb58 	bl	8006e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 fb69 	bl	8006e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	f003 0308 	and.w	r3, r3, #8
 80067ae:	2b08      	cmp	r3, #8
 80067b0:	d122      	bne.n	80067f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	f003 0308 	and.w	r3, r3, #8
 80067bc:	2b08      	cmp	r3, #8
 80067be:	d11b      	bne.n	80067f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f06f 0208 	mvn.w	r2, #8
 80067c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2204      	movs	r2, #4
 80067ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	69db      	ldr	r3, [r3, #28]
 80067d6:	f003 0303 	and.w	r3, r3, #3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d003      	beq.n	80067e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 fb3c 	bl	8006e5c <HAL_TIM_IC_CaptureCallback>
 80067e4:	e005      	b.n	80067f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 fb2e 	bl	8006e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 fb3f 	bl	8006e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	691b      	ldr	r3, [r3, #16]
 80067fe:	f003 0310 	and.w	r3, r3, #16
 8006802:	2b10      	cmp	r3, #16
 8006804:	d122      	bne.n	800684c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	f003 0310 	and.w	r3, r3, #16
 8006810:	2b10      	cmp	r3, #16
 8006812:	d11b      	bne.n	800684c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f06f 0210 	mvn.w	r2, #16
 800681c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2208      	movs	r2, #8
 8006822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	69db      	ldr	r3, [r3, #28]
 800682a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800682e:	2b00      	cmp	r3, #0
 8006830:	d003      	beq.n	800683a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 fb12 	bl	8006e5c <HAL_TIM_IC_CaptureCallback>
 8006838:	e005      	b.n	8006846 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 fb04 	bl	8006e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 fb15 	bl	8006e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	f003 0301 	and.w	r3, r3, #1
 8006856:	2b01      	cmp	r3, #1
 8006858:	d10e      	bne.n	8006878 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	f003 0301 	and.w	r3, r3, #1
 8006864:	2b01      	cmp	r3, #1
 8006866:	d107      	bne.n	8006878 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f06f 0201 	mvn.w	r2, #1
 8006870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f7fa ff04 	bl	8001680 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006882:	2b80      	cmp	r3, #128	; 0x80
 8006884:	d10e      	bne.n	80068a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006890:	2b80      	cmp	r3, #128	; 0x80
 8006892:	d107      	bne.n	80068a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800689c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f001 f9a2 	bl	8007be8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068b2:	d10e      	bne.n	80068d2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068be:	2b80      	cmp	r3, #128	; 0x80
 80068c0:	d107      	bne.n	80068d2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80068ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f001 f995 	bl	8007bfc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068dc:	2b40      	cmp	r3, #64	; 0x40
 80068de:	d10e      	bne.n	80068fe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ea:	2b40      	cmp	r3, #64	; 0x40
 80068ec:	d107      	bne.n	80068fe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f000 fac3 	bl	8006e84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	f003 0320 	and.w	r3, r3, #32
 8006908:	2b20      	cmp	r3, #32
 800690a:	d10e      	bne.n	800692a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	f003 0320 	and.w	r3, r3, #32
 8006916:	2b20      	cmp	r3, #32
 8006918:	d107      	bne.n	800692a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f06f 0220 	mvn.w	r2, #32
 8006922:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f001 f955 	bl	8007bd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006934:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006938:	d10f      	bne.n	800695a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006944:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006948:	d107      	bne.n	800695a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f001 f95b 	bl	8007c10 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006964:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006968:	d10f      	bne.n	800698a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006974:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006978:	d107      	bne.n	800698a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f001 f94d 	bl	8007c24 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006994:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006998:	d10f      	bne.n	80069ba <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069a8:	d107      	bne.n	80069ba <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80069b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f001 f93f 	bl	8007c38 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80069c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80069c8:	d10f      	bne.n	80069ea <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80069d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80069d8:	d107      	bne.n	80069ea <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80069e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f001 f931 	bl	8007c4c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069ea:	bf00      	nop
 80069ec:	3708      	adds	r7, #8
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
	...

080069f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b086      	sub	sp, #24
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a00:	2300      	movs	r3, #0
 8006a02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d101      	bne.n	8006a12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a0e:	2302      	movs	r3, #2
 8006a10:	e0ff      	b.n	8006c12 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2201      	movs	r2, #1
 8006a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b14      	cmp	r3, #20
 8006a1e:	f200 80f0 	bhi.w	8006c02 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006a22:	a201      	add	r2, pc, #4	; (adr r2, 8006a28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a28:	08006a7d 	.word	0x08006a7d
 8006a2c:	08006c03 	.word	0x08006c03
 8006a30:	08006c03 	.word	0x08006c03
 8006a34:	08006c03 	.word	0x08006c03
 8006a38:	08006abd 	.word	0x08006abd
 8006a3c:	08006c03 	.word	0x08006c03
 8006a40:	08006c03 	.word	0x08006c03
 8006a44:	08006c03 	.word	0x08006c03
 8006a48:	08006aff 	.word	0x08006aff
 8006a4c:	08006c03 	.word	0x08006c03
 8006a50:	08006c03 	.word	0x08006c03
 8006a54:	08006c03 	.word	0x08006c03
 8006a58:	08006b3f 	.word	0x08006b3f
 8006a5c:	08006c03 	.word	0x08006c03
 8006a60:	08006c03 	.word	0x08006c03
 8006a64:	08006c03 	.word	0x08006c03
 8006a68:	08006b81 	.word	0x08006b81
 8006a6c:	08006c03 	.word	0x08006c03
 8006a70:	08006c03 	.word	0x08006c03
 8006a74:	08006c03 	.word	0x08006c03
 8006a78:	08006bc1 	.word	0x08006bc1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68b9      	ldr	r1, [r7, #8]
 8006a82:	4618      	mov	r0, r3
 8006a84:	f000 fab0 	bl	8006fe8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	699a      	ldr	r2, [r3, #24]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0208 	orr.w	r2, r2, #8
 8006a96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699a      	ldr	r2, [r3, #24]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f022 0204 	bic.w	r2, r2, #4
 8006aa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6999      	ldr	r1, [r3, #24]
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	691a      	ldr	r2, [r3, #16]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	619a      	str	r2, [r3, #24]
      break;
 8006aba:	e0a5      	b.n	8006c08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68b9      	ldr	r1, [r7, #8]
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f000 fb2a 	bl	800711c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	699a      	ldr	r2, [r3, #24]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ad6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	699a      	ldr	r2, [r3, #24]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ae6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6999      	ldr	r1, [r3, #24]
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	021a      	lsls	r2, r3, #8
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	619a      	str	r2, [r3, #24]
      break;
 8006afc:	e084      	b.n	8006c08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	68b9      	ldr	r1, [r7, #8]
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 fb9d 	bl	8007244 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	69da      	ldr	r2, [r3, #28]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f042 0208 	orr.w	r2, r2, #8
 8006b18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	69da      	ldr	r2, [r3, #28]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f022 0204 	bic.w	r2, r2, #4
 8006b28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69d9      	ldr	r1, [r3, #28]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	691a      	ldr	r2, [r3, #16]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	430a      	orrs	r2, r1
 8006b3a:	61da      	str	r2, [r3, #28]
      break;
 8006b3c:	e064      	b.n	8006c08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68b9      	ldr	r1, [r7, #8]
 8006b44:	4618      	mov	r0, r3
 8006b46:	f000 fc0f 	bl	8007368 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	69da      	ldr	r2, [r3, #28]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	69da      	ldr	r2, [r3, #28]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	69d9      	ldr	r1, [r3, #28]
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	021a      	lsls	r2, r3, #8
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	61da      	str	r2, [r3, #28]
      break;
 8006b7e:	e043      	b.n	8006c08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68b9      	ldr	r1, [r7, #8]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f000 fc82 	bl	8007490 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f042 0208 	orr.w	r2, r2, #8
 8006b9a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f022 0204 	bic.w	r2, r2, #4
 8006baa:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	691a      	ldr	r2, [r3, #16]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	430a      	orrs	r2, r1
 8006bbc:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006bbe:	e023      	b.n	8006c08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68b9      	ldr	r1, [r7, #8]
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 fccc 	bl	8007564 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bda:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bea:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	021a      	lsls	r2, r3, #8
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	430a      	orrs	r2, r1
 8006bfe:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006c00:	e002      	b.n	8006c08 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	75fb      	strb	r3, [r7, #23]
      break;
 8006c06:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop

08006c1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c26:	2300      	movs	r3, #0
 8006c28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d101      	bne.n	8006c38 <HAL_TIM_ConfigClockSource+0x1c>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e0f6      	b.n	8006e26 <HAL_TIM_ConfigClockSource+0x20a>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006c56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68ba      	ldr	r2, [r7, #8]
 8006c6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a6f      	ldr	r2, [pc, #444]	; (8006e30 <HAL_TIM_ConfigClockSource+0x214>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	f000 80c1 	beq.w	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006c78:	4a6d      	ldr	r2, [pc, #436]	; (8006e30 <HAL_TIM_ConfigClockSource+0x214>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	f200 80c6 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006c80:	4a6c      	ldr	r2, [pc, #432]	; (8006e34 <HAL_TIM_ConfigClockSource+0x218>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	f000 80b9 	beq.w	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006c88:	4a6a      	ldr	r2, [pc, #424]	; (8006e34 <HAL_TIM_ConfigClockSource+0x218>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	f200 80be 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006c90:	4a69      	ldr	r2, [pc, #420]	; (8006e38 <HAL_TIM_ConfigClockSource+0x21c>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	f000 80b1 	beq.w	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006c98:	4a67      	ldr	r2, [pc, #412]	; (8006e38 <HAL_TIM_ConfigClockSource+0x21c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	f200 80b6 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006ca0:	4a66      	ldr	r2, [pc, #408]	; (8006e3c <HAL_TIM_ConfigClockSource+0x220>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	f000 80a9 	beq.w	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006ca8:	4a64      	ldr	r2, [pc, #400]	; (8006e3c <HAL_TIM_ConfigClockSource+0x220>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	f200 80ae 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006cb0:	4a63      	ldr	r2, [pc, #396]	; (8006e40 <HAL_TIM_ConfigClockSource+0x224>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	f000 80a1 	beq.w	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006cb8:	4a61      	ldr	r2, [pc, #388]	; (8006e40 <HAL_TIM_ConfigClockSource+0x224>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	f200 80a6 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006cc0:	4a60      	ldr	r2, [pc, #384]	; (8006e44 <HAL_TIM_ConfigClockSource+0x228>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	f000 8099 	beq.w	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006cc8:	4a5e      	ldr	r2, [pc, #376]	; (8006e44 <HAL_TIM_ConfigClockSource+0x228>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	f200 809e 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006cd0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006cd4:	f000 8091 	beq.w	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006cd8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006cdc:	f200 8096 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006ce0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ce4:	f000 8089 	beq.w	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006ce8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cec:	f200 808e 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006cf0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cf4:	d03e      	beq.n	8006d74 <HAL_TIM_ConfigClockSource+0x158>
 8006cf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cfa:	f200 8087 	bhi.w	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006cfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d02:	f000 8086 	beq.w	8006e12 <HAL_TIM_ConfigClockSource+0x1f6>
 8006d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d0a:	d87f      	bhi.n	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006d0c:	2b70      	cmp	r3, #112	; 0x70
 8006d0e:	d01a      	beq.n	8006d46 <HAL_TIM_ConfigClockSource+0x12a>
 8006d10:	2b70      	cmp	r3, #112	; 0x70
 8006d12:	d87b      	bhi.n	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006d14:	2b60      	cmp	r3, #96	; 0x60
 8006d16:	d050      	beq.n	8006dba <HAL_TIM_ConfigClockSource+0x19e>
 8006d18:	2b60      	cmp	r3, #96	; 0x60
 8006d1a:	d877      	bhi.n	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006d1c:	2b50      	cmp	r3, #80	; 0x50
 8006d1e:	d03c      	beq.n	8006d9a <HAL_TIM_ConfigClockSource+0x17e>
 8006d20:	2b50      	cmp	r3, #80	; 0x50
 8006d22:	d873      	bhi.n	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006d24:	2b40      	cmp	r3, #64	; 0x40
 8006d26:	d058      	beq.n	8006dda <HAL_TIM_ConfigClockSource+0x1be>
 8006d28:	2b40      	cmp	r3, #64	; 0x40
 8006d2a:	d86f      	bhi.n	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006d2c:	2b30      	cmp	r3, #48	; 0x30
 8006d2e:	d064      	beq.n	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006d30:	2b30      	cmp	r3, #48	; 0x30
 8006d32:	d86b      	bhi.n	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006d34:	2b20      	cmp	r3, #32
 8006d36:	d060      	beq.n	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006d38:	2b20      	cmp	r3, #32
 8006d3a:	d867      	bhi.n	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d05c      	beq.n	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006d40:	2b10      	cmp	r3, #16
 8006d42:	d05a      	beq.n	8006dfa <HAL_TIM_ConfigClockSource+0x1de>
 8006d44:	e062      	b.n	8006e0c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6818      	ldr	r0, [r3, #0]
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	6899      	ldr	r1, [r3, #8]
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	685a      	ldr	r2, [r3, #4]
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	f000 fced 	bl	8007734 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	609a      	str	r2, [r3, #8]
      break;
 8006d72:	e04f      	b.n	8006e14 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	6899      	ldr	r1, [r3, #8]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	685a      	ldr	r2, [r3, #4]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	f000 fcd6 	bl	8007734 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	689a      	ldr	r2, [r3, #8]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d96:	609a      	str	r2, [r3, #8]
      break;
 8006d98:	e03c      	b.n	8006e14 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6818      	ldr	r0, [r3, #0]
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	6859      	ldr	r1, [r3, #4]
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	461a      	mov	r2, r3
 8006da8:	f000 fc48 	bl	800763c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2150      	movs	r1, #80	; 0x50
 8006db2:	4618      	mov	r0, r3
 8006db4:	f000 fca1 	bl	80076fa <TIM_ITRx_SetConfig>
      break;
 8006db8:	e02c      	b.n	8006e14 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6818      	ldr	r0, [r3, #0]
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	6859      	ldr	r1, [r3, #4]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	f000 fc67 	bl	800769a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2160      	movs	r1, #96	; 0x60
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f000 fc91 	bl	80076fa <TIM_ITRx_SetConfig>
      break;
 8006dd8:	e01c      	b.n	8006e14 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6818      	ldr	r0, [r3, #0]
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	6859      	ldr	r1, [r3, #4]
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	461a      	mov	r2, r3
 8006de8:	f000 fc28 	bl	800763c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2140      	movs	r1, #64	; 0x40
 8006df2:	4618      	mov	r0, r3
 8006df4:	f000 fc81 	bl	80076fa <TIM_ITRx_SetConfig>
      break;
 8006df8:	e00c      	b.n	8006e14 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4619      	mov	r1, r3
 8006e04:	4610      	mov	r0, r2
 8006e06:	f000 fc78 	bl	80076fa <TIM_ITRx_SetConfig>
      break;
 8006e0a:	e003      	b.n	8006e14 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e10:	e000      	b.n	8006e14 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006e12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3710      	adds	r7, #16
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	bf00      	nop
 8006e30:	00100070 	.word	0x00100070
 8006e34:	00100060 	.word	0x00100060
 8006e38:	00100050 	.word	0x00100050
 8006e3c:	00100040 	.word	0x00100040
 8006e40:	00100030 	.word	0x00100030
 8006e44:	00100020 	.word	0x00100020

08006e48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e50:	bf00      	nop
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e64:	bf00      	nop
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e78:	bf00      	nop
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e8c:	bf00      	nop
 8006e8e:	370c      	adds	r7, #12
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a46      	ldr	r2, [pc, #280]	; (8006fc4 <TIM_Base_SetConfig+0x12c>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d017      	beq.n	8006ee0 <TIM_Base_SetConfig+0x48>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eb6:	d013      	beq.n	8006ee0 <TIM_Base_SetConfig+0x48>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a43      	ldr	r2, [pc, #268]	; (8006fc8 <TIM_Base_SetConfig+0x130>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d00f      	beq.n	8006ee0 <TIM_Base_SetConfig+0x48>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4a42      	ldr	r2, [pc, #264]	; (8006fcc <TIM_Base_SetConfig+0x134>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d00b      	beq.n	8006ee0 <TIM_Base_SetConfig+0x48>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a41      	ldr	r2, [pc, #260]	; (8006fd0 <TIM_Base_SetConfig+0x138>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d007      	beq.n	8006ee0 <TIM_Base_SetConfig+0x48>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4a40      	ldr	r2, [pc, #256]	; (8006fd4 <TIM_Base_SetConfig+0x13c>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d003      	beq.n	8006ee0 <TIM_Base_SetConfig+0x48>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	4a3f      	ldr	r2, [pc, #252]	; (8006fd8 <TIM_Base_SetConfig+0x140>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d108      	bne.n	8006ef2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ee6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a33      	ldr	r2, [pc, #204]	; (8006fc4 <TIM_Base_SetConfig+0x12c>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d023      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f00:	d01f      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a30      	ldr	r2, [pc, #192]	; (8006fc8 <TIM_Base_SetConfig+0x130>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d01b      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a2f      	ldr	r2, [pc, #188]	; (8006fcc <TIM_Base_SetConfig+0x134>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d017      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a2e      	ldr	r2, [pc, #184]	; (8006fd0 <TIM_Base_SetConfig+0x138>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d013      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4a2d      	ldr	r2, [pc, #180]	; (8006fd4 <TIM_Base_SetConfig+0x13c>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00f      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a2d      	ldr	r2, [pc, #180]	; (8006fdc <TIM_Base_SetConfig+0x144>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d00b      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a2c      	ldr	r2, [pc, #176]	; (8006fe0 <TIM_Base_SetConfig+0x148>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d007      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a2b      	ldr	r2, [pc, #172]	; (8006fe4 <TIM_Base_SetConfig+0x14c>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d003      	beq.n	8006f42 <TIM_Base_SetConfig+0xaa>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a26      	ldr	r2, [pc, #152]	; (8006fd8 <TIM_Base_SetConfig+0x140>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d108      	bne.n	8006f54 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	689a      	ldr	r2, [r3, #8]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a12      	ldr	r2, [pc, #72]	; (8006fc4 <TIM_Base_SetConfig+0x12c>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d013      	beq.n	8006fa8 <TIM_Base_SetConfig+0x110>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a14      	ldr	r2, [pc, #80]	; (8006fd4 <TIM_Base_SetConfig+0x13c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d00f      	beq.n	8006fa8 <TIM_Base_SetConfig+0x110>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a14      	ldr	r2, [pc, #80]	; (8006fdc <TIM_Base_SetConfig+0x144>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d00b      	beq.n	8006fa8 <TIM_Base_SetConfig+0x110>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a13      	ldr	r2, [pc, #76]	; (8006fe0 <TIM_Base_SetConfig+0x148>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d007      	beq.n	8006fa8 <TIM_Base_SetConfig+0x110>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	4a12      	ldr	r2, [pc, #72]	; (8006fe4 <TIM_Base_SetConfig+0x14c>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d003      	beq.n	8006fa8 <TIM_Base_SetConfig+0x110>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a0d      	ldr	r2, [pc, #52]	; (8006fd8 <TIM_Base_SetConfig+0x140>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d103      	bne.n	8006fb0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	691a      	ldr	r2, [r3, #16]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	615a      	str	r2, [r3, #20]
}
 8006fb6:	bf00      	nop
 8006fb8:	3714      	adds	r7, #20
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop
 8006fc4:	40012c00 	.word	0x40012c00
 8006fc8:	40000400 	.word	0x40000400
 8006fcc:	40000800 	.word	0x40000800
 8006fd0:	40000c00 	.word	0x40000c00
 8006fd4:	40013400 	.word	0x40013400
 8006fd8:	40015000 	.word	0x40015000
 8006fdc:	40014000 	.word	0x40014000
 8006fe0:	40014400 	.word	0x40014400
 8006fe4:	40014800 	.word	0x40014800

08006fe8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b087      	sub	sp, #28
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	f023 0201 	bic.w	r2, r3, #1
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a1b      	ldr	r3, [r3, #32]
 8007002:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	699b      	ldr	r3, [r3, #24]
 800700e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f023 0303 	bic.w	r3, r3, #3
 8007022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68fa      	ldr	r2, [r7, #12]
 800702a:	4313      	orrs	r3, r2
 800702c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	f023 0302 	bic.w	r3, r3, #2
 8007034:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	4313      	orrs	r3, r2
 800703e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a30      	ldr	r2, [pc, #192]	; (8007104 <TIM_OC1_SetConfig+0x11c>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d013      	beq.n	8007070 <TIM_OC1_SetConfig+0x88>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a2f      	ldr	r2, [pc, #188]	; (8007108 <TIM_OC1_SetConfig+0x120>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d00f      	beq.n	8007070 <TIM_OC1_SetConfig+0x88>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a2e      	ldr	r2, [pc, #184]	; (800710c <TIM_OC1_SetConfig+0x124>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d00b      	beq.n	8007070 <TIM_OC1_SetConfig+0x88>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a2d      	ldr	r2, [pc, #180]	; (8007110 <TIM_OC1_SetConfig+0x128>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d007      	beq.n	8007070 <TIM_OC1_SetConfig+0x88>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a2c      	ldr	r2, [pc, #176]	; (8007114 <TIM_OC1_SetConfig+0x12c>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d003      	beq.n	8007070 <TIM_OC1_SetConfig+0x88>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a2b      	ldr	r2, [pc, #172]	; (8007118 <TIM_OC1_SetConfig+0x130>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d10c      	bne.n	800708a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	f023 0308 	bic.w	r3, r3, #8
 8007076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	697a      	ldr	r2, [r7, #20]
 800707e:	4313      	orrs	r3, r2
 8007080:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	f023 0304 	bic.w	r3, r3, #4
 8007088:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a1d      	ldr	r2, [pc, #116]	; (8007104 <TIM_OC1_SetConfig+0x11c>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d013      	beq.n	80070ba <TIM_OC1_SetConfig+0xd2>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a1c      	ldr	r2, [pc, #112]	; (8007108 <TIM_OC1_SetConfig+0x120>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d00f      	beq.n	80070ba <TIM_OC1_SetConfig+0xd2>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a1b      	ldr	r2, [pc, #108]	; (800710c <TIM_OC1_SetConfig+0x124>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d00b      	beq.n	80070ba <TIM_OC1_SetConfig+0xd2>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a1a      	ldr	r2, [pc, #104]	; (8007110 <TIM_OC1_SetConfig+0x128>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d007      	beq.n	80070ba <TIM_OC1_SetConfig+0xd2>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a19      	ldr	r2, [pc, #100]	; (8007114 <TIM_OC1_SetConfig+0x12c>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d003      	beq.n	80070ba <TIM_OC1_SetConfig+0xd2>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a18      	ldr	r2, [pc, #96]	; (8007118 <TIM_OC1_SetConfig+0x130>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d111      	bne.n	80070de <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	693a      	ldr	r2, [r7, #16]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	699b      	ldr	r3, [r3, #24]
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4313      	orrs	r3, r2
 80070dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	693a      	ldr	r2, [r7, #16]
 80070e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	697a      	ldr	r2, [r7, #20]
 80070f6:	621a      	str	r2, [r3, #32]
}
 80070f8:	bf00      	nop
 80070fa:	371c      	adds	r7, #28
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr
 8007104:	40012c00 	.word	0x40012c00
 8007108:	40013400 	.word	0x40013400
 800710c:	40014000 	.word	0x40014000
 8007110:	40014400 	.word	0x40014400
 8007114:	40014800 	.word	0x40014800
 8007118:	40015000 	.word	0x40015000

0800711c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800711c:	b480      	push	{r7}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a1b      	ldr	r3, [r3, #32]
 800712a:	f023 0210 	bic.w	r2, r3, #16
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a1b      	ldr	r3, [r3, #32]
 8007136:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	699b      	ldr	r3, [r3, #24]
 8007142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800714a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800714e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007156:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	021b      	lsls	r3, r3, #8
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	4313      	orrs	r3, r2
 8007162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f023 0320 	bic.w	r3, r3, #32
 800716a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	011b      	lsls	r3, r3, #4
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	4313      	orrs	r3, r2
 8007176:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	4a2c      	ldr	r2, [pc, #176]	; (800722c <TIM_OC2_SetConfig+0x110>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d007      	beq.n	8007190 <TIM_OC2_SetConfig+0x74>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a2b      	ldr	r2, [pc, #172]	; (8007230 <TIM_OC2_SetConfig+0x114>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d003      	beq.n	8007190 <TIM_OC2_SetConfig+0x74>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a2a      	ldr	r2, [pc, #168]	; (8007234 <TIM_OC2_SetConfig+0x118>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d10d      	bne.n	80071ac <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007196:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	011b      	lsls	r3, r3, #4
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a1f      	ldr	r2, [pc, #124]	; (800722c <TIM_OC2_SetConfig+0x110>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d013      	beq.n	80071dc <TIM_OC2_SetConfig+0xc0>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a1e      	ldr	r2, [pc, #120]	; (8007230 <TIM_OC2_SetConfig+0x114>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d00f      	beq.n	80071dc <TIM_OC2_SetConfig+0xc0>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a1e      	ldr	r2, [pc, #120]	; (8007238 <TIM_OC2_SetConfig+0x11c>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d00b      	beq.n	80071dc <TIM_OC2_SetConfig+0xc0>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a1d      	ldr	r2, [pc, #116]	; (800723c <TIM_OC2_SetConfig+0x120>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d007      	beq.n	80071dc <TIM_OC2_SetConfig+0xc0>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4a1c      	ldr	r2, [pc, #112]	; (8007240 <TIM_OC2_SetConfig+0x124>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d003      	beq.n	80071dc <TIM_OC2_SetConfig+0xc0>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	4a17      	ldr	r2, [pc, #92]	; (8007234 <TIM_OC2_SetConfig+0x118>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d113      	bne.n	8007204 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80071e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	695b      	ldr	r3, [r3, #20]
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	693a      	ldr	r2, [r7, #16]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	4313      	orrs	r3, r2
 8007202:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	693a      	ldr	r2, [r7, #16]
 8007208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	68fa      	ldr	r2, [r7, #12]
 800720e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	685a      	ldr	r2, [r3, #4]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	621a      	str	r2, [r3, #32]
}
 800721e:	bf00      	nop
 8007220:	371c      	adds	r7, #28
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	40012c00 	.word	0x40012c00
 8007230:	40013400 	.word	0x40013400
 8007234:	40015000 	.word	0x40015000
 8007238:	40014000 	.word	0x40014000
 800723c:	40014400 	.word	0x40014400
 8007240:	40014800 	.word	0x40014800

08007244 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007244:	b480      	push	{r7}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a1b      	ldr	r3, [r3, #32]
 8007252:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a1b      	ldr	r3, [r3, #32]
 800725e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f023 0303 	bic.w	r3, r3, #3
 800727e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	4313      	orrs	r3, r2
 8007288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	021b      	lsls	r3, r3, #8
 8007298:	697a      	ldr	r2, [r7, #20]
 800729a:	4313      	orrs	r3, r2
 800729c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a2b      	ldr	r2, [pc, #172]	; (8007350 <TIM_OC3_SetConfig+0x10c>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d007      	beq.n	80072b6 <TIM_OC3_SetConfig+0x72>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a2a      	ldr	r2, [pc, #168]	; (8007354 <TIM_OC3_SetConfig+0x110>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d003      	beq.n	80072b6 <TIM_OC3_SetConfig+0x72>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a29      	ldr	r2, [pc, #164]	; (8007358 <TIM_OC3_SetConfig+0x114>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d10d      	bne.n	80072d2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80072bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	021b      	lsls	r3, r3, #8
 80072c4:	697a      	ldr	r2, [r7, #20]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80072d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	4a1e      	ldr	r2, [pc, #120]	; (8007350 <TIM_OC3_SetConfig+0x10c>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d013      	beq.n	8007302 <TIM_OC3_SetConfig+0xbe>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4a1d      	ldr	r2, [pc, #116]	; (8007354 <TIM_OC3_SetConfig+0x110>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d00f      	beq.n	8007302 <TIM_OC3_SetConfig+0xbe>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	4a1d      	ldr	r2, [pc, #116]	; (800735c <TIM_OC3_SetConfig+0x118>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d00b      	beq.n	8007302 <TIM_OC3_SetConfig+0xbe>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4a1c      	ldr	r2, [pc, #112]	; (8007360 <TIM_OC3_SetConfig+0x11c>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d007      	beq.n	8007302 <TIM_OC3_SetConfig+0xbe>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	4a1b      	ldr	r2, [pc, #108]	; (8007364 <TIM_OC3_SetConfig+0x120>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d003      	beq.n	8007302 <TIM_OC3_SetConfig+0xbe>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	4a16      	ldr	r2, [pc, #88]	; (8007358 <TIM_OC3_SetConfig+0x114>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d113      	bne.n	800732a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007308:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007310:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	011b      	lsls	r3, r3, #4
 8007318:	693a      	ldr	r2, [r7, #16]
 800731a:	4313      	orrs	r3, r2
 800731c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	011b      	lsls	r3, r3, #4
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	4313      	orrs	r3, r2
 8007328:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	685a      	ldr	r2, [r3, #4]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	697a      	ldr	r2, [r7, #20]
 8007342:	621a      	str	r2, [r3, #32]
}
 8007344:	bf00      	nop
 8007346:	371c      	adds	r7, #28
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr
 8007350:	40012c00 	.word	0x40012c00
 8007354:	40013400 	.word	0x40013400
 8007358:	40015000 	.word	0x40015000
 800735c:	40014000 	.word	0x40014000
 8007360:	40014400 	.word	0x40014400
 8007364:	40014800 	.word	0x40014800

08007368 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007368:	b480      	push	{r7}
 800736a:	b087      	sub	sp, #28
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a1b      	ldr	r3, [r3, #32]
 8007376:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a1b      	ldr	r3, [r3, #32]
 8007382:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	69db      	ldr	r3, [r3, #28]
 800738e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007396:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800739a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	021b      	lsls	r3, r3, #8
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	031b      	lsls	r3, r3, #12
 80073be:	697a      	ldr	r2, [r7, #20]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a2c      	ldr	r2, [pc, #176]	; (8007478 <TIM_OC4_SetConfig+0x110>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d007      	beq.n	80073dc <TIM_OC4_SetConfig+0x74>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a2b      	ldr	r2, [pc, #172]	; (800747c <TIM_OC4_SetConfig+0x114>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d003      	beq.n	80073dc <TIM_OC4_SetConfig+0x74>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a2a      	ldr	r2, [pc, #168]	; (8007480 <TIM_OC4_SetConfig+0x118>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d10d      	bne.n	80073f8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80073e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	031b      	lsls	r3, r3, #12
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	4313      	orrs	r3, r2
 80073ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a1f      	ldr	r2, [pc, #124]	; (8007478 <TIM_OC4_SetConfig+0x110>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d013      	beq.n	8007428 <TIM_OC4_SetConfig+0xc0>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a1e      	ldr	r2, [pc, #120]	; (800747c <TIM_OC4_SetConfig+0x114>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d00f      	beq.n	8007428 <TIM_OC4_SetConfig+0xc0>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a1e      	ldr	r2, [pc, #120]	; (8007484 <TIM_OC4_SetConfig+0x11c>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d00b      	beq.n	8007428 <TIM_OC4_SetConfig+0xc0>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	4a1d      	ldr	r2, [pc, #116]	; (8007488 <TIM_OC4_SetConfig+0x120>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d007      	beq.n	8007428 <TIM_OC4_SetConfig+0xc0>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a1c      	ldr	r2, [pc, #112]	; (800748c <TIM_OC4_SetConfig+0x124>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d003      	beq.n	8007428 <TIM_OC4_SetConfig+0xc0>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a17      	ldr	r2, [pc, #92]	; (8007480 <TIM_OC4_SetConfig+0x118>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d113      	bne.n	8007450 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800742e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007436:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	695b      	ldr	r3, [r3, #20]
 800743c:	019b      	lsls	r3, r3, #6
 800743e:	693a      	ldr	r2, [r7, #16]
 8007440:	4313      	orrs	r3, r2
 8007442:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	699b      	ldr	r3, [r3, #24]
 8007448:	019b      	lsls	r3, r3, #6
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4313      	orrs	r3, r2
 800744e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	693a      	ldr	r2, [r7, #16]
 8007454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	68fa      	ldr	r2, [r7, #12]
 800745a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	685a      	ldr	r2, [r3, #4]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	697a      	ldr	r2, [r7, #20]
 8007468:	621a      	str	r2, [r3, #32]
}
 800746a:	bf00      	nop
 800746c:	371c      	adds	r7, #28
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	40012c00 	.word	0x40012c00
 800747c:	40013400 	.word	0x40013400
 8007480:	40015000 	.word	0x40015000
 8007484:	40014000 	.word	0x40014000
 8007488:	40014400 	.word	0x40014400
 800748c:	40014800 	.word	0x40014800

08007490 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007490:	b480      	push	{r7}
 8007492:	b087      	sub	sp, #28
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a1b      	ldr	r3, [r3, #32]
 800749e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a1b      	ldr	r3, [r3, #32]
 80074aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80074d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	041b      	lsls	r3, r3, #16
 80074dc:	693a      	ldr	r2, [r7, #16]
 80074de:	4313      	orrs	r3, r2
 80074e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a19      	ldr	r2, [pc, #100]	; (800754c <TIM_OC5_SetConfig+0xbc>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d013      	beq.n	8007512 <TIM_OC5_SetConfig+0x82>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a18      	ldr	r2, [pc, #96]	; (8007550 <TIM_OC5_SetConfig+0xc0>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d00f      	beq.n	8007512 <TIM_OC5_SetConfig+0x82>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a17      	ldr	r2, [pc, #92]	; (8007554 <TIM_OC5_SetConfig+0xc4>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d00b      	beq.n	8007512 <TIM_OC5_SetConfig+0x82>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a16      	ldr	r2, [pc, #88]	; (8007558 <TIM_OC5_SetConfig+0xc8>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d007      	beq.n	8007512 <TIM_OC5_SetConfig+0x82>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a15      	ldr	r2, [pc, #84]	; (800755c <TIM_OC5_SetConfig+0xcc>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d003      	beq.n	8007512 <TIM_OC5_SetConfig+0x82>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a14      	ldr	r2, [pc, #80]	; (8007560 <TIM_OC5_SetConfig+0xd0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d109      	bne.n	8007526 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007518:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	695b      	ldr	r3, [r3, #20]
 800751e:	021b      	lsls	r3, r3, #8
 8007520:	697a      	ldr	r2, [r7, #20]
 8007522:	4313      	orrs	r3, r2
 8007524:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	697a      	ldr	r2, [r7, #20]
 800752a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	685a      	ldr	r2, [r3, #4]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	621a      	str	r2, [r3, #32]
}
 8007540:	bf00      	nop
 8007542:	371c      	adds	r7, #28
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	40012c00 	.word	0x40012c00
 8007550:	40013400 	.word	0x40013400
 8007554:	40014000 	.word	0x40014000
 8007558:	40014400 	.word	0x40014400
 800755c:	40014800 	.word	0x40014800
 8007560:	40015000 	.word	0x40015000

08007564 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007564:	b480      	push	{r7}
 8007566:	b087      	sub	sp, #28
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6a1b      	ldr	r3, [r3, #32]
 800757e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800758a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007592:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007596:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	021b      	lsls	r3, r3, #8
 800759e:	68fa      	ldr	r2, [r7, #12]
 80075a0:	4313      	orrs	r3, r2
 80075a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80075aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	051b      	lsls	r3, r3, #20
 80075b2:	693a      	ldr	r2, [r7, #16]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a1a      	ldr	r2, [pc, #104]	; (8007624 <TIM_OC6_SetConfig+0xc0>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d013      	beq.n	80075e8 <TIM_OC6_SetConfig+0x84>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a19      	ldr	r2, [pc, #100]	; (8007628 <TIM_OC6_SetConfig+0xc4>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d00f      	beq.n	80075e8 <TIM_OC6_SetConfig+0x84>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a18      	ldr	r2, [pc, #96]	; (800762c <TIM_OC6_SetConfig+0xc8>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d00b      	beq.n	80075e8 <TIM_OC6_SetConfig+0x84>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a17      	ldr	r2, [pc, #92]	; (8007630 <TIM_OC6_SetConfig+0xcc>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d007      	beq.n	80075e8 <TIM_OC6_SetConfig+0x84>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a16      	ldr	r2, [pc, #88]	; (8007634 <TIM_OC6_SetConfig+0xd0>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d003      	beq.n	80075e8 <TIM_OC6_SetConfig+0x84>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a15      	ldr	r2, [pc, #84]	; (8007638 <TIM_OC6_SetConfig+0xd4>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d109      	bne.n	80075fc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	695b      	ldr	r3, [r3, #20]
 80075f4:	029b      	lsls	r3, r3, #10
 80075f6:	697a      	ldr	r2, [r7, #20]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	697a      	ldr	r2, [r7, #20]
 8007600:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	68fa      	ldr	r2, [r7, #12]
 8007606:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	685a      	ldr	r2, [r3, #4]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	621a      	str	r2, [r3, #32]
}
 8007616:	bf00      	nop
 8007618:	371c      	adds	r7, #28
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	40012c00 	.word	0x40012c00
 8007628:	40013400 	.word	0x40013400
 800762c:	40014000 	.word	0x40014000
 8007630:	40014400 	.word	0x40014400
 8007634:	40014800 	.word	0x40014800
 8007638:	40015000 	.word	0x40015000

0800763c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800763c:	b480      	push	{r7}
 800763e:	b087      	sub	sp, #28
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6a1b      	ldr	r3, [r3, #32]
 800764c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6a1b      	ldr	r3, [r3, #32]
 8007652:	f023 0201 	bic.w	r2, r3, #1
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	011b      	lsls	r3, r3, #4
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	4313      	orrs	r3, r2
 8007670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	f023 030a 	bic.w	r3, r3, #10
 8007678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800767a:	697a      	ldr	r2, [r7, #20]
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	4313      	orrs	r3, r2
 8007680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	697a      	ldr	r2, [r7, #20]
 800768c:	621a      	str	r2, [r3, #32]
}
 800768e:	bf00      	nop
 8007690:	371c      	adds	r7, #28
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr

0800769a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800769a:	b480      	push	{r7}
 800769c:	b087      	sub	sp, #28
 800769e:	af00      	add	r7, sp, #0
 80076a0:	60f8      	str	r0, [r7, #12]
 80076a2:	60b9      	str	r1, [r7, #8]
 80076a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6a1b      	ldr	r3, [r3, #32]
 80076aa:	f023 0210 	bic.w	r2, r3, #16
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6a1b      	ldr	r3, [r3, #32]
 80076bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	031b      	lsls	r3, r3, #12
 80076ca:	697a      	ldr	r2, [r7, #20]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80076d6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	011b      	lsls	r3, r3, #4
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	4313      	orrs	r3, r2
 80076e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	697a      	ldr	r2, [r7, #20]
 80076e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	693a      	ldr	r2, [r7, #16]
 80076ec:	621a      	str	r2, [r3, #32]
}
 80076ee:	bf00      	nop
 80076f0:	371c      	adds	r7, #28
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr

080076fa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076fa:	b480      	push	{r7}
 80076fc:	b085      	sub	sp, #20
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
 8007702:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007714:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007716:	683a      	ldr	r2, [r7, #0]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	4313      	orrs	r3, r2
 800771c:	f043 0307 	orr.w	r3, r3, #7
 8007720:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	68fa      	ldr	r2, [r7, #12]
 8007726:	609a      	str	r2, [r3, #8]
}
 8007728:	bf00      	nop
 800772a:	3714      	adds	r7, #20
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007734:	b480      	push	{r7}
 8007736:	b087      	sub	sp, #28
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	607a      	str	r2, [r7, #4]
 8007740:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800774e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	021a      	lsls	r2, r3, #8
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	431a      	orrs	r2, r3
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	4313      	orrs	r3, r2
 800775c:	697a      	ldr	r2, [r7, #20]
 800775e:	4313      	orrs	r3, r2
 8007760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	697a      	ldr	r2, [r7, #20]
 8007766:	609a      	str	r2, [r3, #8]
}
 8007768:	bf00      	nop
 800776a:	371c      	adds	r7, #28
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007774:	b480      	push	{r7}
 8007776:	b087      	sub	sp, #28
 8007778:	af00      	add	r7, sp, #0
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	f003 031f 	and.w	r3, r3, #31
 8007786:	2201      	movs	r2, #1
 8007788:	fa02 f303 	lsl.w	r3, r2, r3
 800778c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6a1a      	ldr	r2, [r3, #32]
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	43db      	mvns	r3, r3
 8007796:	401a      	ands	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6a1a      	ldr	r2, [r3, #32]
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	f003 031f 	and.w	r3, r3, #31
 80077a6:	6879      	ldr	r1, [r7, #4]
 80077a8:	fa01 f303 	lsl.w	r3, r1, r3
 80077ac:	431a      	orrs	r2, r3
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	621a      	str	r2, [r3, #32]
}
 80077b2:	bf00      	nop
 80077b4:	371c      	adds	r7, #28
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
	...

080077c0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d109      	bne.n	80077e4 <HAL_TIMEx_PWMN_Start+0x24>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	2b01      	cmp	r3, #1
 80077da:	bf14      	ite	ne
 80077dc:	2301      	movne	r3, #1
 80077de:	2300      	moveq	r3, #0
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	e022      	b.n	800782a <HAL_TIMEx_PWMN_Start+0x6a>
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	2b04      	cmp	r3, #4
 80077e8:	d109      	bne.n	80077fe <HAL_TIMEx_PWMN_Start+0x3e>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	bf14      	ite	ne
 80077f6:	2301      	movne	r3, #1
 80077f8:	2300      	moveq	r3, #0
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	e015      	b.n	800782a <HAL_TIMEx_PWMN_Start+0x6a>
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	2b08      	cmp	r3, #8
 8007802:	d109      	bne.n	8007818 <HAL_TIMEx_PWMN_Start+0x58>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800780a:	b2db      	uxtb	r3, r3
 800780c:	2b01      	cmp	r3, #1
 800780e:	bf14      	ite	ne
 8007810:	2301      	movne	r3, #1
 8007812:	2300      	moveq	r3, #0
 8007814:	b2db      	uxtb	r3, r3
 8007816:	e008      	b.n	800782a <HAL_TIMEx_PWMN_Start+0x6a>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800781e:	b2db      	uxtb	r3, r3
 8007820:	2b01      	cmp	r3, #1
 8007822:	bf14      	ite	ne
 8007824:	2301      	movne	r3, #1
 8007826:	2300      	moveq	r3, #0
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d001      	beq.n	8007832 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e073      	b.n	800791a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d104      	bne.n	8007842 <HAL_TIMEx_PWMN_Start+0x82>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2202      	movs	r2, #2
 800783c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007840:	e013      	b.n	800786a <HAL_TIMEx_PWMN_Start+0xaa>
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	2b04      	cmp	r3, #4
 8007846:	d104      	bne.n	8007852 <HAL_TIMEx_PWMN_Start+0x92>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2202      	movs	r2, #2
 800784c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007850:	e00b      	b.n	800786a <HAL_TIMEx_PWMN_Start+0xaa>
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	2b08      	cmp	r3, #8
 8007856:	d104      	bne.n	8007862 <HAL_TIMEx_PWMN_Start+0xa2>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2202      	movs	r2, #2
 800785c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007860:	e003      	b.n	800786a <HAL_TIMEx_PWMN_Start+0xaa>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2202      	movs	r2, #2
 8007866:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2204      	movs	r2, #4
 8007870:	6839      	ldr	r1, [r7, #0]
 8007872:	4618      	mov	r0, r3
 8007874:	f000 f9f4 	bl	8007c60 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007886:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a25      	ldr	r2, [pc, #148]	; (8007924 <HAL_TIMEx_PWMN_Start+0x164>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d022      	beq.n	80078d8 <HAL_TIMEx_PWMN_Start+0x118>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800789a:	d01d      	beq.n	80078d8 <HAL_TIMEx_PWMN_Start+0x118>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a21      	ldr	r2, [pc, #132]	; (8007928 <HAL_TIMEx_PWMN_Start+0x168>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d018      	beq.n	80078d8 <HAL_TIMEx_PWMN_Start+0x118>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a20      	ldr	r2, [pc, #128]	; (800792c <HAL_TIMEx_PWMN_Start+0x16c>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d013      	beq.n	80078d8 <HAL_TIMEx_PWMN_Start+0x118>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a1e      	ldr	r2, [pc, #120]	; (8007930 <HAL_TIMEx_PWMN_Start+0x170>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d00e      	beq.n	80078d8 <HAL_TIMEx_PWMN_Start+0x118>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a1d      	ldr	r2, [pc, #116]	; (8007934 <HAL_TIMEx_PWMN_Start+0x174>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d009      	beq.n	80078d8 <HAL_TIMEx_PWMN_Start+0x118>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a1b      	ldr	r2, [pc, #108]	; (8007938 <HAL_TIMEx_PWMN_Start+0x178>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d004      	beq.n	80078d8 <HAL_TIMEx_PWMN_Start+0x118>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a1a      	ldr	r2, [pc, #104]	; (800793c <HAL_TIMEx_PWMN_Start+0x17c>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d115      	bne.n	8007904 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	4b18      	ldr	r3, [pc, #96]	; (8007940 <HAL_TIMEx_PWMN_Start+0x180>)
 80078e0:	4013      	ands	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2b06      	cmp	r3, #6
 80078e8:	d015      	beq.n	8007916 <HAL_TIMEx_PWMN_Start+0x156>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078f0:	d011      	beq.n	8007916 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f042 0201 	orr.w	r2, r2, #1
 8007900:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007902:	e008      	b.n	8007916 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f042 0201 	orr.w	r2, r2, #1
 8007912:	601a      	str	r2, [r3, #0]
 8007914:	e000      	b.n	8007918 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007916:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3710      	adds	r7, #16
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop
 8007924:	40012c00 	.word	0x40012c00
 8007928:	40000400 	.word	0x40000400
 800792c:	40000800 	.word	0x40000800
 8007930:	40000c00 	.word	0x40000c00
 8007934:	40013400 	.word	0x40013400
 8007938:	40014000 	.word	0x40014000
 800793c:	40015000 	.word	0x40015000
 8007940:	00010007 	.word	0x00010007

08007944 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007944:	b480      	push	{r7}
 8007946:	b085      	sub	sp, #20
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007954:	2b01      	cmp	r3, #1
 8007956:	d101      	bne.n	800795c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007958:	2302      	movs	r3, #2
 800795a:	e074      	b.n	8007a46 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2201      	movs	r2, #1
 8007960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2202      	movs	r2, #2
 8007968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a34      	ldr	r2, [pc, #208]	; (8007a54 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d009      	beq.n	800799a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a33      	ldr	r2, [pc, #204]	; (8007a58 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d004      	beq.n	800799a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a31      	ldr	r2, [pc, #196]	; (8007a5c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d108      	bne.n	80079ac <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80079a0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80079b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68fa      	ldr	r2, [r7, #12]
 80079be:	4313      	orrs	r3, r2
 80079c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a21      	ldr	r2, [pc, #132]	; (8007a54 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d022      	beq.n	8007a1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079dc:	d01d      	beq.n	8007a1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a1f      	ldr	r2, [pc, #124]	; (8007a60 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d018      	beq.n	8007a1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a1d      	ldr	r2, [pc, #116]	; (8007a64 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d013      	beq.n	8007a1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a1c      	ldr	r2, [pc, #112]	; (8007a68 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d00e      	beq.n	8007a1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a15      	ldr	r2, [pc, #84]	; (8007a58 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d009      	beq.n	8007a1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a18      	ldr	r2, [pc, #96]	; (8007a6c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d004      	beq.n	8007a1a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a11      	ldr	r2, [pc, #68]	; (8007a5c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d10c      	bne.n	8007a34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	68ba      	ldr	r2, [r7, #8]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	68ba      	ldr	r2, [r7, #8]
 8007a32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2201      	movs	r2, #1
 8007a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3714      	adds	r7, #20
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	40012c00 	.word	0x40012c00
 8007a58:	40013400 	.word	0x40013400
 8007a5c:	40015000 	.word	0x40015000
 8007a60:	40000400 	.word	0x40000400
 8007a64:	40000800 	.word	0x40000800
 8007a68:	40000c00 	.word	0x40000c00
 8007a6c:	40014000 	.word	0x40014000

08007a70 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b085      	sub	sp, #20
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d101      	bne.n	8007a8c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007a88:	2302      	movs	r3, #2
 8007a8a:	e096      	b.n	8007bba <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	691b      	ldr	r3, [r3, #16]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	695b      	ldr	r3, [r3, #20]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af2:	4313      	orrs	r3, r2
 8007af4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	699b      	ldr	r3, [r3, #24]
 8007b00:	041b      	lsls	r3, r3, #16
 8007b02:	4313      	orrs	r3, r2
 8007b04:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a2f      	ldr	r2, [pc, #188]	; (8007bc8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d009      	beq.n	8007b24 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a2d      	ldr	r2, [pc, #180]	; (8007bcc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d004      	beq.n	8007b24 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a2c      	ldr	r2, [pc, #176]	; (8007bd0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d106      	bne.n	8007b32 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	69db      	ldr	r3, [r3, #28]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a24      	ldr	r2, [pc, #144]	; (8007bc8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d009      	beq.n	8007b50 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a22      	ldr	r2, [pc, #136]	; (8007bcc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d004      	beq.n	8007b50 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a21      	ldr	r2, [pc, #132]	; (8007bd0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d12b      	bne.n	8007ba8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b5a:	051b      	lsls	r3, r3, #20
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a11      	ldr	r2, [pc, #68]	; (8007bc8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d009      	beq.n	8007b9a <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a10      	ldr	r2, [pc, #64]	; (8007bcc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d004      	beq.n	8007b9a <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a0e      	ldr	r2, [pc, #56]	; (8007bd0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d106      	bne.n	8007ba8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68fa      	ldr	r2, [r7, #12]
 8007bae:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bb8:	2300      	movs	r3, #0
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3714      	adds	r7, #20
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	40012c00 	.word	0x40012c00
 8007bcc:	40013400 	.word	0x40013400
 8007bd0:	40015000 	.word	0x40015000

08007bd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007bdc:	bf00      	nop
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c04:	bf00      	nop
 8007c06:	370c      	adds	r7, #12
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007c2c:	bf00      	nop
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007c40:	bf00      	nop
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr

08007c4c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	f003 031f 	and.w	r3, r3, #31
 8007c72:	2204      	movs	r2, #4
 8007c74:	fa02 f303 	lsl.w	r3, r2, r3
 8007c78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6a1a      	ldr	r2, [r3, #32]
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	43db      	mvns	r3, r3
 8007c82:	401a      	ands	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6a1a      	ldr	r2, [r3, #32]
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	f003 031f 	and.w	r3, r3, #31
 8007c92:	6879      	ldr	r1, [r7, #4]
 8007c94:	fa01 f303 	lsl.w	r3, r1, r3
 8007c98:	431a      	orrs	r2, r3
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	621a      	str	r2, [r3, #32]
}
 8007c9e:	bf00      	nop
 8007ca0:	371c      	adds	r7, #28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr

08007caa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007caa:	b580      	push	{r7, lr}
 8007cac:	b082      	sub	sp, #8
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d101      	bne.n	8007cbc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e042      	b.n	8007d42 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d106      	bne.n	8007cd4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f7fa fd7c 	bl	80027cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2224      	movs	r2, #36	; 0x24
 8007cd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f022 0201 	bic.w	r2, r2, #1
 8007cea:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 fc51 	bl	8008594 <UART_SetConfig>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d101      	bne.n	8007cfc <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e022      	b.n	8007d42 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d002      	beq.n	8007d0a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f000 ff41 	bl	8008b8c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	685a      	ldr	r2, [r3, #4]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d18:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	689a      	ldr	r2, [r3, #8]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d28:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f042 0201 	orr.w	r2, r2, #1
 8007d38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 ffc8 	bl	8008cd0 <UART_CheckIdleState>
 8007d40:	4603      	mov	r3, r0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}

08007d4a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	b08a      	sub	sp, #40	; 0x28
 8007d4e:	af02      	add	r7, sp, #8
 8007d50:	60f8      	str	r0, [r7, #12]
 8007d52:	60b9      	str	r1, [r7, #8]
 8007d54:	603b      	str	r3, [r7, #0]
 8007d56:	4613      	mov	r3, r2
 8007d58:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d60:	2b20      	cmp	r3, #32
 8007d62:	f040 8083 	bne.w	8007e6c <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d002      	beq.n	8007d72 <HAL_UART_Transmit+0x28>
 8007d6c:	88fb      	ldrh	r3, [r7, #6]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d101      	bne.n	8007d76 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e07b      	b.n	8007e6e <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d101      	bne.n	8007d84 <HAL_UART_Transmit+0x3a>
 8007d80:	2302      	movs	r3, #2
 8007d82:	e074      	b.n	8007e6e <HAL_UART_Transmit+0x124>
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2201      	movs	r2, #1
 8007d88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2221      	movs	r2, #33	; 0x21
 8007d98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d9c:	f7fa fe0a 	bl	80029b4 <HAL_GetTick>
 8007da0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	88fa      	ldrh	r2, [r7, #6]
 8007da6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	88fa      	ldrh	r2, [r7, #6]
 8007dae:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dba:	d108      	bne.n	8007dce <HAL_UART_Transmit+0x84>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	691b      	ldr	r3, [r3, #16]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d104      	bne.n	8007dce <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	61bb      	str	r3, [r7, #24]
 8007dcc:	e003      	b.n	8007dd6 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007dde:	e02c      	b.n	8007e3a <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	9300      	str	r3, [sp, #0]
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	2200      	movs	r2, #0
 8007de8:	2180      	movs	r1, #128	; 0x80
 8007dea:	68f8      	ldr	r0, [r7, #12]
 8007dec:	f000 ffbb 	bl	8008d66 <UART_WaitOnFlagUntilTimeout>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d001      	beq.n	8007dfa <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007df6:	2303      	movs	r3, #3
 8007df8:	e039      	b.n	8007e6e <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d10b      	bne.n	8007e18 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	881b      	ldrh	r3, [r3, #0]
 8007e04:	461a      	mov	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e0e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	3302      	adds	r3, #2
 8007e14:	61bb      	str	r3, [r7, #24]
 8007e16:	e007      	b.n	8007e28 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	781a      	ldrb	r2, [r3, #0]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007e22:	69fb      	ldr	r3, [r7, #28]
 8007e24:	3301      	adds	r3, #1
 8007e26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	3b01      	subs	r3, #1
 8007e32:	b29a      	uxth	r2, r3
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1cc      	bne.n	8007de0 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	9300      	str	r3, [sp, #0]
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	2140      	movs	r1, #64	; 0x40
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f000 ff88 	bl	8008d66 <UART_WaitOnFlagUntilTimeout>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d001      	beq.n	8007e60 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	e006      	b.n	8007e6e <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2220      	movs	r2, #32
 8007e64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	e000      	b.n	8007e6e <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007e6c:	2302      	movs	r3, #2
  }
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3720      	adds	r7, #32
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
	...

08007e78 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08a      	sub	sp, #40	; 0x28
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	4613      	mov	r3, r2
 8007e84:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e8c:	2b20      	cmp	r3, #32
 8007e8e:	d142      	bne.n	8007f16 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d002      	beq.n	8007e9c <HAL_UART_Receive_IT+0x24>
 8007e96:	88fb      	ldrh	r3, [r7, #6]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d101      	bne.n	8007ea0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e03b      	b.n	8007f18 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d101      	bne.n	8007eae <HAL_UART_Receive_IT+0x36>
 8007eaa:	2302      	movs	r3, #2
 8007eac:	e034      	b.n	8007f18 <HAL_UART_Receive_IT+0xa0>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a17      	ldr	r2, [pc, #92]	; (8007f20 <HAL_UART_Receive_IT+0xa8>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d01f      	beq.n	8007f06 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d018      	beq.n	8007f06 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	e853 3f00 	ldrex	r3, [r3]
 8007ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef2:	623b      	str	r3, [r7, #32]
 8007ef4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef6:	69f9      	ldr	r1, [r7, #28]
 8007ef8:	6a3a      	ldr	r2, [r7, #32]
 8007efa:	e841 2300 	strex	r3, r2, [r1]
 8007efe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f00:	69bb      	ldr	r3, [r7, #24]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1e6      	bne.n	8007ed4 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007f06:	88fb      	ldrh	r3, [r7, #6]
 8007f08:	461a      	mov	r2, r3
 8007f0a:	68b9      	ldr	r1, [r7, #8]
 8007f0c:	68f8      	ldr	r0, [r7, #12]
 8007f0e:	f000 fff3 	bl	8008ef8 <UART_Start_Receive_IT>
 8007f12:	4603      	mov	r3, r0
 8007f14:	e000      	b.n	8007f18 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007f16:	2302      	movs	r3, #2
  }
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3728      	adds	r7, #40	; 0x28
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}
 8007f20:	40008000 	.word	0x40008000

08007f24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b0ba      	sub	sp, #232	; 0xe8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	69db      	ldr	r3, [r3, #28]
 8007f32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007f4a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007f4e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007f52:	4013      	ands	r3, r2
 8007f54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007f58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d11b      	bne.n	8007f98 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f64:	f003 0320 	and.w	r3, r3, #32
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d015      	beq.n	8007f98 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f70:	f003 0320 	and.w	r3, r3, #32
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d105      	bne.n	8007f84 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007f78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d009      	beq.n	8007f98 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f000 82d6 	beq.w	800853a <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	4798      	blx	r3
      }
      return;
 8007f96:	e2d0      	b.n	800853a <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007f98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	f000 811f 	beq.w	80081e0 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007fa2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007fa6:	4b8b      	ldr	r3, [pc, #556]	; (80081d4 <HAL_UART_IRQHandler+0x2b0>)
 8007fa8:	4013      	ands	r3, r2
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d106      	bne.n	8007fbc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007fae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007fb2:	4b89      	ldr	r3, [pc, #548]	; (80081d8 <HAL_UART_IRQHandler+0x2b4>)
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	f000 8112 	beq.w	80081e0 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d011      	beq.n	8007fec <HAL_UART_IRQHandler+0xc8>
 8007fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d00b      	beq.n	8007fec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fe2:	f043 0201 	orr.w	r2, r3, #1
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ff0:	f003 0302 	and.w	r3, r3, #2
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d011      	beq.n	800801c <HAL_UART_IRQHandler+0xf8>
 8007ff8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00b      	beq.n	800801c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2202      	movs	r2, #2
 800800a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008012:	f043 0204 	orr.w	r2, r3, #4
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800801c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008020:	f003 0304 	and.w	r3, r3, #4
 8008024:	2b00      	cmp	r3, #0
 8008026:	d011      	beq.n	800804c <HAL_UART_IRQHandler+0x128>
 8008028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800802c:	f003 0301 	and.w	r3, r3, #1
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00b      	beq.n	800804c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2204      	movs	r2, #4
 800803a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008042:	f043 0202 	orr.w	r2, r3, #2
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800804c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008050:	f003 0308 	and.w	r3, r3, #8
 8008054:	2b00      	cmp	r3, #0
 8008056:	d017      	beq.n	8008088 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008058:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800805c:	f003 0320 	and.w	r3, r3, #32
 8008060:	2b00      	cmp	r3, #0
 8008062:	d105      	bne.n	8008070 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008064:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8008068:	4b5a      	ldr	r3, [pc, #360]	; (80081d4 <HAL_UART_IRQHandler+0x2b0>)
 800806a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00b      	beq.n	8008088 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2208      	movs	r2, #8
 8008076:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800807e:	f043 0208 	orr.w	r2, r3, #8
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800808c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008090:	2b00      	cmp	r3, #0
 8008092:	d012      	beq.n	80080ba <HAL_UART_IRQHandler+0x196>
 8008094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008098:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00c      	beq.n	80080ba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080b0:	f043 0220 	orr.w	r2, r3, #32
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f000 823c 	beq.w	800853e <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80080c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080ca:	f003 0320 	and.w	r3, r3, #32
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d013      	beq.n	80080fa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80080d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d105      	bne.n	80080ea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80080de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d007      	beq.n	80080fa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d003      	beq.n	80080fa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008100:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800810e:	2b40      	cmp	r3, #64	; 0x40
 8008110:	d005      	beq.n	800811e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008112:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008116:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800811a:	2b00      	cmp	r3, #0
 800811c:	d04f      	beq.n	80081be <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f001 f814 	bl	800914c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800812e:	2b40      	cmp	r3, #64	; 0x40
 8008130:	d141      	bne.n	80081b6 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	3308      	adds	r3, #8
 8008138:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008140:	e853 3f00 	ldrex	r3, [r3]
 8008144:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008148:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800814c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008150:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	3308      	adds	r3, #8
 800815a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800815e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008162:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008166:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800816a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800816e:	e841 2300 	strex	r3, r2, [r1]
 8008172:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008176:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1d9      	bne.n	8008132 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008182:	2b00      	cmp	r3, #0
 8008184:	d013      	beq.n	80081ae <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800818a:	4a14      	ldr	r2, [pc, #80]	; (80081dc <HAL_UART_IRQHandler+0x2b8>)
 800818c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008192:	4618      	mov	r0, r3
 8008194:	f7fc fadc 	bl	8004750 <HAL_DMA_Abort_IT>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	d017      	beq.n	80081ce <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80081a8:	4610      	mov	r0, r2
 80081aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081ac:	e00f      	b.n	80081ce <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f9da 	bl	8008568 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081b4:	e00b      	b.n	80081ce <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 f9d6 	bl	8008568 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081bc:	e007      	b.n	80081ce <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 f9d2 	bl	8008568 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80081cc:	e1b7      	b.n	800853e <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081ce:	bf00      	nop
    return;
 80081d0:	e1b5      	b.n	800853e <HAL_UART_IRQHandler+0x61a>
 80081d2:	bf00      	nop
 80081d4:	10000001 	.word	0x10000001
 80081d8:	04000120 	.word	0x04000120
 80081dc:	08009219 	.word	0x08009219

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	f040 814a 	bne.w	800847e <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80081ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081ee:	f003 0310 	and.w	r3, r3, #16
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	f000 8143 	beq.w	800847e <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80081f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081fc:	f003 0310 	and.w	r3, r3, #16
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 813c 	beq.w	800847e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	2210      	movs	r2, #16
 800820c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008218:	2b40      	cmp	r3, #64	; 0x40
 800821a:	f040 80b5 	bne.w	8008388 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800822a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 8187 	beq.w	8008542 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800823a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800823e:	429a      	cmp	r2, r3
 8008240:	f080 817f 	bcs.w	8008542 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800824a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f003 0320 	and.w	r3, r3, #32
 800825a:	2b00      	cmp	r3, #0
 800825c:	f040 8086 	bne.w	800836c <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008268:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800826c:	e853 3f00 	ldrex	r3, [r3]
 8008270:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008274:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008278:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800827c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	461a      	mov	r2, r3
 8008286:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800828a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800828e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008292:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008296:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800829a:	e841 2300 	strex	r3, r2, [r1]
 800829e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80082a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d1da      	bne.n	8008260 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	3308      	adds	r3, #8
 80082b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082b4:	e853 3f00 	ldrex	r3, [r3]
 80082b8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80082ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80082bc:	f023 0301 	bic.w	r3, r3, #1
 80082c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	3308      	adds	r3, #8
 80082ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80082ce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80082d2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80082d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80082da:	e841 2300 	strex	r3, r2, [r1]
 80082de:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80082e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1e1      	bne.n	80082aa <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	3308      	adds	r3, #8
 80082ec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80082f0:	e853 3f00 	ldrex	r3, [r3]
 80082f4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80082f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80082f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	3308      	adds	r3, #8
 8008306:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800830a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800830c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008310:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008312:	e841 2300 	strex	r3, r2, [r1]
 8008316:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008318:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800831a:	2b00      	cmp	r3, #0
 800831c:	d1e3      	bne.n	80082e6 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2220      	movs	r2, #32
 8008322:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008332:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008334:	e853 3f00 	ldrex	r3, [r3]
 8008338:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800833a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800833c:	f023 0310 	bic.w	r3, r3, #16
 8008340:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	461a      	mov	r2, r3
 800834a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800834e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008350:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008354:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008356:	e841 2300 	strex	r3, r2, [r1]
 800835a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800835c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1e4      	bne.n	800832c <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008366:	4618      	mov	r0, r3
 8008368:	f7fc f999 	bl	800469e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008378:	b29b      	uxth	r3, r3
 800837a:	1ad3      	subs	r3, r2, r3
 800837c:	b29b      	uxth	r3, r3
 800837e:	4619      	mov	r1, r3
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 f8fb 	bl	800857c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008386:	e0dc      	b.n	8008542 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008394:	b29b      	uxth	r3, r3
 8008396:	1ad3      	subs	r3, r2, r3
 8008398:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	f000 80ce 	beq.w	8008546 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 80083aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	f000 80c9 	beq.w	8008546 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083bc:	e853 3f00 	ldrex	r3, [r3]
 80083c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80083c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80083c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	461a      	mov	r2, r3
 80083d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80083d6:	647b      	str	r3, [r7, #68]	; 0x44
 80083d8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80083dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083de:	e841 2300 	strex	r3, r2, [r1]
 80083e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80083e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1e4      	bne.n	80083b4 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	3308      	adds	r3, #8
 80083f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f4:	e853 3f00 	ldrex	r3, [r3]
 80083f8:	623b      	str	r3, [r7, #32]
   return(result);
 80083fa:	6a3b      	ldr	r3, [r7, #32]
 80083fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008400:	f023 0301 	bic.w	r3, r3, #1
 8008404:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	3308      	adds	r3, #8
 800840e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008412:	633a      	str	r2, [r7, #48]	; 0x30
 8008414:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008416:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008418:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800841a:	e841 2300 	strex	r3, r2, [r1]
 800841e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008422:	2b00      	cmp	r3, #0
 8008424:	d1e1      	bne.n	80083ea <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2220      	movs	r2, #32
 800842a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	e853 3f00 	ldrex	r3, [r3]
 8008446:	60fb      	str	r3, [r7, #12]
   return(result);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f023 0310 	bic.w	r3, r3, #16
 800844e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	461a      	mov	r2, r3
 8008458:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800845c:	61fb      	str	r3, [r7, #28]
 800845e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008460:	69b9      	ldr	r1, [r7, #24]
 8008462:	69fa      	ldr	r2, [r7, #28]
 8008464:	e841 2300 	strex	r3, r2, [r1]
 8008468:	617b      	str	r3, [r7, #20]
   return(result);
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d1e4      	bne.n	800843a <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008470:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008474:	4619      	mov	r1, r3
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f880 	bl	800857c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800847c:	e063      	b.n	8008546 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800847e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008482:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008486:	2b00      	cmp	r3, #0
 8008488:	d00e      	beq.n	80084a8 <HAL_UART_IRQHandler+0x584>
 800848a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800848e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008492:	2b00      	cmp	r3, #0
 8008494:	d008      	beq.n	80084a8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800849e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f001 fb57 	bl	8009b54 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80084a6:	e051      	b.n	800854c <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80084a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d014      	beq.n	80084de <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80084b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d105      	bne.n	80084cc <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80084c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d008      	beq.n	80084de <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d03a      	beq.n	800854a <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	4798      	blx	r3
    }
    return;
 80084dc:	e035      	b.n	800854a <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80084de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d009      	beq.n	80084fe <HAL_UART_IRQHandler+0x5da>
 80084ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d003      	beq.n	80084fe <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 fea4 	bl	8009244 <UART_EndTransmit_IT>
    return;
 80084fc:	e026      	b.n	800854c <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80084fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008502:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008506:	2b00      	cmp	r3, #0
 8008508:	d009      	beq.n	800851e <HAL_UART_IRQHandler+0x5fa>
 800850a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800850e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d003      	beq.n	800851e <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f001 fb30 	bl	8009b7c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800851c:	e016      	b.n	800854c <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800851e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008522:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008526:	2b00      	cmp	r3, #0
 8008528:	d010      	beq.n	800854c <HAL_UART_IRQHandler+0x628>
 800852a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800852e:	2b00      	cmp	r3, #0
 8008530:	da0c      	bge.n	800854c <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f001 fb18 	bl	8009b68 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008538:	e008      	b.n	800854c <HAL_UART_IRQHandler+0x628>
      return;
 800853a:	bf00      	nop
 800853c:	e006      	b.n	800854c <HAL_UART_IRQHandler+0x628>
    return;
 800853e:	bf00      	nop
 8008540:	e004      	b.n	800854c <HAL_UART_IRQHandler+0x628>
      return;
 8008542:	bf00      	nop
 8008544:	e002      	b.n	800854c <HAL_UART_IRQHandler+0x628>
      return;
 8008546:	bf00      	nop
 8008548:	e000      	b.n	800854c <HAL_UART_IRQHandler+0x628>
    return;
 800854a:	bf00      	nop
  }
}
 800854c:	37e8      	adds	r7, #232	; 0xe8
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop

08008554 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800855c:	bf00      	nop
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008570:	bf00      	nop
 8008572:	370c      	adds	r7, #12
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	460b      	mov	r3, r1
 8008586:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008588:	bf00      	nop
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008594:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008598:	b08c      	sub	sp, #48	; 0x30
 800859a:	af00      	add	r7, sp, #0
 800859c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800859e:	2300      	movs	r3, #0
 80085a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	689a      	ldr	r2, [r3, #8]
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	431a      	orrs	r2, r3
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	695b      	ldr	r3, [r3, #20]
 80085b2:	431a      	orrs	r2, r3
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	69db      	ldr	r3, [r3, #28]
 80085b8:	4313      	orrs	r3, r2
 80085ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	4baa      	ldr	r3, [pc, #680]	; (800886c <UART_SetConfig+0x2d8>)
 80085c4:	4013      	ands	r3, r2
 80085c6:	697a      	ldr	r2, [r7, #20]
 80085c8:	6812      	ldr	r2, [r2, #0]
 80085ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085cc:	430b      	orrs	r3, r1
 80085ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	68da      	ldr	r2, [r3, #12]
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	430a      	orrs	r2, r1
 80085e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	699b      	ldr	r3, [r3, #24]
 80085ea:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a9f      	ldr	r2, [pc, #636]	; (8008870 <UART_SetConfig+0x2dc>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d004      	beq.n	8008600 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	6a1b      	ldr	r3, [r3, #32]
 80085fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80085fc:	4313      	orrs	r3, r2
 80085fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800860a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800860e:	697a      	ldr	r2, [r7, #20]
 8008610:	6812      	ldr	r2, [r2, #0]
 8008612:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008614:	430b      	orrs	r3, r1
 8008616:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800861e:	f023 010f 	bic.w	r1, r3, #15
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	430a      	orrs	r2, r1
 800862c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a90      	ldr	r2, [pc, #576]	; (8008874 <UART_SetConfig+0x2e0>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d125      	bne.n	8008684 <UART_SetConfig+0xf0>
 8008638:	4b8f      	ldr	r3, [pc, #572]	; (8008878 <UART_SetConfig+0x2e4>)
 800863a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800863e:	f003 0303 	and.w	r3, r3, #3
 8008642:	2b03      	cmp	r3, #3
 8008644:	d81a      	bhi.n	800867c <UART_SetConfig+0xe8>
 8008646:	a201      	add	r2, pc, #4	; (adr r2, 800864c <UART_SetConfig+0xb8>)
 8008648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800864c:	0800865d 	.word	0x0800865d
 8008650:	0800866d 	.word	0x0800866d
 8008654:	08008665 	.word	0x08008665
 8008658:	08008675 	.word	0x08008675
 800865c:	2301      	movs	r3, #1
 800865e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008662:	e116      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008664:	2302      	movs	r3, #2
 8008666:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800866a:	e112      	b.n	8008892 <UART_SetConfig+0x2fe>
 800866c:	2304      	movs	r3, #4
 800866e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008672:	e10e      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008674:	2308      	movs	r3, #8
 8008676:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800867a:	e10a      	b.n	8008892 <UART_SetConfig+0x2fe>
 800867c:	2310      	movs	r3, #16
 800867e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008682:	e106      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a7c      	ldr	r2, [pc, #496]	; (800887c <UART_SetConfig+0x2e8>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d138      	bne.n	8008700 <UART_SetConfig+0x16c>
 800868e:	4b7a      	ldr	r3, [pc, #488]	; (8008878 <UART_SetConfig+0x2e4>)
 8008690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008694:	f003 030c 	and.w	r3, r3, #12
 8008698:	2b0c      	cmp	r3, #12
 800869a:	d82d      	bhi.n	80086f8 <UART_SetConfig+0x164>
 800869c:	a201      	add	r2, pc, #4	; (adr r2, 80086a4 <UART_SetConfig+0x110>)
 800869e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086a2:	bf00      	nop
 80086a4:	080086d9 	.word	0x080086d9
 80086a8:	080086f9 	.word	0x080086f9
 80086ac:	080086f9 	.word	0x080086f9
 80086b0:	080086f9 	.word	0x080086f9
 80086b4:	080086e9 	.word	0x080086e9
 80086b8:	080086f9 	.word	0x080086f9
 80086bc:	080086f9 	.word	0x080086f9
 80086c0:	080086f9 	.word	0x080086f9
 80086c4:	080086e1 	.word	0x080086e1
 80086c8:	080086f9 	.word	0x080086f9
 80086cc:	080086f9 	.word	0x080086f9
 80086d0:	080086f9 	.word	0x080086f9
 80086d4:	080086f1 	.word	0x080086f1
 80086d8:	2300      	movs	r3, #0
 80086da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086de:	e0d8      	b.n	8008892 <UART_SetConfig+0x2fe>
 80086e0:	2302      	movs	r3, #2
 80086e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086e6:	e0d4      	b.n	8008892 <UART_SetConfig+0x2fe>
 80086e8:	2304      	movs	r3, #4
 80086ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086ee:	e0d0      	b.n	8008892 <UART_SetConfig+0x2fe>
 80086f0:	2308      	movs	r3, #8
 80086f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086f6:	e0cc      	b.n	8008892 <UART_SetConfig+0x2fe>
 80086f8:	2310      	movs	r3, #16
 80086fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086fe:	e0c8      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a5e      	ldr	r2, [pc, #376]	; (8008880 <UART_SetConfig+0x2ec>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d125      	bne.n	8008756 <UART_SetConfig+0x1c2>
 800870a:	4b5b      	ldr	r3, [pc, #364]	; (8008878 <UART_SetConfig+0x2e4>)
 800870c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008710:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008714:	2b30      	cmp	r3, #48	; 0x30
 8008716:	d016      	beq.n	8008746 <UART_SetConfig+0x1b2>
 8008718:	2b30      	cmp	r3, #48	; 0x30
 800871a:	d818      	bhi.n	800874e <UART_SetConfig+0x1ba>
 800871c:	2b20      	cmp	r3, #32
 800871e:	d00a      	beq.n	8008736 <UART_SetConfig+0x1a2>
 8008720:	2b20      	cmp	r3, #32
 8008722:	d814      	bhi.n	800874e <UART_SetConfig+0x1ba>
 8008724:	2b00      	cmp	r3, #0
 8008726:	d002      	beq.n	800872e <UART_SetConfig+0x19a>
 8008728:	2b10      	cmp	r3, #16
 800872a:	d008      	beq.n	800873e <UART_SetConfig+0x1aa>
 800872c:	e00f      	b.n	800874e <UART_SetConfig+0x1ba>
 800872e:	2300      	movs	r3, #0
 8008730:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008734:	e0ad      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008736:	2302      	movs	r3, #2
 8008738:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800873c:	e0a9      	b.n	8008892 <UART_SetConfig+0x2fe>
 800873e:	2304      	movs	r3, #4
 8008740:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008744:	e0a5      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008746:	2308      	movs	r3, #8
 8008748:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800874c:	e0a1      	b.n	8008892 <UART_SetConfig+0x2fe>
 800874e:	2310      	movs	r3, #16
 8008750:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008754:	e09d      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a4a      	ldr	r2, [pc, #296]	; (8008884 <UART_SetConfig+0x2f0>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d125      	bne.n	80087ac <UART_SetConfig+0x218>
 8008760:	4b45      	ldr	r3, [pc, #276]	; (8008878 <UART_SetConfig+0x2e4>)
 8008762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008766:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800876a:	2bc0      	cmp	r3, #192	; 0xc0
 800876c:	d016      	beq.n	800879c <UART_SetConfig+0x208>
 800876e:	2bc0      	cmp	r3, #192	; 0xc0
 8008770:	d818      	bhi.n	80087a4 <UART_SetConfig+0x210>
 8008772:	2b80      	cmp	r3, #128	; 0x80
 8008774:	d00a      	beq.n	800878c <UART_SetConfig+0x1f8>
 8008776:	2b80      	cmp	r3, #128	; 0x80
 8008778:	d814      	bhi.n	80087a4 <UART_SetConfig+0x210>
 800877a:	2b00      	cmp	r3, #0
 800877c:	d002      	beq.n	8008784 <UART_SetConfig+0x1f0>
 800877e:	2b40      	cmp	r3, #64	; 0x40
 8008780:	d008      	beq.n	8008794 <UART_SetConfig+0x200>
 8008782:	e00f      	b.n	80087a4 <UART_SetConfig+0x210>
 8008784:	2300      	movs	r3, #0
 8008786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800878a:	e082      	b.n	8008892 <UART_SetConfig+0x2fe>
 800878c:	2302      	movs	r3, #2
 800878e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008792:	e07e      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008794:	2304      	movs	r3, #4
 8008796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800879a:	e07a      	b.n	8008892 <UART_SetConfig+0x2fe>
 800879c:	2308      	movs	r3, #8
 800879e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087a2:	e076      	b.n	8008892 <UART_SetConfig+0x2fe>
 80087a4:	2310      	movs	r3, #16
 80087a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087aa:	e072      	b.n	8008892 <UART_SetConfig+0x2fe>
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a35      	ldr	r2, [pc, #212]	; (8008888 <UART_SetConfig+0x2f4>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d12a      	bne.n	800880c <UART_SetConfig+0x278>
 80087b6:	4b30      	ldr	r3, [pc, #192]	; (8008878 <UART_SetConfig+0x2e4>)
 80087b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087c4:	d01a      	beq.n	80087fc <UART_SetConfig+0x268>
 80087c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087ca:	d81b      	bhi.n	8008804 <UART_SetConfig+0x270>
 80087cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087d0:	d00c      	beq.n	80087ec <UART_SetConfig+0x258>
 80087d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087d6:	d815      	bhi.n	8008804 <UART_SetConfig+0x270>
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d003      	beq.n	80087e4 <UART_SetConfig+0x250>
 80087dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087e0:	d008      	beq.n	80087f4 <UART_SetConfig+0x260>
 80087e2:	e00f      	b.n	8008804 <UART_SetConfig+0x270>
 80087e4:	2300      	movs	r3, #0
 80087e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087ea:	e052      	b.n	8008892 <UART_SetConfig+0x2fe>
 80087ec:	2302      	movs	r3, #2
 80087ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087f2:	e04e      	b.n	8008892 <UART_SetConfig+0x2fe>
 80087f4:	2304      	movs	r3, #4
 80087f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087fa:	e04a      	b.n	8008892 <UART_SetConfig+0x2fe>
 80087fc:	2308      	movs	r3, #8
 80087fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008802:	e046      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008804:	2310      	movs	r3, #16
 8008806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800880a:	e042      	b.n	8008892 <UART_SetConfig+0x2fe>
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a17      	ldr	r2, [pc, #92]	; (8008870 <UART_SetConfig+0x2dc>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d13a      	bne.n	800888c <UART_SetConfig+0x2f8>
 8008816:	4b18      	ldr	r3, [pc, #96]	; (8008878 <UART_SetConfig+0x2e4>)
 8008818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800881c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008820:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008824:	d01a      	beq.n	800885c <UART_SetConfig+0x2c8>
 8008826:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800882a:	d81b      	bhi.n	8008864 <UART_SetConfig+0x2d0>
 800882c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008830:	d00c      	beq.n	800884c <UART_SetConfig+0x2b8>
 8008832:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008836:	d815      	bhi.n	8008864 <UART_SetConfig+0x2d0>
 8008838:	2b00      	cmp	r3, #0
 800883a:	d003      	beq.n	8008844 <UART_SetConfig+0x2b0>
 800883c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008840:	d008      	beq.n	8008854 <UART_SetConfig+0x2c0>
 8008842:	e00f      	b.n	8008864 <UART_SetConfig+0x2d0>
 8008844:	2300      	movs	r3, #0
 8008846:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800884a:	e022      	b.n	8008892 <UART_SetConfig+0x2fe>
 800884c:	2302      	movs	r3, #2
 800884e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008852:	e01e      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008854:	2304      	movs	r3, #4
 8008856:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800885a:	e01a      	b.n	8008892 <UART_SetConfig+0x2fe>
 800885c:	2308      	movs	r3, #8
 800885e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008862:	e016      	b.n	8008892 <UART_SetConfig+0x2fe>
 8008864:	2310      	movs	r3, #16
 8008866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800886a:	e012      	b.n	8008892 <UART_SetConfig+0x2fe>
 800886c:	cfff69f3 	.word	0xcfff69f3
 8008870:	40008000 	.word	0x40008000
 8008874:	40013800 	.word	0x40013800
 8008878:	40021000 	.word	0x40021000
 800887c:	40004400 	.word	0x40004400
 8008880:	40004800 	.word	0x40004800
 8008884:	40004c00 	.word	0x40004c00
 8008888:	40005000 	.word	0x40005000
 800888c:	2310      	movs	r3, #16
 800888e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4aae      	ldr	r2, [pc, #696]	; (8008b50 <UART_SetConfig+0x5bc>)
 8008898:	4293      	cmp	r3, r2
 800889a:	f040 8097 	bne.w	80089cc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800889e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80088a2:	2b08      	cmp	r3, #8
 80088a4:	d823      	bhi.n	80088ee <UART_SetConfig+0x35a>
 80088a6:	a201      	add	r2, pc, #4	; (adr r2, 80088ac <UART_SetConfig+0x318>)
 80088a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ac:	080088d1 	.word	0x080088d1
 80088b0:	080088ef 	.word	0x080088ef
 80088b4:	080088d9 	.word	0x080088d9
 80088b8:	080088ef 	.word	0x080088ef
 80088bc:	080088df 	.word	0x080088df
 80088c0:	080088ef 	.word	0x080088ef
 80088c4:	080088ef 	.word	0x080088ef
 80088c8:	080088ef 	.word	0x080088ef
 80088cc:	080088e7 	.word	0x080088e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088d0:	f7fd f836 	bl	8005940 <HAL_RCC_GetPCLK1Freq>
 80088d4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80088d6:	e010      	b.n	80088fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088d8:	4b9e      	ldr	r3, [pc, #632]	; (8008b54 <UART_SetConfig+0x5c0>)
 80088da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80088dc:	e00d      	b.n	80088fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088de:	f7fc ffc1 	bl	8005864 <HAL_RCC_GetSysClockFreq>
 80088e2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80088e4:	e009      	b.n	80088fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80088ec:	e005      	b.n	80088fa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80088ee:	2300      	movs	r3, #0
 80088f0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80088f2:	2301      	movs	r3, #1
 80088f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80088f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80088fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f000 8130 	beq.w	8008b62 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008906:	4a94      	ldr	r2, [pc, #592]	; (8008b58 <UART_SetConfig+0x5c4>)
 8008908:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800890c:	461a      	mov	r2, r3
 800890e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008910:	fbb3 f3f2 	udiv	r3, r3, r2
 8008914:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	685a      	ldr	r2, [r3, #4]
 800891a:	4613      	mov	r3, r2
 800891c:	005b      	lsls	r3, r3, #1
 800891e:	4413      	add	r3, r2
 8008920:	69ba      	ldr	r2, [r7, #24]
 8008922:	429a      	cmp	r2, r3
 8008924:	d305      	bcc.n	8008932 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800892c:	69ba      	ldr	r2, [r7, #24]
 800892e:	429a      	cmp	r2, r3
 8008930:	d903      	bls.n	800893a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008932:	2301      	movs	r3, #1
 8008934:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008938:	e113      	b.n	8008b62 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800893a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800893c:	2200      	movs	r2, #0
 800893e:	60bb      	str	r3, [r7, #8]
 8008940:	60fa      	str	r2, [r7, #12]
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008946:	4a84      	ldr	r2, [pc, #528]	; (8008b58 <UART_SetConfig+0x5c4>)
 8008948:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800894c:	b29b      	uxth	r3, r3
 800894e:	2200      	movs	r2, #0
 8008950:	603b      	str	r3, [r7, #0]
 8008952:	607a      	str	r2, [r7, #4]
 8008954:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008958:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800895c:	f7f8 f9cc 	bl	8000cf8 <__aeabi_uldivmod>
 8008960:	4602      	mov	r2, r0
 8008962:	460b      	mov	r3, r1
 8008964:	4610      	mov	r0, r2
 8008966:	4619      	mov	r1, r3
 8008968:	f04f 0200 	mov.w	r2, #0
 800896c:	f04f 0300 	mov.w	r3, #0
 8008970:	020b      	lsls	r3, r1, #8
 8008972:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008976:	0202      	lsls	r2, r0, #8
 8008978:	6979      	ldr	r1, [r7, #20]
 800897a:	6849      	ldr	r1, [r1, #4]
 800897c:	0849      	lsrs	r1, r1, #1
 800897e:	2000      	movs	r0, #0
 8008980:	460c      	mov	r4, r1
 8008982:	4605      	mov	r5, r0
 8008984:	eb12 0804 	adds.w	r8, r2, r4
 8008988:	eb43 0905 	adc.w	r9, r3, r5
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	469a      	mov	sl, r3
 8008994:	4693      	mov	fp, r2
 8008996:	4652      	mov	r2, sl
 8008998:	465b      	mov	r3, fp
 800899a:	4640      	mov	r0, r8
 800899c:	4649      	mov	r1, r9
 800899e:	f7f8 f9ab 	bl	8000cf8 <__aeabi_uldivmod>
 80089a2:	4602      	mov	r2, r0
 80089a4:	460b      	mov	r3, r1
 80089a6:	4613      	mov	r3, r2
 80089a8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80089aa:	6a3b      	ldr	r3, [r7, #32]
 80089ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80089b0:	d308      	bcc.n	80089c4 <UART_SetConfig+0x430>
 80089b2:	6a3b      	ldr	r3, [r7, #32]
 80089b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089b8:	d204      	bcs.n	80089c4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	6a3a      	ldr	r2, [r7, #32]
 80089c0:	60da      	str	r2, [r3, #12]
 80089c2:	e0ce      	b.n	8008b62 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80089ca:	e0ca      	b.n	8008b62 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	69db      	ldr	r3, [r3, #28]
 80089d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089d4:	d166      	bne.n	8008aa4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80089d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80089da:	2b08      	cmp	r3, #8
 80089dc:	d827      	bhi.n	8008a2e <UART_SetConfig+0x49a>
 80089de:	a201      	add	r2, pc, #4	; (adr r2, 80089e4 <UART_SetConfig+0x450>)
 80089e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e4:	08008a09 	.word	0x08008a09
 80089e8:	08008a11 	.word	0x08008a11
 80089ec:	08008a19 	.word	0x08008a19
 80089f0:	08008a2f 	.word	0x08008a2f
 80089f4:	08008a1f 	.word	0x08008a1f
 80089f8:	08008a2f 	.word	0x08008a2f
 80089fc:	08008a2f 	.word	0x08008a2f
 8008a00:	08008a2f 	.word	0x08008a2f
 8008a04:	08008a27 	.word	0x08008a27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a08:	f7fc ff9a 	bl	8005940 <HAL_RCC_GetPCLK1Freq>
 8008a0c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008a0e:	e014      	b.n	8008a3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a10:	f7fc ffac 	bl	800596c <HAL_RCC_GetPCLK2Freq>
 8008a14:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008a16:	e010      	b.n	8008a3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a18:	4b4e      	ldr	r3, [pc, #312]	; (8008b54 <UART_SetConfig+0x5c0>)
 8008a1a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008a1c:	e00d      	b.n	8008a3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a1e:	f7fc ff21 	bl	8005864 <HAL_RCC_GetSysClockFreq>
 8008a22:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008a24:	e009      	b.n	8008a3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a2a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008a2c:	e005      	b.n	8008a3a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
 8008a34:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008a38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f000 8090 	beq.w	8008b62 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a46:	4a44      	ldr	r2, [pc, #272]	; (8008b58 <UART_SetConfig+0x5c4>)
 8008a48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a50:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a54:	005a      	lsls	r2, r3, #1
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	085b      	lsrs	r3, r3, #1
 8008a5c:	441a      	add	r2, r3
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a68:	6a3b      	ldr	r3, [r7, #32]
 8008a6a:	2b0f      	cmp	r3, #15
 8008a6c:	d916      	bls.n	8008a9c <UART_SetConfig+0x508>
 8008a6e:	6a3b      	ldr	r3, [r7, #32]
 8008a70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a74:	d212      	bcs.n	8008a9c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a76:	6a3b      	ldr	r3, [r7, #32]
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	f023 030f 	bic.w	r3, r3, #15
 8008a7e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a80:	6a3b      	ldr	r3, [r7, #32]
 8008a82:	085b      	lsrs	r3, r3, #1
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	f003 0307 	and.w	r3, r3, #7
 8008a8a:	b29a      	uxth	r2, r3
 8008a8c:	8bfb      	ldrh	r3, [r7, #30]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	8bfa      	ldrh	r2, [r7, #30]
 8008a98:	60da      	str	r2, [r3, #12]
 8008a9a:	e062      	b.n	8008b62 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008aa2:	e05e      	b.n	8008b62 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008aa4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008aa8:	2b08      	cmp	r3, #8
 8008aaa:	d828      	bhi.n	8008afe <UART_SetConfig+0x56a>
 8008aac:	a201      	add	r2, pc, #4	; (adr r2, 8008ab4 <UART_SetConfig+0x520>)
 8008aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab2:	bf00      	nop
 8008ab4:	08008ad9 	.word	0x08008ad9
 8008ab8:	08008ae1 	.word	0x08008ae1
 8008abc:	08008ae9 	.word	0x08008ae9
 8008ac0:	08008aff 	.word	0x08008aff
 8008ac4:	08008aef 	.word	0x08008aef
 8008ac8:	08008aff 	.word	0x08008aff
 8008acc:	08008aff 	.word	0x08008aff
 8008ad0:	08008aff 	.word	0x08008aff
 8008ad4:	08008af7 	.word	0x08008af7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ad8:	f7fc ff32 	bl	8005940 <HAL_RCC_GetPCLK1Freq>
 8008adc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ade:	e014      	b.n	8008b0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ae0:	f7fc ff44 	bl	800596c <HAL_RCC_GetPCLK2Freq>
 8008ae4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ae6:	e010      	b.n	8008b0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ae8:	4b1a      	ldr	r3, [pc, #104]	; (8008b54 <UART_SetConfig+0x5c0>)
 8008aea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008aec:	e00d      	b.n	8008b0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008aee:	f7fc feb9 	bl	8005864 <HAL_RCC_GetSysClockFreq>
 8008af2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008af4:	e009      	b.n	8008b0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008af6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008afa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008afc:	e005      	b.n	8008b0a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008afe:	2300      	movs	r3, #0
 8008b00:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008b02:	2301      	movs	r3, #1
 8008b04:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008b08:	bf00      	nop
    }

    if (pclk != 0U)
 8008b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d028      	beq.n	8008b62 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b14:	4a10      	ldr	r2, [pc, #64]	; (8008b58 <UART_SetConfig+0x5c4>)
 8008b16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b1e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	085b      	lsrs	r3, r3, #1
 8008b28:	441a      	add	r2, r3
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b32:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b34:	6a3b      	ldr	r3, [r7, #32]
 8008b36:	2b0f      	cmp	r3, #15
 8008b38:	d910      	bls.n	8008b5c <UART_SetConfig+0x5c8>
 8008b3a:	6a3b      	ldr	r3, [r7, #32]
 8008b3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b40:	d20c      	bcs.n	8008b5c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b42:	6a3b      	ldr	r3, [r7, #32]
 8008b44:	b29a      	uxth	r2, r3
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	60da      	str	r2, [r3, #12]
 8008b4c:	e009      	b.n	8008b62 <UART_SetConfig+0x5ce>
 8008b4e:	bf00      	nop
 8008b50:	40008000 	.word	0x40008000
 8008b54:	00f42400 	.word	0x00f42400
 8008b58:	0800e7dc 	.word	0x0800e7dc
      }
      else
      {
        ret = HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	2200      	movs	r2, #0
 8008b76:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008b7e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3730      	adds	r7, #48	; 0x30
 8008b86:	46bd      	mov	sp, r7
 8008b88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008b8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b98:	f003 0301 	and.w	r3, r3, #1
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00a      	beq.n	8008bb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	430a      	orrs	r2, r1
 8008bb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bba:	f003 0302 	and.w	r3, r3, #2
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d00a      	beq.n	8008bd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bdc:	f003 0304 	and.w	r3, r3, #4
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d00a      	beq.n	8008bfa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	430a      	orrs	r2, r1
 8008bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bfe:	f003 0308 	and.w	r3, r3, #8
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00a      	beq.n	8008c1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	430a      	orrs	r2, r1
 8008c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c20:	f003 0310 	and.w	r3, r3, #16
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d00a      	beq.n	8008c3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c42:	f003 0320 	and.w	r3, r3, #32
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d00a      	beq.n	8008c60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	689b      	ldr	r3, [r3, #8]
 8008c50:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	430a      	orrs	r2, r1
 8008c5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d01a      	beq.n	8008ca2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	430a      	orrs	r2, r1
 8008c80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c8a:	d10a      	bne.n	8008ca2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	430a      	orrs	r2, r1
 8008ca0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00a      	beq.n	8008cc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	430a      	orrs	r2, r1
 8008cc2:	605a      	str	r2, [r3, #4]
  }
}
 8008cc4:	bf00      	nop
 8008cc6:	370c      	adds	r7, #12
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b086      	sub	sp, #24
 8008cd4:	af02      	add	r7, sp, #8
 8008cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ce0:	f7f9 fe68 	bl	80029b4 <HAL_GetTick>
 8008ce4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f003 0308 	and.w	r3, r3, #8
 8008cf0:	2b08      	cmp	r3, #8
 8008cf2:	d10e      	bne.n	8008d12 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cf4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008cf8:	9300      	str	r3, [sp, #0]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 f82f 	bl	8008d66 <UART_WaitOnFlagUntilTimeout>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d001      	beq.n	8008d12 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d0e:	2303      	movs	r3, #3
 8008d10:	e025      	b.n	8008d5e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f003 0304 	and.w	r3, r3, #4
 8008d1c:	2b04      	cmp	r3, #4
 8008d1e:	d10e      	bne.n	8008d3e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d24:	9300      	str	r3, [sp, #0]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 f819 	bl	8008d66 <UART_WaitOnFlagUntilTimeout>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d001      	beq.n	8008d3e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d3a:	2303      	movs	r3, #3
 8008d3c:	e00f      	b.n	8008d5e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2220      	movs	r2, #32
 8008d42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2220      	movs	r2, #32
 8008d4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d5c:	2300      	movs	r3, #0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}

08008d66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b09c      	sub	sp, #112	; 0x70
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	60f8      	str	r0, [r7, #12]
 8008d6e:	60b9      	str	r1, [r7, #8]
 8008d70:	603b      	str	r3, [r7, #0]
 8008d72:	4613      	mov	r3, r2
 8008d74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d76:	e0a9      	b.n	8008ecc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d7e:	f000 80a5 	beq.w	8008ecc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d82:	f7f9 fe17 	bl	80029b4 <HAL_GetTick>
 8008d86:	4602      	mov	r2, r0
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d302      	bcc.n	8008d98 <UART_WaitOnFlagUntilTimeout+0x32>
 8008d92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d140      	bne.n	8008e1a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008da0:	e853 3f00 	ldrex	r3, [r3]
 8008da4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008da6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008da8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008dac:	667b      	str	r3, [r7, #100]	; 0x64
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	461a      	mov	r2, r3
 8008db4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008db6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008db8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008dbc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008dbe:	e841 2300 	strex	r3, r2, [r1]
 8008dc2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008dc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d1e6      	bne.n	8008d98 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	3308      	adds	r3, #8
 8008dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dd4:	e853 3f00 	ldrex	r3, [r3]
 8008dd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ddc:	f023 0301 	bic.w	r3, r3, #1
 8008de0:	663b      	str	r3, [r7, #96]	; 0x60
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	3308      	adds	r3, #8
 8008de8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008dea:	64ba      	str	r2, [r7, #72]	; 0x48
 8008dec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008df0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008df2:	e841 2300 	strex	r3, r2, [r1]
 8008df6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008df8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d1e5      	bne.n	8008dca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2220      	movs	r2, #32
 8008e02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2220      	movs	r2, #32
 8008e0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2200      	movs	r2, #0
 8008e12:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008e16:	2303      	movs	r3, #3
 8008e18:	e069      	b.n	8008eee <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 0304 	and.w	r3, r3, #4
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d051      	beq.n	8008ecc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	69db      	ldr	r3, [r3, #28]
 8008e2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e36:	d149      	bne.n	8008ecc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e40:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4a:	e853 3f00 	ldrex	r3, [r3]
 8008e4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008e56:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e60:	637b      	str	r3, [r7, #52]	; 0x34
 8008e62:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008e66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e68:	e841 2300 	strex	r3, r2, [r1]
 8008e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d1e6      	bne.n	8008e42 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	3308      	adds	r3, #8
 8008e7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	e853 3f00 	ldrex	r3, [r3]
 8008e82:	613b      	str	r3, [r7, #16]
   return(result);
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	f023 0301 	bic.w	r3, r3, #1
 8008e8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	3308      	adds	r3, #8
 8008e92:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008e94:	623a      	str	r2, [r7, #32]
 8008e96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e98:	69f9      	ldr	r1, [r7, #28]
 8008e9a:	6a3a      	ldr	r2, [r7, #32]
 8008e9c:	e841 2300 	strex	r3, r2, [r1]
 8008ea0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d1e5      	bne.n	8008e74 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2220      	movs	r2, #32
 8008eac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2220      	movs	r2, #32
 8008eb4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008ec8:	2303      	movs	r3, #3
 8008eca:	e010      	b.n	8008eee <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	69da      	ldr	r2, [r3, #28]
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	bf0c      	ite	eq
 8008edc:	2301      	moveq	r3, #1
 8008ede:	2300      	movne	r3, #0
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	79fb      	ldrb	r3, [r7, #7]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	f43f af46 	beq.w	8008d78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3770      	adds	r7, #112	; 0x70
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
	...

08008ef8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b0a3      	sub	sp, #140	; 0x8c
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	60f8      	str	r0, [r7, #12]
 8008f00:	60b9      	str	r1, [r7, #8]
 8008f02:	4613      	mov	r3, r2
 8008f04:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	68ba      	ldr	r2, [r7, #8]
 8008f0a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	88fa      	ldrh	r2, [r7, #6]
 8008f10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	88fa      	ldrh	r2, [r7, #6]
 8008f18:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f2a:	d10e      	bne.n	8008f4a <UART_Start_Receive_IT+0x52>
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d105      	bne.n	8008f40 <UART_Start_Receive_IT+0x48>
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008f3a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008f3e:	e02d      	b.n	8008f9c <UART_Start_Receive_IT+0xa4>
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	22ff      	movs	r2, #255	; 0xff
 8008f44:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008f48:	e028      	b.n	8008f9c <UART_Start_Receive_IT+0xa4>
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d10d      	bne.n	8008f6e <UART_Start_Receive_IT+0x76>
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d104      	bne.n	8008f64 <UART_Start_Receive_IT+0x6c>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	22ff      	movs	r2, #255	; 0xff
 8008f5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008f62:	e01b      	b.n	8008f9c <UART_Start_Receive_IT+0xa4>
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	227f      	movs	r2, #127	; 0x7f
 8008f68:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008f6c:	e016      	b.n	8008f9c <UART_Start_Receive_IT+0xa4>
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	689b      	ldr	r3, [r3, #8]
 8008f72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008f76:	d10d      	bne.n	8008f94 <UART_Start_Receive_IT+0x9c>
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	691b      	ldr	r3, [r3, #16]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d104      	bne.n	8008f8a <UART_Start_Receive_IT+0x92>
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	227f      	movs	r2, #127	; 0x7f
 8008f84:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008f88:	e008      	b.n	8008f9c <UART_Start_Receive_IT+0xa4>
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	223f      	movs	r2, #63	; 0x3f
 8008f8e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008f92:	e003      	b.n	8008f9c <UART_Start_Receive_IT+0xa4>
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2200      	movs	r2, #0
 8008f98:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2222      	movs	r2, #34	; 0x22
 8008fa8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	3308      	adds	r3, #8
 8008fb2:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008fb6:	e853 3f00 	ldrex	r3, [r3]
 8008fba:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008fbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008fbe:	f043 0301 	orr.w	r3, r3, #1
 8008fc2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	3308      	adds	r3, #8
 8008fcc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008fd0:	673a      	str	r2, [r7, #112]	; 0x70
 8008fd2:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008fd6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008fd8:	e841 2300 	strex	r3, r2, [r1]
 8008fdc:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8008fde:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d1e3      	bne.n	8008fac <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fe8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008fec:	d153      	bne.n	8009096 <UART_Start_Receive_IT+0x19e>
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008ff4:	88fa      	ldrh	r2, [r7, #6]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d34d      	bcc.n	8009096 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009002:	d107      	bne.n	8009014 <UART_Start_Receive_IT+0x11c>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	691b      	ldr	r3, [r3, #16]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d103      	bne.n	8009014 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	4a4b      	ldr	r2, [pc, #300]	; (800913c <UART_Start_Receive_IT+0x244>)
 8009010:	671a      	str	r2, [r3, #112]	; 0x70
 8009012:	e002      	b.n	800901a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	4a4a      	ldr	r2, [pc, #296]	; (8009140 <UART_Start_Receive_IT+0x248>)
 8009018:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2200      	movs	r2, #0
 800901e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d01a      	beq.n	8009060 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009030:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009032:	e853 3f00 	ldrex	r3, [r3]
 8009036:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009038:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800903a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800903e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	461a      	mov	r2, r3
 8009048:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800904c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800904e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009050:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009052:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009054:	e841 2300 	strex	r3, r2, [r1]
 8009058:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800905a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800905c:	2b00      	cmp	r3, #0
 800905e:	d1e4      	bne.n	800902a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	3308      	adds	r3, #8
 8009066:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009068:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800906a:	e853 3f00 	ldrex	r3, [r3]
 800906e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009072:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009076:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	3308      	adds	r3, #8
 800907e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009080:	64ba      	str	r2, [r7, #72]	; 0x48
 8009082:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009084:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009086:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009088:	e841 2300 	strex	r3, r2, [r1]
 800908c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800908e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009090:	2b00      	cmp	r3, #0
 8009092:	d1e5      	bne.n	8009060 <UART_Start_Receive_IT+0x168>
 8009094:	e04a      	b.n	800912c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800909e:	d107      	bne.n	80090b0 <UART_Start_Receive_IT+0x1b8>
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d103      	bne.n	80090b0 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	4a26      	ldr	r2, [pc, #152]	; (8009144 <UART_Start_Receive_IT+0x24c>)
 80090ac:	671a      	str	r2, [r3, #112]	; 0x70
 80090ae:	e002      	b.n	80090b6 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	4a25      	ldr	r2, [pc, #148]	; (8009148 <UART_Start_Receive_IT+0x250>)
 80090b4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2200      	movs	r2, #0
 80090ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	691b      	ldr	r3, [r3, #16]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d019      	beq.n	80090fa <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ce:	e853 3f00 	ldrex	r3, [r3]
 80090d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80090da:	677b      	str	r3, [r7, #116]	; 0x74
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	461a      	mov	r2, r3
 80090e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090e4:	637b      	str	r3, [r7, #52]	; 0x34
 80090e6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80090ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090ec:	e841 2300 	strex	r3, r2, [r1]
 80090f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80090f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d1e6      	bne.n	80090c6 <UART_Start_Receive_IT+0x1ce>
 80090f8:	e018      	b.n	800912c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	e853 3f00 	ldrex	r3, [r3]
 8009106:	613b      	str	r3, [r7, #16]
   return(result);
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	f043 0320 	orr.w	r3, r3, #32
 800910e:	67bb      	str	r3, [r7, #120]	; 0x78
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	461a      	mov	r2, r3
 8009116:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009118:	623b      	str	r3, [r7, #32]
 800911a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911c:	69f9      	ldr	r1, [r7, #28]
 800911e:	6a3a      	ldr	r2, [r7, #32]
 8009120:	e841 2300 	strex	r3, r2, [r1]
 8009124:	61bb      	str	r3, [r7, #24]
   return(result);
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1e6      	bne.n	80090fa <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	378c      	adds	r7, #140	; 0x8c
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr
 800913a:	bf00      	nop
 800913c:	08009855 	.word	0x08009855
 8009140:	0800955d 	.word	0x0800955d
 8009144:	080093fb 	.word	0x080093fb
 8009148:	0800929b 	.word	0x0800929b

0800914c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800914c:	b480      	push	{r7}
 800914e:	b095      	sub	sp, #84	; 0x54
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800915a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800915c:	e853 3f00 	ldrex	r3, [r3]
 8009160:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009164:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009168:	64fb      	str	r3, [r7, #76]	; 0x4c
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	461a      	mov	r2, r3
 8009170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009172:	643b      	str	r3, [r7, #64]	; 0x40
 8009174:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009176:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009178:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800917a:	e841 2300 	strex	r3, r2, [r1]
 800917e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009182:	2b00      	cmp	r3, #0
 8009184:	d1e6      	bne.n	8009154 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3308      	adds	r3, #8
 800918c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800918e:	6a3b      	ldr	r3, [r7, #32]
 8009190:	e853 3f00 	ldrex	r3, [r3]
 8009194:	61fb      	str	r3, [r7, #28]
   return(result);
 8009196:	69fb      	ldr	r3, [r7, #28]
 8009198:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800919c:	f023 0301 	bic.w	r3, r3, #1
 80091a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	3308      	adds	r3, #8
 80091a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80091aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80091ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091b2:	e841 2300 	strex	r3, r2, [r1]
 80091b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d1e3      	bne.n	8009186 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d118      	bne.n	80091f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	e853 3f00 	ldrex	r3, [r3]
 80091d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	f023 0310 	bic.w	r3, r3, #16
 80091da:	647b      	str	r3, [r7, #68]	; 0x44
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	461a      	mov	r2, r3
 80091e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091e4:	61bb      	str	r3, [r7, #24]
 80091e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e8:	6979      	ldr	r1, [r7, #20]
 80091ea:	69ba      	ldr	r2, [r7, #24]
 80091ec:	e841 2300 	strex	r3, r2, [r1]
 80091f0:	613b      	str	r3, [r7, #16]
   return(result);
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d1e6      	bne.n	80091c6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2220      	movs	r2, #32
 80091fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2200      	movs	r2, #0
 800920a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800920c:	bf00      	nop
 800920e:	3754      	adds	r7, #84	; 0x54
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009224:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2200      	movs	r2, #0
 800922a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2200      	movs	r2, #0
 8009232:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009236:	68f8      	ldr	r0, [r7, #12]
 8009238:	f7ff f996 	bl	8008568 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800923c:	bf00      	nop
 800923e:	3710      	adds	r7, #16
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b088      	sub	sp, #32
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	e853 3f00 	ldrex	r3, [r3]
 8009258:	60bb      	str	r3, [r7, #8]
   return(result);
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009260:	61fb      	str	r3, [r7, #28]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	461a      	mov	r2, r3
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	61bb      	str	r3, [r7, #24]
 800926c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926e:	6979      	ldr	r1, [r7, #20]
 8009270:	69ba      	ldr	r2, [r7, #24]
 8009272:	e841 2300 	strex	r3, r2, [r1]
 8009276:	613b      	str	r3, [r7, #16]
   return(result);
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1e6      	bne.n	800924c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2220      	movs	r2, #32
 8009282:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f7ff f961 	bl	8008554 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009292:	bf00      	nop
 8009294:	3720      	adds	r7, #32
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}

0800929a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800929a:	b580      	push	{r7, lr}
 800929c:	b096      	sub	sp, #88	; 0x58
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80092a8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092b2:	2b22      	cmp	r3, #34	; 0x22
 80092b4:	f040 8095 	bne.w	80093e2 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092be:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80092c2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80092c6:	b2d9      	uxtb	r1, r3
 80092c8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80092cc:	b2da      	uxtb	r2, r3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092d2:	400a      	ands	r2, r1
 80092d4:	b2d2      	uxtb	r2, r2
 80092d6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092dc:	1c5a      	adds	r2, r3, #1
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80092e8:	b29b      	uxth	r3, r3
 80092ea:	3b01      	subs	r3, #1
 80092ec:	b29a      	uxth	r2, r3
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d178      	bne.n	80093f2 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009308:	e853 3f00 	ldrex	r3, [r3]
 800930c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800930e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009310:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009314:	653b      	str	r3, [r7, #80]	; 0x50
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	461a      	mov	r2, r3
 800931c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800931e:	647b      	str	r3, [r7, #68]	; 0x44
 8009320:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009322:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009324:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009326:	e841 2300 	strex	r3, r2, [r1]
 800932a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800932c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1e6      	bne.n	8009300 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	3308      	adds	r3, #8
 8009338:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800933c:	e853 3f00 	ldrex	r3, [r3]
 8009340:	623b      	str	r3, [r7, #32]
   return(result);
 8009342:	6a3b      	ldr	r3, [r7, #32]
 8009344:	f023 0301 	bic.w	r3, r3, #1
 8009348:	64fb      	str	r3, [r7, #76]	; 0x4c
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	3308      	adds	r3, #8
 8009350:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009352:	633a      	str	r2, [r7, #48]	; 0x30
 8009354:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009356:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009358:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800935a:	e841 2300 	strex	r3, r2, [r1]
 800935e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009362:	2b00      	cmp	r3, #0
 8009364:	d1e5      	bne.n	8009332 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2220      	movs	r2, #32
 800936a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2200      	movs	r2, #0
 8009372:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009378:	2b01      	cmp	r3, #1
 800937a:	d12e      	bne.n	80093da <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	e853 3f00 	ldrex	r3, [r3]
 800938e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f023 0310 	bic.w	r3, r3, #16
 8009396:	64bb      	str	r3, [r7, #72]	; 0x48
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	461a      	mov	r2, r3
 800939e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093a0:	61fb      	str	r3, [r7, #28]
 80093a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a4:	69b9      	ldr	r1, [r7, #24]
 80093a6:	69fa      	ldr	r2, [r7, #28]
 80093a8:	e841 2300 	strex	r3, r2, [r1]
 80093ac:	617b      	str	r3, [r7, #20]
   return(result);
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1e6      	bne.n	8009382 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	69db      	ldr	r3, [r3, #28]
 80093ba:	f003 0310 	and.w	r3, r3, #16
 80093be:	2b10      	cmp	r3, #16
 80093c0:	d103      	bne.n	80093ca <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2210      	movs	r2, #16
 80093c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80093d0:	4619      	mov	r1, r3
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f7ff f8d2 	bl	800857c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80093d8:	e00b      	b.n	80093f2 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f7f9 f994 	bl	8002708 <HAL_UART_RxCpltCallback>
}
 80093e0:	e007      	b.n	80093f2 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	699a      	ldr	r2, [r3, #24]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f042 0208 	orr.w	r2, r2, #8
 80093f0:	619a      	str	r2, [r3, #24]
}
 80093f2:	bf00      	nop
 80093f4:	3758      	adds	r7, #88	; 0x58
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}

080093fa <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80093fa:	b580      	push	{r7, lr}
 80093fc:	b096      	sub	sp, #88	; 0x58
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009408:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009412:	2b22      	cmp	r3, #34	; 0x22
 8009414:	f040 8095 	bne.w	8009542 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800941e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009426:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009428:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800942c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009430:	4013      	ands	r3, r2
 8009432:	b29a      	uxth	r2, r3
 8009434:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009436:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800943c:	1c9a      	adds	r2, r3, #2
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009448:	b29b      	uxth	r3, r3
 800944a:	3b01      	subs	r3, #1
 800944c:	b29a      	uxth	r2, r3
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800945a:	b29b      	uxth	r3, r3
 800945c:	2b00      	cmp	r3, #0
 800945e:	d178      	bne.n	8009552 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009468:	e853 3f00 	ldrex	r3, [r3]
 800946c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800946e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009470:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009474:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	461a      	mov	r2, r3
 800947c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800947e:	643b      	str	r3, [r7, #64]	; 0x40
 8009480:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009482:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009484:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009486:	e841 2300 	strex	r3, r2, [r1]
 800948a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800948c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800948e:	2b00      	cmp	r3, #0
 8009490:	d1e6      	bne.n	8009460 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	3308      	adds	r3, #8
 8009498:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949a:	6a3b      	ldr	r3, [r7, #32]
 800949c:	e853 3f00 	ldrex	r3, [r3]
 80094a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	f023 0301 	bic.w	r3, r3, #1
 80094a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	3308      	adds	r3, #8
 80094b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80094b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80094b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094ba:	e841 2300 	strex	r3, r2, [r1]
 80094be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80094c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1e5      	bne.n	8009492 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2220      	movs	r2, #32
 80094ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d12e      	bne.n	800953a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	e853 3f00 	ldrex	r3, [r3]
 80094ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	f023 0310 	bic.w	r3, r3, #16
 80094f6:	647b      	str	r3, [r7, #68]	; 0x44
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	461a      	mov	r2, r3
 80094fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009500:	61bb      	str	r3, [r7, #24]
 8009502:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009504:	6979      	ldr	r1, [r7, #20]
 8009506:	69ba      	ldr	r2, [r7, #24]
 8009508:	e841 2300 	strex	r3, r2, [r1]
 800950c:	613b      	str	r3, [r7, #16]
   return(result);
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d1e6      	bne.n	80094e2 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	69db      	ldr	r3, [r3, #28]
 800951a:	f003 0310 	and.w	r3, r3, #16
 800951e:	2b10      	cmp	r3, #16
 8009520:	d103      	bne.n	800952a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	2210      	movs	r2, #16
 8009528:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009530:	4619      	mov	r1, r3
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f7ff f822 	bl	800857c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009538:	e00b      	b.n	8009552 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f7f9 f8e4 	bl	8002708 <HAL_UART_RxCpltCallback>
}
 8009540:	e007      	b.n	8009552 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	699a      	ldr	r2, [r3, #24]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f042 0208 	orr.w	r2, r2, #8
 8009550:	619a      	str	r2, [r3, #24]
}
 8009552:	bf00      	nop
 8009554:	3758      	adds	r7, #88	; 0x58
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
	...

0800955c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b0a6      	sub	sp, #152	; 0x98
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800956a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	69db      	ldr	r3, [r3, #28]
 8009574:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009592:	2b22      	cmp	r3, #34	; 0x22
 8009594:	f040 814f 	bne.w	8009836 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800959e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80095a2:	e0f6      	b.n	8009792 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095aa:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80095ae:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80095b2:	b2d9      	uxtb	r1, r3
 80095b4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80095b8:	b2da      	uxtb	r2, r3
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095be:	400a      	ands	r2, r1
 80095c0:	b2d2      	uxtb	r2, r2
 80095c2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	3b01      	subs	r3, #1
 80095d8:	b29a      	uxth	r2, r3
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	69db      	ldr	r3, [r3, #28]
 80095e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80095ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80095ee:	f003 0307 	and.w	r3, r3, #7
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d053      	beq.n	800969e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80095f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80095fa:	f003 0301 	and.w	r3, r3, #1
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d011      	beq.n	8009626 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009602:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800960a:	2b00      	cmp	r3, #0
 800960c:	d00b      	beq.n	8009626 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	2201      	movs	r2, #1
 8009614:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800961c:	f043 0201 	orr.w	r2, r3, #1
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009626:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800962a:	f003 0302 	and.w	r3, r3, #2
 800962e:	2b00      	cmp	r3, #0
 8009630:	d011      	beq.n	8009656 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009632:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009636:	f003 0301 	and.w	r3, r3, #1
 800963a:	2b00      	cmp	r3, #0
 800963c:	d00b      	beq.n	8009656 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	2202      	movs	r2, #2
 8009644:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800964c:	f043 0204 	orr.w	r2, r3, #4
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009656:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800965a:	f003 0304 	and.w	r3, r3, #4
 800965e:	2b00      	cmp	r3, #0
 8009660:	d011      	beq.n	8009686 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009662:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009666:	f003 0301 	and.w	r3, r3, #1
 800966a:	2b00      	cmp	r3, #0
 800966c:	d00b      	beq.n	8009686 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2204      	movs	r2, #4
 8009674:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800967c:	f043 0202 	orr.w	r2, r3, #2
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800968c:	2b00      	cmp	r3, #0
 800968e:	d006      	beq.n	800969e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f7fe ff69 	bl	8008568 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d173      	bne.n	8009792 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80096b2:	e853 3f00 	ldrex	r3, [r3]
 80096b6:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80096b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80096ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	461a      	mov	r2, r3
 80096c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80096cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80096ce:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80096d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80096d4:	e841 2300 	strex	r3, r2, [r1]
 80096d8:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80096da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d1e4      	bne.n	80096aa <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	3308      	adds	r3, #8
 80096e6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096ea:	e853 3f00 	ldrex	r3, [r3]
 80096ee:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80096f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80096f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80096f6:	f023 0301 	bic.w	r3, r3, #1
 80096fa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	3308      	adds	r3, #8
 8009702:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009704:	657a      	str	r2, [r7, #84]	; 0x54
 8009706:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009708:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800970a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800970c:	e841 2300 	strex	r3, r2, [r1]
 8009710:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009712:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009714:	2b00      	cmp	r3, #0
 8009716:	d1e3      	bne.n	80096e0 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2220      	movs	r2, #32
 800971c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2200      	movs	r2, #0
 8009724:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800972a:	2b01      	cmp	r3, #1
 800972c:	d12e      	bne.n	800978c <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2200      	movs	r2, #0
 8009732:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800973a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800973c:	e853 3f00 	ldrex	r3, [r3]
 8009740:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009744:	f023 0310 	bic.w	r3, r3, #16
 8009748:	67bb      	str	r3, [r7, #120]	; 0x78
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	461a      	mov	r2, r3
 8009750:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009752:	643b      	str	r3, [r7, #64]	; 0x40
 8009754:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009756:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009758:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800975a:	e841 2300 	strex	r3, r2, [r1]
 800975e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009762:	2b00      	cmp	r3, #0
 8009764:	d1e6      	bne.n	8009734 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	69db      	ldr	r3, [r3, #28]
 800976c:	f003 0310 	and.w	r3, r3, #16
 8009770:	2b10      	cmp	r3, #16
 8009772:	d103      	bne.n	800977c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2210      	movs	r2, #16
 800977a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009782:	4619      	mov	r1, r3
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f7fe fef9 	bl	800857c <HAL_UARTEx_RxEventCallback>
 800978a:	e002      	b.n	8009792 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f7f8 ffbb 	bl	8002708 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009792:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009796:	2b00      	cmp	r3, #0
 8009798:	d006      	beq.n	80097a8 <UART_RxISR_8BIT_FIFOEN+0x24c>
 800979a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800979e:	f003 0320 	and.w	r3, r3, #32
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	f47f aefe 	bne.w	80095a4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80097ae:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80097b2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d045      	beq.n	8009846 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80097c0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d23e      	bcs.n	8009846 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	3308      	adds	r3, #8
 80097ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d0:	6a3b      	ldr	r3, [r7, #32]
 80097d2:	e853 3f00 	ldrex	r3, [r3]
 80097d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80097d8:	69fb      	ldr	r3, [r7, #28]
 80097da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097de:	673b      	str	r3, [r7, #112]	; 0x70
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	3308      	adds	r3, #8
 80097e6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80097e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80097ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80097ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80097f0:	e841 2300 	strex	r3, r2, [r1]
 80097f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80097f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d1e5      	bne.n	80097c8 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a14      	ldr	r2, [pc, #80]	; (8009850 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009800:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	e853 3f00 	ldrex	r3, [r3]
 800980e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	f043 0320 	orr.w	r3, r3, #32
 8009816:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	461a      	mov	r2, r3
 800981e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009820:	61bb      	str	r3, [r7, #24]
 8009822:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009824:	6979      	ldr	r1, [r7, #20]
 8009826:	69ba      	ldr	r2, [r7, #24]
 8009828:	e841 2300 	strex	r3, r2, [r1]
 800982c:	613b      	str	r3, [r7, #16]
   return(result);
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d1e6      	bne.n	8009802 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009834:	e007      	b.n	8009846 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	699a      	ldr	r2, [r3, #24]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f042 0208 	orr.w	r2, r2, #8
 8009844:	619a      	str	r2, [r3, #24]
}
 8009846:	bf00      	nop
 8009848:	3798      	adds	r7, #152	; 0x98
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	0800929b 	.word	0x0800929b

08009854 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b0a8      	sub	sp, #160	; 0xa0
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009862:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	69db      	ldr	r3, [r3, #28]
 800986c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800988a:	2b22      	cmp	r3, #34	; 0x22
 800988c:	f040 8153 	bne.w	8009b36 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009896:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800989a:	e0fa      	b.n	8009a92 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098a2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 80098ae:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 80098b2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80098b6:	4013      	ands	r3, r2
 80098b8:	b29a      	uxth	r2, r3
 80098ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80098be:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098c4:	1c9a      	adds	r2, r3, #2
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	3b01      	subs	r3, #1
 80098d4:	b29a      	uxth	r2, r3
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	69db      	ldr	r3, [r3, #28]
 80098e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80098e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80098ea:	f003 0307 	and.w	r3, r3, #7
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d053      	beq.n	800999a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80098f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80098f6:	f003 0301 	and.w	r3, r3, #1
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d011      	beq.n	8009922 <UART_RxISR_16BIT_FIFOEN+0xce>
 80098fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009906:	2b00      	cmp	r3, #0
 8009908:	d00b      	beq.n	8009922 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	2201      	movs	r2, #1
 8009910:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009918:	f043 0201 	orr.w	r2, r3, #1
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009922:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009926:	f003 0302 	and.w	r3, r3, #2
 800992a:	2b00      	cmp	r3, #0
 800992c:	d011      	beq.n	8009952 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800992e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009932:	f003 0301 	and.w	r3, r3, #1
 8009936:	2b00      	cmp	r3, #0
 8009938:	d00b      	beq.n	8009952 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	2202      	movs	r2, #2
 8009940:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009948:	f043 0204 	orr.w	r2, r3, #4
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009952:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009956:	f003 0304 	and.w	r3, r3, #4
 800995a:	2b00      	cmp	r3, #0
 800995c:	d011      	beq.n	8009982 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800995e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009962:	f003 0301 	and.w	r3, r3, #1
 8009966:	2b00      	cmp	r3, #0
 8009968:	d00b      	beq.n	8009982 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2204      	movs	r2, #4
 8009970:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009978:	f043 0202 	orr.w	r2, r3, #2
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009988:	2b00      	cmp	r3, #0
 800998a:	d006      	beq.n	800999a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f7fe fdeb 	bl	8008568 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d175      	bne.n	8009a92 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80099ae:	e853 3f00 	ldrex	r3, [r3]
 80099b2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80099b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80099b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	461a      	mov	r2, r3
 80099c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80099c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80099ca:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099cc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80099ce:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80099d0:	e841 2300 	strex	r3, r2, [r1]
 80099d4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80099d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d1e4      	bne.n	80099a6 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	3308      	adds	r3, #8
 80099e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099e6:	e853 3f00 	ldrex	r3, [r3]
 80099ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80099ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80099f2:	f023 0301 	bic.w	r3, r3, #1
 80099f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	3308      	adds	r3, #8
 8009a00:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009a04:	65ba      	str	r2, [r7, #88]	; 0x58
 8009a06:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009a0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009a0c:	e841 2300 	strex	r3, r2, [r1]
 8009a10:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009a12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d1e1      	bne.n	80099dc <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2220      	movs	r2, #32
 8009a1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d12e      	bne.n	8009a8c <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3c:	e853 3f00 	ldrex	r3, [r3]
 8009a40:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009a42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a44:	f023 0310 	bic.w	r3, r3, #16
 8009a48:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009a52:	647b      	str	r3, [r7, #68]	; 0x44
 8009a54:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009a58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a5a:	e841 2300 	strex	r3, r2, [r1]
 8009a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d1e6      	bne.n	8009a34 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	69db      	ldr	r3, [r3, #28]
 8009a6c:	f003 0310 	and.w	r3, r3, #16
 8009a70:	2b10      	cmp	r3, #16
 8009a72:	d103      	bne.n	8009a7c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	2210      	movs	r2, #16
 8009a7a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009a82:	4619      	mov	r1, r3
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f7fe fd79 	bl	800857c <HAL_UARTEx_RxEventCallback>
 8009a8a:	e002      	b.n	8009a92 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f7f8 fe3b 	bl	8002708 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a92:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d006      	beq.n	8009aa8 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009a9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a9e:	f003 0320 	and.w	r3, r3, #32
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	f47f aefa 	bne.w	800989c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009aae:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009ab2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d045      	beq.n	8009b46 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009ac0:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	d23e      	bcs.n	8009b46 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	3308      	adds	r3, #8
 8009ace:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad2:	e853 3f00 	ldrex	r3, [r3]
 8009ad6:	623b      	str	r3, [r7, #32]
   return(result);
 8009ad8:	6a3b      	ldr	r3, [r7, #32]
 8009ada:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ade:	677b      	str	r3, [r7, #116]	; 0x74
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	3308      	adds	r3, #8
 8009ae6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009ae8:	633a      	str	r2, [r7, #48]	; 0x30
 8009aea:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009aee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009af0:	e841 2300 	strex	r3, r2, [r1]
 8009af4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1e5      	bne.n	8009ac8 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	4a14      	ldr	r2, [pc, #80]	; (8009b50 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009b00:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	e853 3f00 	ldrex	r3, [r3]
 8009b0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f043 0320 	orr.w	r3, r3, #32
 8009b16:	673b      	str	r3, [r7, #112]	; 0x70
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b20:	61fb      	str	r3, [r7, #28]
 8009b22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b24:	69b9      	ldr	r1, [r7, #24]
 8009b26:	69fa      	ldr	r2, [r7, #28]
 8009b28:	e841 2300 	strex	r3, r2, [r1]
 8009b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d1e6      	bne.n	8009b02 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b34:	e007      	b.n	8009b46 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	699a      	ldr	r2, [r3, #24]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f042 0208 	orr.w	r2, r2, #8
 8009b44:	619a      	str	r2, [r3, #24]
}
 8009b46:	bf00      	nop
 8009b48:	37a0      	adds	r7, #160	; 0xa0
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	080093fb 	.word	0x080093fb

08009b54 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009b5c:	bf00      	nop
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b085      	sub	sp, #20
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d101      	bne.n	8009ba6 <HAL_UARTEx_DisableFifoMode+0x16>
 8009ba2:	2302      	movs	r3, #2
 8009ba4:	e027      	b.n	8009bf6 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2201      	movs	r2, #1
 8009baa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2224      	movs	r2, #36	; 0x24
 8009bb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	681a      	ldr	r2, [r3, #0]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f022 0201 	bic.w	r2, r2, #1
 8009bcc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009bd4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	68fa      	ldr	r2, [r7, #12]
 8009be2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2220      	movs	r2, #32
 8009be8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009bf4:	2300      	movs	r3, #0
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3714      	adds	r7, #20
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c00:	4770      	bx	lr

08009c02 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b084      	sub	sp, #16
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
 8009c0a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d101      	bne.n	8009c1a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009c16:	2302      	movs	r3, #2
 8009c18:	e02d      	b.n	8009c76 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2224      	movs	r2, #36	; 0x24
 8009c26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f022 0201 	bic.w	r2, r2, #1
 8009c40:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	683a      	ldr	r2, [r7, #0]
 8009c52:	430a      	orrs	r2, r1
 8009c54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 f850 	bl	8009cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2220      	movs	r2, #32
 8009c68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009c74:	2300      	movs	r3, #0
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3710      	adds	r7, #16
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}

08009c7e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b084      	sub	sp, #16
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
 8009c86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009c8e:	2b01      	cmp	r3, #1
 8009c90:	d101      	bne.n	8009c96 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009c92:	2302      	movs	r3, #2
 8009c94:	e02d      	b.n	8009cf2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2224      	movs	r2, #36	; 0x24
 8009ca2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f022 0201 	bic.w	r2, r2, #1
 8009cbc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	683a      	ldr	r2, [r7, #0]
 8009cce:	430a      	orrs	r2, r1
 8009cd0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 f812 	bl	8009cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	68fa      	ldr	r2, [r7, #12]
 8009cde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2220      	movs	r2, #32
 8009ce4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
	...

08009cfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d108      	bne.n	8009d1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2201      	movs	r2, #1
 8009d10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2201      	movs	r2, #1
 8009d18:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009d1c:	e031      	b.n	8009d82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009d1e:	2308      	movs	r3, #8
 8009d20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009d22:	2308      	movs	r3, #8
 8009d24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	0e5b      	lsrs	r3, r3, #25
 8009d2e:	b2db      	uxtb	r3, r3
 8009d30:	f003 0307 	and.w	r3, r3, #7
 8009d34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	0f5b      	lsrs	r3, r3, #29
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	f003 0307 	and.w	r3, r3, #7
 8009d44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d46:	7bbb      	ldrb	r3, [r7, #14]
 8009d48:	7b3a      	ldrb	r2, [r7, #12]
 8009d4a:	4911      	ldr	r1, [pc, #68]	; (8009d90 <UARTEx_SetNbDataToProcess+0x94>)
 8009d4c:	5c8a      	ldrb	r2, [r1, r2]
 8009d4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009d52:	7b3a      	ldrb	r2, [r7, #12]
 8009d54:	490f      	ldr	r1, [pc, #60]	; (8009d94 <UARTEx_SetNbDataToProcess+0x98>)
 8009d56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d58:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d5c:	b29a      	uxth	r2, r3
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d64:	7bfb      	ldrb	r3, [r7, #15]
 8009d66:	7b7a      	ldrb	r2, [r7, #13]
 8009d68:	4909      	ldr	r1, [pc, #36]	; (8009d90 <UARTEx_SetNbDataToProcess+0x94>)
 8009d6a:	5c8a      	ldrb	r2, [r1, r2]
 8009d6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009d70:	7b7a      	ldrb	r2, [r7, #13]
 8009d72:	4908      	ldr	r1, [pc, #32]	; (8009d94 <UARTEx_SetNbDataToProcess+0x98>)
 8009d74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d76:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d7a:	b29a      	uxth	r2, r3
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009d82:	bf00      	nop
 8009d84:	3714      	adds	r7, #20
 8009d86:	46bd      	mov	sp, r7
 8009d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8c:	4770      	bx	lr
 8009d8e:	bf00      	nop
 8009d90:	0800e7f4 	.word	0x0800e7f4
 8009d94:	0800e7fc 	.word	0x0800e7fc

08009d98 <atof>:
 8009d98:	2100      	movs	r1, #0
 8009d9a:	f001 bb17 	b.w	800b3cc <strtod>

08009d9e <atoi>:
 8009d9e:	220a      	movs	r2, #10
 8009da0:	2100      	movs	r1, #0
 8009da2:	f001 bbfd 	b.w	800b5a0 <strtol>
	...

08009da8 <__errno>:
 8009da8:	4b01      	ldr	r3, [pc, #4]	; (8009db0 <__errno+0x8>)
 8009daa:	6818      	ldr	r0, [r3, #0]
 8009dac:	4770      	bx	lr
 8009dae:	bf00      	nop
 8009db0:	20000014 	.word	0x20000014

08009db4 <__libc_init_array>:
 8009db4:	b570      	push	{r4, r5, r6, lr}
 8009db6:	4d0d      	ldr	r5, [pc, #52]	; (8009dec <__libc_init_array+0x38>)
 8009db8:	4c0d      	ldr	r4, [pc, #52]	; (8009df0 <__libc_init_array+0x3c>)
 8009dba:	1b64      	subs	r4, r4, r5
 8009dbc:	10a4      	asrs	r4, r4, #2
 8009dbe:	2600      	movs	r6, #0
 8009dc0:	42a6      	cmp	r6, r4
 8009dc2:	d109      	bne.n	8009dd8 <__libc_init_array+0x24>
 8009dc4:	4d0b      	ldr	r5, [pc, #44]	; (8009df4 <__libc_init_array+0x40>)
 8009dc6:	4c0c      	ldr	r4, [pc, #48]	; (8009df8 <__libc_init_array+0x44>)
 8009dc8:	f004 fb1a 	bl	800e400 <_init>
 8009dcc:	1b64      	subs	r4, r4, r5
 8009dce:	10a4      	asrs	r4, r4, #2
 8009dd0:	2600      	movs	r6, #0
 8009dd2:	42a6      	cmp	r6, r4
 8009dd4:	d105      	bne.n	8009de2 <__libc_init_array+0x2e>
 8009dd6:	bd70      	pop	{r4, r5, r6, pc}
 8009dd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ddc:	4798      	blx	r3
 8009dde:	3601      	adds	r6, #1
 8009de0:	e7ee      	b.n	8009dc0 <__libc_init_array+0xc>
 8009de2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009de6:	4798      	blx	r3
 8009de8:	3601      	adds	r6, #1
 8009dea:	e7f2      	b.n	8009dd2 <__libc_init_array+0x1e>
 8009dec:	0800ed08 	.word	0x0800ed08
 8009df0:	0800ed08 	.word	0x0800ed08
 8009df4:	0800ed08 	.word	0x0800ed08
 8009df8:	0800ed0c 	.word	0x0800ed0c

08009dfc <memset>:
 8009dfc:	4402      	add	r2, r0
 8009dfe:	4603      	mov	r3, r0
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d100      	bne.n	8009e06 <memset+0xa>
 8009e04:	4770      	bx	lr
 8009e06:	f803 1b01 	strb.w	r1, [r3], #1
 8009e0a:	e7f9      	b.n	8009e00 <memset+0x4>

08009e0c <__cvt>:
 8009e0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e10:	ec55 4b10 	vmov	r4, r5, d0
 8009e14:	2d00      	cmp	r5, #0
 8009e16:	460e      	mov	r6, r1
 8009e18:	4619      	mov	r1, r3
 8009e1a:	462b      	mov	r3, r5
 8009e1c:	bfbb      	ittet	lt
 8009e1e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009e22:	461d      	movlt	r5, r3
 8009e24:	2300      	movge	r3, #0
 8009e26:	232d      	movlt	r3, #45	; 0x2d
 8009e28:	700b      	strb	r3, [r1, #0]
 8009e2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e2c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009e30:	4691      	mov	r9, r2
 8009e32:	f023 0820 	bic.w	r8, r3, #32
 8009e36:	bfbc      	itt	lt
 8009e38:	4622      	movlt	r2, r4
 8009e3a:	4614      	movlt	r4, r2
 8009e3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009e40:	d005      	beq.n	8009e4e <__cvt+0x42>
 8009e42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009e46:	d100      	bne.n	8009e4a <__cvt+0x3e>
 8009e48:	3601      	adds	r6, #1
 8009e4a:	2102      	movs	r1, #2
 8009e4c:	e000      	b.n	8009e50 <__cvt+0x44>
 8009e4e:	2103      	movs	r1, #3
 8009e50:	ab03      	add	r3, sp, #12
 8009e52:	9301      	str	r3, [sp, #4]
 8009e54:	ab02      	add	r3, sp, #8
 8009e56:	9300      	str	r3, [sp, #0]
 8009e58:	ec45 4b10 	vmov	d0, r4, r5
 8009e5c:	4653      	mov	r3, sl
 8009e5e:	4632      	mov	r2, r6
 8009e60:	f001 fc52 	bl	800b708 <_dtoa_r>
 8009e64:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009e68:	4607      	mov	r7, r0
 8009e6a:	d102      	bne.n	8009e72 <__cvt+0x66>
 8009e6c:	f019 0f01 	tst.w	r9, #1
 8009e70:	d022      	beq.n	8009eb8 <__cvt+0xac>
 8009e72:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009e76:	eb07 0906 	add.w	r9, r7, r6
 8009e7a:	d110      	bne.n	8009e9e <__cvt+0x92>
 8009e7c:	783b      	ldrb	r3, [r7, #0]
 8009e7e:	2b30      	cmp	r3, #48	; 0x30
 8009e80:	d10a      	bne.n	8009e98 <__cvt+0x8c>
 8009e82:	2200      	movs	r2, #0
 8009e84:	2300      	movs	r3, #0
 8009e86:	4620      	mov	r0, r4
 8009e88:	4629      	mov	r1, r5
 8009e8a:	f7f6 fe55 	bl	8000b38 <__aeabi_dcmpeq>
 8009e8e:	b918      	cbnz	r0, 8009e98 <__cvt+0x8c>
 8009e90:	f1c6 0601 	rsb	r6, r6, #1
 8009e94:	f8ca 6000 	str.w	r6, [sl]
 8009e98:	f8da 3000 	ldr.w	r3, [sl]
 8009e9c:	4499      	add	r9, r3
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	4629      	mov	r1, r5
 8009ea6:	f7f6 fe47 	bl	8000b38 <__aeabi_dcmpeq>
 8009eaa:	b108      	cbz	r0, 8009eb0 <__cvt+0xa4>
 8009eac:	f8cd 900c 	str.w	r9, [sp, #12]
 8009eb0:	2230      	movs	r2, #48	; 0x30
 8009eb2:	9b03      	ldr	r3, [sp, #12]
 8009eb4:	454b      	cmp	r3, r9
 8009eb6:	d307      	bcc.n	8009ec8 <__cvt+0xbc>
 8009eb8:	9b03      	ldr	r3, [sp, #12]
 8009eba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ebc:	1bdb      	subs	r3, r3, r7
 8009ebe:	4638      	mov	r0, r7
 8009ec0:	6013      	str	r3, [r2, #0]
 8009ec2:	b004      	add	sp, #16
 8009ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ec8:	1c59      	adds	r1, r3, #1
 8009eca:	9103      	str	r1, [sp, #12]
 8009ecc:	701a      	strb	r2, [r3, #0]
 8009ece:	e7f0      	b.n	8009eb2 <__cvt+0xa6>

08009ed0 <__exponent>:
 8009ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	2900      	cmp	r1, #0
 8009ed6:	bfb8      	it	lt
 8009ed8:	4249      	neglt	r1, r1
 8009eda:	f803 2b02 	strb.w	r2, [r3], #2
 8009ede:	bfb4      	ite	lt
 8009ee0:	222d      	movlt	r2, #45	; 0x2d
 8009ee2:	222b      	movge	r2, #43	; 0x2b
 8009ee4:	2909      	cmp	r1, #9
 8009ee6:	7042      	strb	r2, [r0, #1]
 8009ee8:	dd2a      	ble.n	8009f40 <__exponent+0x70>
 8009eea:	f10d 0407 	add.w	r4, sp, #7
 8009eee:	46a4      	mov	ip, r4
 8009ef0:	270a      	movs	r7, #10
 8009ef2:	46a6      	mov	lr, r4
 8009ef4:	460a      	mov	r2, r1
 8009ef6:	fb91 f6f7 	sdiv	r6, r1, r7
 8009efa:	fb07 1516 	mls	r5, r7, r6, r1
 8009efe:	3530      	adds	r5, #48	; 0x30
 8009f00:	2a63      	cmp	r2, #99	; 0x63
 8009f02:	f104 34ff 	add.w	r4, r4, #4294967295
 8009f06:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009f0a:	4631      	mov	r1, r6
 8009f0c:	dcf1      	bgt.n	8009ef2 <__exponent+0x22>
 8009f0e:	3130      	adds	r1, #48	; 0x30
 8009f10:	f1ae 0502 	sub.w	r5, lr, #2
 8009f14:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009f18:	1c44      	adds	r4, r0, #1
 8009f1a:	4629      	mov	r1, r5
 8009f1c:	4561      	cmp	r1, ip
 8009f1e:	d30a      	bcc.n	8009f36 <__exponent+0x66>
 8009f20:	f10d 0209 	add.w	r2, sp, #9
 8009f24:	eba2 020e 	sub.w	r2, r2, lr
 8009f28:	4565      	cmp	r5, ip
 8009f2a:	bf88      	it	hi
 8009f2c:	2200      	movhi	r2, #0
 8009f2e:	4413      	add	r3, r2
 8009f30:	1a18      	subs	r0, r3, r0
 8009f32:	b003      	add	sp, #12
 8009f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f3a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009f3e:	e7ed      	b.n	8009f1c <__exponent+0x4c>
 8009f40:	2330      	movs	r3, #48	; 0x30
 8009f42:	3130      	adds	r1, #48	; 0x30
 8009f44:	7083      	strb	r3, [r0, #2]
 8009f46:	70c1      	strb	r1, [r0, #3]
 8009f48:	1d03      	adds	r3, r0, #4
 8009f4a:	e7f1      	b.n	8009f30 <__exponent+0x60>

08009f4c <_printf_float>:
 8009f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f50:	ed2d 8b02 	vpush	{d8}
 8009f54:	b08d      	sub	sp, #52	; 0x34
 8009f56:	460c      	mov	r4, r1
 8009f58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009f5c:	4616      	mov	r6, r2
 8009f5e:	461f      	mov	r7, r3
 8009f60:	4605      	mov	r5, r0
 8009f62:	f002 fd41 	bl	800c9e8 <_localeconv_r>
 8009f66:	f8d0 a000 	ldr.w	sl, [r0]
 8009f6a:	4650      	mov	r0, sl
 8009f6c:	f7f6 f962 	bl	8000234 <strlen>
 8009f70:	2300      	movs	r3, #0
 8009f72:	930a      	str	r3, [sp, #40]	; 0x28
 8009f74:	6823      	ldr	r3, [r4, #0]
 8009f76:	9305      	str	r3, [sp, #20]
 8009f78:	f8d8 3000 	ldr.w	r3, [r8]
 8009f7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009f80:	3307      	adds	r3, #7
 8009f82:	f023 0307 	bic.w	r3, r3, #7
 8009f86:	f103 0208 	add.w	r2, r3, #8
 8009f8a:	f8c8 2000 	str.w	r2, [r8]
 8009f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f92:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009f96:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009f9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009f9e:	9307      	str	r3, [sp, #28]
 8009fa0:	f8cd 8018 	str.w	r8, [sp, #24]
 8009fa4:	ee08 0a10 	vmov	s16, r0
 8009fa8:	4b9f      	ldr	r3, [pc, #636]	; (800a228 <_printf_float+0x2dc>)
 8009faa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fae:	f04f 32ff 	mov.w	r2, #4294967295
 8009fb2:	f7f6 fdf3 	bl	8000b9c <__aeabi_dcmpun>
 8009fb6:	bb88      	cbnz	r0, 800a01c <_printf_float+0xd0>
 8009fb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009fbc:	4b9a      	ldr	r3, [pc, #616]	; (800a228 <_printf_float+0x2dc>)
 8009fbe:	f04f 32ff 	mov.w	r2, #4294967295
 8009fc2:	f7f6 fdcd 	bl	8000b60 <__aeabi_dcmple>
 8009fc6:	bb48      	cbnz	r0, 800a01c <_printf_float+0xd0>
 8009fc8:	2200      	movs	r2, #0
 8009fca:	2300      	movs	r3, #0
 8009fcc:	4640      	mov	r0, r8
 8009fce:	4649      	mov	r1, r9
 8009fd0:	f7f6 fdbc 	bl	8000b4c <__aeabi_dcmplt>
 8009fd4:	b110      	cbz	r0, 8009fdc <_printf_float+0x90>
 8009fd6:	232d      	movs	r3, #45	; 0x2d
 8009fd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fdc:	4b93      	ldr	r3, [pc, #588]	; (800a22c <_printf_float+0x2e0>)
 8009fde:	4894      	ldr	r0, [pc, #592]	; (800a230 <_printf_float+0x2e4>)
 8009fe0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009fe4:	bf94      	ite	ls
 8009fe6:	4698      	movls	r8, r3
 8009fe8:	4680      	movhi	r8, r0
 8009fea:	2303      	movs	r3, #3
 8009fec:	6123      	str	r3, [r4, #16]
 8009fee:	9b05      	ldr	r3, [sp, #20]
 8009ff0:	f023 0204 	bic.w	r2, r3, #4
 8009ff4:	6022      	str	r2, [r4, #0]
 8009ff6:	f04f 0900 	mov.w	r9, #0
 8009ffa:	9700      	str	r7, [sp, #0]
 8009ffc:	4633      	mov	r3, r6
 8009ffe:	aa0b      	add	r2, sp, #44	; 0x2c
 800a000:	4621      	mov	r1, r4
 800a002:	4628      	mov	r0, r5
 800a004:	f000 f9d8 	bl	800a3b8 <_printf_common>
 800a008:	3001      	adds	r0, #1
 800a00a:	f040 8090 	bne.w	800a12e <_printf_float+0x1e2>
 800a00e:	f04f 30ff 	mov.w	r0, #4294967295
 800a012:	b00d      	add	sp, #52	; 0x34
 800a014:	ecbd 8b02 	vpop	{d8}
 800a018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a01c:	4642      	mov	r2, r8
 800a01e:	464b      	mov	r3, r9
 800a020:	4640      	mov	r0, r8
 800a022:	4649      	mov	r1, r9
 800a024:	f7f6 fdba 	bl	8000b9c <__aeabi_dcmpun>
 800a028:	b140      	cbz	r0, 800a03c <_printf_float+0xf0>
 800a02a:	464b      	mov	r3, r9
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	bfbc      	itt	lt
 800a030:	232d      	movlt	r3, #45	; 0x2d
 800a032:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a036:	487f      	ldr	r0, [pc, #508]	; (800a234 <_printf_float+0x2e8>)
 800a038:	4b7f      	ldr	r3, [pc, #508]	; (800a238 <_printf_float+0x2ec>)
 800a03a:	e7d1      	b.n	8009fe0 <_printf_float+0x94>
 800a03c:	6863      	ldr	r3, [r4, #4]
 800a03e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a042:	9206      	str	r2, [sp, #24]
 800a044:	1c5a      	adds	r2, r3, #1
 800a046:	d13f      	bne.n	800a0c8 <_printf_float+0x17c>
 800a048:	2306      	movs	r3, #6
 800a04a:	6063      	str	r3, [r4, #4]
 800a04c:	9b05      	ldr	r3, [sp, #20]
 800a04e:	6861      	ldr	r1, [r4, #4]
 800a050:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a054:	2300      	movs	r3, #0
 800a056:	9303      	str	r3, [sp, #12]
 800a058:	ab0a      	add	r3, sp, #40	; 0x28
 800a05a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a05e:	ab09      	add	r3, sp, #36	; 0x24
 800a060:	ec49 8b10 	vmov	d0, r8, r9
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	6022      	str	r2, [r4, #0]
 800a068:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a06c:	4628      	mov	r0, r5
 800a06e:	f7ff fecd 	bl	8009e0c <__cvt>
 800a072:	9b06      	ldr	r3, [sp, #24]
 800a074:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a076:	2b47      	cmp	r3, #71	; 0x47
 800a078:	4680      	mov	r8, r0
 800a07a:	d108      	bne.n	800a08e <_printf_float+0x142>
 800a07c:	1cc8      	adds	r0, r1, #3
 800a07e:	db02      	blt.n	800a086 <_printf_float+0x13a>
 800a080:	6863      	ldr	r3, [r4, #4]
 800a082:	4299      	cmp	r1, r3
 800a084:	dd41      	ble.n	800a10a <_printf_float+0x1be>
 800a086:	f1ab 0b02 	sub.w	fp, fp, #2
 800a08a:	fa5f fb8b 	uxtb.w	fp, fp
 800a08e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a092:	d820      	bhi.n	800a0d6 <_printf_float+0x18a>
 800a094:	3901      	subs	r1, #1
 800a096:	465a      	mov	r2, fp
 800a098:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a09c:	9109      	str	r1, [sp, #36]	; 0x24
 800a09e:	f7ff ff17 	bl	8009ed0 <__exponent>
 800a0a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0a4:	1813      	adds	r3, r2, r0
 800a0a6:	2a01      	cmp	r2, #1
 800a0a8:	4681      	mov	r9, r0
 800a0aa:	6123      	str	r3, [r4, #16]
 800a0ac:	dc02      	bgt.n	800a0b4 <_printf_float+0x168>
 800a0ae:	6822      	ldr	r2, [r4, #0]
 800a0b0:	07d2      	lsls	r2, r2, #31
 800a0b2:	d501      	bpl.n	800a0b8 <_printf_float+0x16c>
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	6123      	str	r3, [r4, #16]
 800a0b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d09c      	beq.n	8009ffa <_printf_float+0xae>
 800a0c0:	232d      	movs	r3, #45	; 0x2d
 800a0c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0c6:	e798      	b.n	8009ffa <_printf_float+0xae>
 800a0c8:	9a06      	ldr	r2, [sp, #24]
 800a0ca:	2a47      	cmp	r2, #71	; 0x47
 800a0cc:	d1be      	bne.n	800a04c <_printf_float+0x100>
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d1bc      	bne.n	800a04c <_printf_float+0x100>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e7b9      	b.n	800a04a <_printf_float+0xfe>
 800a0d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a0da:	d118      	bne.n	800a10e <_printf_float+0x1c2>
 800a0dc:	2900      	cmp	r1, #0
 800a0de:	6863      	ldr	r3, [r4, #4]
 800a0e0:	dd0b      	ble.n	800a0fa <_printf_float+0x1ae>
 800a0e2:	6121      	str	r1, [r4, #16]
 800a0e4:	b913      	cbnz	r3, 800a0ec <_printf_float+0x1a0>
 800a0e6:	6822      	ldr	r2, [r4, #0]
 800a0e8:	07d0      	lsls	r0, r2, #31
 800a0ea:	d502      	bpl.n	800a0f2 <_printf_float+0x1a6>
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	440b      	add	r3, r1
 800a0f0:	6123      	str	r3, [r4, #16]
 800a0f2:	65a1      	str	r1, [r4, #88]	; 0x58
 800a0f4:	f04f 0900 	mov.w	r9, #0
 800a0f8:	e7de      	b.n	800a0b8 <_printf_float+0x16c>
 800a0fa:	b913      	cbnz	r3, 800a102 <_printf_float+0x1b6>
 800a0fc:	6822      	ldr	r2, [r4, #0]
 800a0fe:	07d2      	lsls	r2, r2, #31
 800a100:	d501      	bpl.n	800a106 <_printf_float+0x1ba>
 800a102:	3302      	adds	r3, #2
 800a104:	e7f4      	b.n	800a0f0 <_printf_float+0x1a4>
 800a106:	2301      	movs	r3, #1
 800a108:	e7f2      	b.n	800a0f0 <_printf_float+0x1a4>
 800a10a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a10e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a110:	4299      	cmp	r1, r3
 800a112:	db05      	blt.n	800a120 <_printf_float+0x1d4>
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	6121      	str	r1, [r4, #16]
 800a118:	07d8      	lsls	r0, r3, #31
 800a11a:	d5ea      	bpl.n	800a0f2 <_printf_float+0x1a6>
 800a11c:	1c4b      	adds	r3, r1, #1
 800a11e:	e7e7      	b.n	800a0f0 <_printf_float+0x1a4>
 800a120:	2900      	cmp	r1, #0
 800a122:	bfd4      	ite	le
 800a124:	f1c1 0202 	rsble	r2, r1, #2
 800a128:	2201      	movgt	r2, #1
 800a12a:	4413      	add	r3, r2
 800a12c:	e7e0      	b.n	800a0f0 <_printf_float+0x1a4>
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	055a      	lsls	r2, r3, #21
 800a132:	d407      	bmi.n	800a144 <_printf_float+0x1f8>
 800a134:	6923      	ldr	r3, [r4, #16]
 800a136:	4642      	mov	r2, r8
 800a138:	4631      	mov	r1, r6
 800a13a:	4628      	mov	r0, r5
 800a13c:	47b8      	blx	r7
 800a13e:	3001      	adds	r0, #1
 800a140:	d12c      	bne.n	800a19c <_printf_float+0x250>
 800a142:	e764      	b.n	800a00e <_printf_float+0xc2>
 800a144:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a148:	f240 80e0 	bls.w	800a30c <_printf_float+0x3c0>
 800a14c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a150:	2200      	movs	r2, #0
 800a152:	2300      	movs	r3, #0
 800a154:	f7f6 fcf0 	bl	8000b38 <__aeabi_dcmpeq>
 800a158:	2800      	cmp	r0, #0
 800a15a:	d034      	beq.n	800a1c6 <_printf_float+0x27a>
 800a15c:	4a37      	ldr	r2, [pc, #220]	; (800a23c <_printf_float+0x2f0>)
 800a15e:	2301      	movs	r3, #1
 800a160:	4631      	mov	r1, r6
 800a162:	4628      	mov	r0, r5
 800a164:	47b8      	blx	r7
 800a166:	3001      	adds	r0, #1
 800a168:	f43f af51 	beq.w	800a00e <_printf_float+0xc2>
 800a16c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a170:	429a      	cmp	r2, r3
 800a172:	db02      	blt.n	800a17a <_printf_float+0x22e>
 800a174:	6823      	ldr	r3, [r4, #0]
 800a176:	07d8      	lsls	r0, r3, #31
 800a178:	d510      	bpl.n	800a19c <_printf_float+0x250>
 800a17a:	ee18 3a10 	vmov	r3, s16
 800a17e:	4652      	mov	r2, sl
 800a180:	4631      	mov	r1, r6
 800a182:	4628      	mov	r0, r5
 800a184:	47b8      	blx	r7
 800a186:	3001      	adds	r0, #1
 800a188:	f43f af41 	beq.w	800a00e <_printf_float+0xc2>
 800a18c:	f04f 0800 	mov.w	r8, #0
 800a190:	f104 091a 	add.w	r9, r4, #26
 800a194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a196:	3b01      	subs	r3, #1
 800a198:	4543      	cmp	r3, r8
 800a19a:	dc09      	bgt.n	800a1b0 <_printf_float+0x264>
 800a19c:	6823      	ldr	r3, [r4, #0]
 800a19e:	079b      	lsls	r3, r3, #30
 800a1a0:	f100 8105 	bmi.w	800a3ae <_printf_float+0x462>
 800a1a4:	68e0      	ldr	r0, [r4, #12]
 800a1a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1a8:	4298      	cmp	r0, r3
 800a1aa:	bfb8      	it	lt
 800a1ac:	4618      	movlt	r0, r3
 800a1ae:	e730      	b.n	800a012 <_printf_float+0xc6>
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	464a      	mov	r2, r9
 800a1b4:	4631      	mov	r1, r6
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	47b8      	blx	r7
 800a1ba:	3001      	adds	r0, #1
 800a1bc:	f43f af27 	beq.w	800a00e <_printf_float+0xc2>
 800a1c0:	f108 0801 	add.w	r8, r8, #1
 800a1c4:	e7e6      	b.n	800a194 <_printf_float+0x248>
 800a1c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	dc39      	bgt.n	800a240 <_printf_float+0x2f4>
 800a1cc:	4a1b      	ldr	r2, [pc, #108]	; (800a23c <_printf_float+0x2f0>)
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	4631      	mov	r1, r6
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	47b8      	blx	r7
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	f43f af19 	beq.w	800a00e <_printf_float+0xc2>
 800a1dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	d102      	bne.n	800a1ea <_printf_float+0x29e>
 800a1e4:	6823      	ldr	r3, [r4, #0]
 800a1e6:	07d9      	lsls	r1, r3, #31
 800a1e8:	d5d8      	bpl.n	800a19c <_printf_float+0x250>
 800a1ea:	ee18 3a10 	vmov	r3, s16
 800a1ee:	4652      	mov	r2, sl
 800a1f0:	4631      	mov	r1, r6
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	47b8      	blx	r7
 800a1f6:	3001      	adds	r0, #1
 800a1f8:	f43f af09 	beq.w	800a00e <_printf_float+0xc2>
 800a1fc:	f04f 0900 	mov.w	r9, #0
 800a200:	f104 0a1a 	add.w	sl, r4, #26
 800a204:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a206:	425b      	negs	r3, r3
 800a208:	454b      	cmp	r3, r9
 800a20a:	dc01      	bgt.n	800a210 <_printf_float+0x2c4>
 800a20c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a20e:	e792      	b.n	800a136 <_printf_float+0x1ea>
 800a210:	2301      	movs	r3, #1
 800a212:	4652      	mov	r2, sl
 800a214:	4631      	mov	r1, r6
 800a216:	4628      	mov	r0, r5
 800a218:	47b8      	blx	r7
 800a21a:	3001      	adds	r0, #1
 800a21c:	f43f aef7 	beq.w	800a00e <_printf_float+0xc2>
 800a220:	f109 0901 	add.w	r9, r9, #1
 800a224:	e7ee      	b.n	800a204 <_printf_float+0x2b8>
 800a226:	bf00      	nop
 800a228:	7fefffff 	.word	0x7fefffff
 800a22c:	0800e808 	.word	0x0800e808
 800a230:	0800e80c 	.word	0x0800e80c
 800a234:	0800e814 	.word	0x0800e814
 800a238:	0800e810 	.word	0x0800e810
 800a23c:	0800e818 	.word	0x0800e818
 800a240:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a242:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a244:	429a      	cmp	r2, r3
 800a246:	bfa8      	it	ge
 800a248:	461a      	movge	r2, r3
 800a24a:	2a00      	cmp	r2, #0
 800a24c:	4691      	mov	r9, r2
 800a24e:	dc37      	bgt.n	800a2c0 <_printf_float+0x374>
 800a250:	f04f 0b00 	mov.w	fp, #0
 800a254:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a258:	f104 021a 	add.w	r2, r4, #26
 800a25c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a25e:	9305      	str	r3, [sp, #20]
 800a260:	eba3 0309 	sub.w	r3, r3, r9
 800a264:	455b      	cmp	r3, fp
 800a266:	dc33      	bgt.n	800a2d0 <_printf_float+0x384>
 800a268:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a26c:	429a      	cmp	r2, r3
 800a26e:	db3b      	blt.n	800a2e8 <_printf_float+0x39c>
 800a270:	6823      	ldr	r3, [r4, #0]
 800a272:	07da      	lsls	r2, r3, #31
 800a274:	d438      	bmi.n	800a2e8 <_printf_float+0x39c>
 800a276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a278:	9a05      	ldr	r2, [sp, #20]
 800a27a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a27c:	1a9a      	subs	r2, r3, r2
 800a27e:	eba3 0901 	sub.w	r9, r3, r1
 800a282:	4591      	cmp	r9, r2
 800a284:	bfa8      	it	ge
 800a286:	4691      	movge	r9, r2
 800a288:	f1b9 0f00 	cmp.w	r9, #0
 800a28c:	dc35      	bgt.n	800a2fa <_printf_float+0x3ae>
 800a28e:	f04f 0800 	mov.w	r8, #0
 800a292:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a296:	f104 0a1a 	add.w	sl, r4, #26
 800a29a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a29e:	1a9b      	subs	r3, r3, r2
 800a2a0:	eba3 0309 	sub.w	r3, r3, r9
 800a2a4:	4543      	cmp	r3, r8
 800a2a6:	f77f af79 	ble.w	800a19c <_printf_float+0x250>
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	4652      	mov	r2, sl
 800a2ae:	4631      	mov	r1, r6
 800a2b0:	4628      	mov	r0, r5
 800a2b2:	47b8      	blx	r7
 800a2b4:	3001      	adds	r0, #1
 800a2b6:	f43f aeaa 	beq.w	800a00e <_printf_float+0xc2>
 800a2ba:	f108 0801 	add.w	r8, r8, #1
 800a2be:	e7ec      	b.n	800a29a <_printf_float+0x34e>
 800a2c0:	4613      	mov	r3, r2
 800a2c2:	4631      	mov	r1, r6
 800a2c4:	4642      	mov	r2, r8
 800a2c6:	4628      	mov	r0, r5
 800a2c8:	47b8      	blx	r7
 800a2ca:	3001      	adds	r0, #1
 800a2cc:	d1c0      	bne.n	800a250 <_printf_float+0x304>
 800a2ce:	e69e      	b.n	800a00e <_printf_float+0xc2>
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	4631      	mov	r1, r6
 800a2d4:	4628      	mov	r0, r5
 800a2d6:	9205      	str	r2, [sp, #20]
 800a2d8:	47b8      	blx	r7
 800a2da:	3001      	adds	r0, #1
 800a2dc:	f43f ae97 	beq.w	800a00e <_printf_float+0xc2>
 800a2e0:	9a05      	ldr	r2, [sp, #20]
 800a2e2:	f10b 0b01 	add.w	fp, fp, #1
 800a2e6:	e7b9      	b.n	800a25c <_printf_float+0x310>
 800a2e8:	ee18 3a10 	vmov	r3, s16
 800a2ec:	4652      	mov	r2, sl
 800a2ee:	4631      	mov	r1, r6
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	47b8      	blx	r7
 800a2f4:	3001      	adds	r0, #1
 800a2f6:	d1be      	bne.n	800a276 <_printf_float+0x32a>
 800a2f8:	e689      	b.n	800a00e <_printf_float+0xc2>
 800a2fa:	9a05      	ldr	r2, [sp, #20]
 800a2fc:	464b      	mov	r3, r9
 800a2fe:	4442      	add	r2, r8
 800a300:	4631      	mov	r1, r6
 800a302:	4628      	mov	r0, r5
 800a304:	47b8      	blx	r7
 800a306:	3001      	adds	r0, #1
 800a308:	d1c1      	bne.n	800a28e <_printf_float+0x342>
 800a30a:	e680      	b.n	800a00e <_printf_float+0xc2>
 800a30c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a30e:	2a01      	cmp	r2, #1
 800a310:	dc01      	bgt.n	800a316 <_printf_float+0x3ca>
 800a312:	07db      	lsls	r3, r3, #31
 800a314:	d538      	bpl.n	800a388 <_printf_float+0x43c>
 800a316:	2301      	movs	r3, #1
 800a318:	4642      	mov	r2, r8
 800a31a:	4631      	mov	r1, r6
 800a31c:	4628      	mov	r0, r5
 800a31e:	47b8      	blx	r7
 800a320:	3001      	adds	r0, #1
 800a322:	f43f ae74 	beq.w	800a00e <_printf_float+0xc2>
 800a326:	ee18 3a10 	vmov	r3, s16
 800a32a:	4652      	mov	r2, sl
 800a32c:	4631      	mov	r1, r6
 800a32e:	4628      	mov	r0, r5
 800a330:	47b8      	blx	r7
 800a332:	3001      	adds	r0, #1
 800a334:	f43f ae6b 	beq.w	800a00e <_printf_float+0xc2>
 800a338:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a33c:	2200      	movs	r2, #0
 800a33e:	2300      	movs	r3, #0
 800a340:	f7f6 fbfa 	bl	8000b38 <__aeabi_dcmpeq>
 800a344:	b9d8      	cbnz	r0, 800a37e <_printf_float+0x432>
 800a346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a348:	f108 0201 	add.w	r2, r8, #1
 800a34c:	3b01      	subs	r3, #1
 800a34e:	4631      	mov	r1, r6
 800a350:	4628      	mov	r0, r5
 800a352:	47b8      	blx	r7
 800a354:	3001      	adds	r0, #1
 800a356:	d10e      	bne.n	800a376 <_printf_float+0x42a>
 800a358:	e659      	b.n	800a00e <_printf_float+0xc2>
 800a35a:	2301      	movs	r3, #1
 800a35c:	4652      	mov	r2, sl
 800a35e:	4631      	mov	r1, r6
 800a360:	4628      	mov	r0, r5
 800a362:	47b8      	blx	r7
 800a364:	3001      	adds	r0, #1
 800a366:	f43f ae52 	beq.w	800a00e <_printf_float+0xc2>
 800a36a:	f108 0801 	add.w	r8, r8, #1
 800a36e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a370:	3b01      	subs	r3, #1
 800a372:	4543      	cmp	r3, r8
 800a374:	dcf1      	bgt.n	800a35a <_printf_float+0x40e>
 800a376:	464b      	mov	r3, r9
 800a378:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a37c:	e6dc      	b.n	800a138 <_printf_float+0x1ec>
 800a37e:	f04f 0800 	mov.w	r8, #0
 800a382:	f104 0a1a 	add.w	sl, r4, #26
 800a386:	e7f2      	b.n	800a36e <_printf_float+0x422>
 800a388:	2301      	movs	r3, #1
 800a38a:	4642      	mov	r2, r8
 800a38c:	e7df      	b.n	800a34e <_printf_float+0x402>
 800a38e:	2301      	movs	r3, #1
 800a390:	464a      	mov	r2, r9
 800a392:	4631      	mov	r1, r6
 800a394:	4628      	mov	r0, r5
 800a396:	47b8      	blx	r7
 800a398:	3001      	adds	r0, #1
 800a39a:	f43f ae38 	beq.w	800a00e <_printf_float+0xc2>
 800a39e:	f108 0801 	add.w	r8, r8, #1
 800a3a2:	68e3      	ldr	r3, [r4, #12]
 800a3a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3a6:	1a5b      	subs	r3, r3, r1
 800a3a8:	4543      	cmp	r3, r8
 800a3aa:	dcf0      	bgt.n	800a38e <_printf_float+0x442>
 800a3ac:	e6fa      	b.n	800a1a4 <_printf_float+0x258>
 800a3ae:	f04f 0800 	mov.w	r8, #0
 800a3b2:	f104 0919 	add.w	r9, r4, #25
 800a3b6:	e7f4      	b.n	800a3a2 <_printf_float+0x456>

0800a3b8 <_printf_common>:
 800a3b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3bc:	4616      	mov	r6, r2
 800a3be:	4699      	mov	r9, r3
 800a3c0:	688a      	ldr	r2, [r1, #8]
 800a3c2:	690b      	ldr	r3, [r1, #16]
 800a3c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	bfb8      	it	lt
 800a3cc:	4613      	movlt	r3, r2
 800a3ce:	6033      	str	r3, [r6, #0]
 800a3d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a3d4:	4607      	mov	r7, r0
 800a3d6:	460c      	mov	r4, r1
 800a3d8:	b10a      	cbz	r2, 800a3de <_printf_common+0x26>
 800a3da:	3301      	adds	r3, #1
 800a3dc:	6033      	str	r3, [r6, #0]
 800a3de:	6823      	ldr	r3, [r4, #0]
 800a3e0:	0699      	lsls	r1, r3, #26
 800a3e2:	bf42      	ittt	mi
 800a3e4:	6833      	ldrmi	r3, [r6, #0]
 800a3e6:	3302      	addmi	r3, #2
 800a3e8:	6033      	strmi	r3, [r6, #0]
 800a3ea:	6825      	ldr	r5, [r4, #0]
 800a3ec:	f015 0506 	ands.w	r5, r5, #6
 800a3f0:	d106      	bne.n	800a400 <_printf_common+0x48>
 800a3f2:	f104 0a19 	add.w	sl, r4, #25
 800a3f6:	68e3      	ldr	r3, [r4, #12]
 800a3f8:	6832      	ldr	r2, [r6, #0]
 800a3fa:	1a9b      	subs	r3, r3, r2
 800a3fc:	42ab      	cmp	r3, r5
 800a3fe:	dc26      	bgt.n	800a44e <_printf_common+0x96>
 800a400:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a404:	1e13      	subs	r3, r2, #0
 800a406:	6822      	ldr	r2, [r4, #0]
 800a408:	bf18      	it	ne
 800a40a:	2301      	movne	r3, #1
 800a40c:	0692      	lsls	r2, r2, #26
 800a40e:	d42b      	bmi.n	800a468 <_printf_common+0xb0>
 800a410:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a414:	4649      	mov	r1, r9
 800a416:	4638      	mov	r0, r7
 800a418:	47c0      	blx	r8
 800a41a:	3001      	adds	r0, #1
 800a41c:	d01e      	beq.n	800a45c <_printf_common+0xa4>
 800a41e:	6823      	ldr	r3, [r4, #0]
 800a420:	68e5      	ldr	r5, [r4, #12]
 800a422:	6832      	ldr	r2, [r6, #0]
 800a424:	f003 0306 	and.w	r3, r3, #6
 800a428:	2b04      	cmp	r3, #4
 800a42a:	bf08      	it	eq
 800a42c:	1aad      	subeq	r5, r5, r2
 800a42e:	68a3      	ldr	r3, [r4, #8]
 800a430:	6922      	ldr	r2, [r4, #16]
 800a432:	bf0c      	ite	eq
 800a434:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a438:	2500      	movne	r5, #0
 800a43a:	4293      	cmp	r3, r2
 800a43c:	bfc4      	itt	gt
 800a43e:	1a9b      	subgt	r3, r3, r2
 800a440:	18ed      	addgt	r5, r5, r3
 800a442:	2600      	movs	r6, #0
 800a444:	341a      	adds	r4, #26
 800a446:	42b5      	cmp	r5, r6
 800a448:	d11a      	bne.n	800a480 <_printf_common+0xc8>
 800a44a:	2000      	movs	r0, #0
 800a44c:	e008      	b.n	800a460 <_printf_common+0xa8>
 800a44e:	2301      	movs	r3, #1
 800a450:	4652      	mov	r2, sl
 800a452:	4649      	mov	r1, r9
 800a454:	4638      	mov	r0, r7
 800a456:	47c0      	blx	r8
 800a458:	3001      	adds	r0, #1
 800a45a:	d103      	bne.n	800a464 <_printf_common+0xac>
 800a45c:	f04f 30ff 	mov.w	r0, #4294967295
 800a460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a464:	3501      	adds	r5, #1
 800a466:	e7c6      	b.n	800a3f6 <_printf_common+0x3e>
 800a468:	18e1      	adds	r1, r4, r3
 800a46a:	1c5a      	adds	r2, r3, #1
 800a46c:	2030      	movs	r0, #48	; 0x30
 800a46e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a472:	4422      	add	r2, r4
 800a474:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a478:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a47c:	3302      	adds	r3, #2
 800a47e:	e7c7      	b.n	800a410 <_printf_common+0x58>
 800a480:	2301      	movs	r3, #1
 800a482:	4622      	mov	r2, r4
 800a484:	4649      	mov	r1, r9
 800a486:	4638      	mov	r0, r7
 800a488:	47c0      	blx	r8
 800a48a:	3001      	adds	r0, #1
 800a48c:	d0e6      	beq.n	800a45c <_printf_common+0xa4>
 800a48e:	3601      	adds	r6, #1
 800a490:	e7d9      	b.n	800a446 <_printf_common+0x8e>
	...

0800a494 <_printf_i>:
 800a494:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a498:	7e0f      	ldrb	r7, [r1, #24]
 800a49a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a49c:	2f78      	cmp	r7, #120	; 0x78
 800a49e:	4691      	mov	r9, r2
 800a4a0:	4680      	mov	r8, r0
 800a4a2:	460c      	mov	r4, r1
 800a4a4:	469a      	mov	sl, r3
 800a4a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a4aa:	d807      	bhi.n	800a4bc <_printf_i+0x28>
 800a4ac:	2f62      	cmp	r7, #98	; 0x62
 800a4ae:	d80a      	bhi.n	800a4c6 <_printf_i+0x32>
 800a4b0:	2f00      	cmp	r7, #0
 800a4b2:	f000 80d8 	beq.w	800a666 <_printf_i+0x1d2>
 800a4b6:	2f58      	cmp	r7, #88	; 0x58
 800a4b8:	f000 80a3 	beq.w	800a602 <_printf_i+0x16e>
 800a4bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a4c4:	e03a      	b.n	800a53c <_printf_i+0xa8>
 800a4c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a4ca:	2b15      	cmp	r3, #21
 800a4cc:	d8f6      	bhi.n	800a4bc <_printf_i+0x28>
 800a4ce:	a101      	add	r1, pc, #4	; (adr r1, 800a4d4 <_printf_i+0x40>)
 800a4d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a4d4:	0800a52d 	.word	0x0800a52d
 800a4d8:	0800a541 	.word	0x0800a541
 800a4dc:	0800a4bd 	.word	0x0800a4bd
 800a4e0:	0800a4bd 	.word	0x0800a4bd
 800a4e4:	0800a4bd 	.word	0x0800a4bd
 800a4e8:	0800a4bd 	.word	0x0800a4bd
 800a4ec:	0800a541 	.word	0x0800a541
 800a4f0:	0800a4bd 	.word	0x0800a4bd
 800a4f4:	0800a4bd 	.word	0x0800a4bd
 800a4f8:	0800a4bd 	.word	0x0800a4bd
 800a4fc:	0800a4bd 	.word	0x0800a4bd
 800a500:	0800a64d 	.word	0x0800a64d
 800a504:	0800a571 	.word	0x0800a571
 800a508:	0800a62f 	.word	0x0800a62f
 800a50c:	0800a4bd 	.word	0x0800a4bd
 800a510:	0800a4bd 	.word	0x0800a4bd
 800a514:	0800a66f 	.word	0x0800a66f
 800a518:	0800a4bd 	.word	0x0800a4bd
 800a51c:	0800a571 	.word	0x0800a571
 800a520:	0800a4bd 	.word	0x0800a4bd
 800a524:	0800a4bd 	.word	0x0800a4bd
 800a528:	0800a637 	.word	0x0800a637
 800a52c:	682b      	ldr	r3, [r5, #0]
 800a52e:	1d1a      	adds	r2, r3, #4
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	602a      	str	r2, [r5, #0]
 800a534:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a538:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a53c:	2301      	movs	r3, #1
 800a53e:	e0a3      	b.n	800a688 <_printf_i+0x1f4>
 800a540:	6820      	ldr	r0, [r4, #0]
 800a542:	6829      	ldr	r1, [r5, #0]
 800a544:	0606      	lsls	r6, r0, #24
 800a546:	f101 0304 	add.w	r3, r1, #4
 800a54a:	d50a      	bpl.n	800a562 <_printf_i+0xce>
 800a54c:	680e      	ldr	r6, [r1, #0]
 800a54e:	602b      	str	r3, [r5, #0]
 800a550:	2e00      	cmp	r6, #0
 800a552:	da03      	bge.n	800a55c <_printf_i+0xc8>
 800a554:	232d      	movs	r3, #45	; 0x2d
 800a556:	4276      	negs	r6, r6
 800a558:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a55c:	485e      	ldr	r0, [pc, #376]	; (800a6d8 <_printf_i+0x244>)
 800a55e:	230a      	movs	r3, #10
 800a560:	e019      	b.n	800a596 <_printf_i+0x102>
 800a562:	680e      	ldr	r6, [r1, #0]
 800a564:	602b      	str	r3, [r5, #0]
 800a566:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a56a:	bf18      	it	ne
 800a56c:	b236      	sxthne	r6, r6
 800a56e:	e7ef      	b.n	800a550 <_printf_i+0xbc>
 800a570:	682b      	ldr	r3, [r5, #0]
 800a572:	6820      	ldr	r0, [r4, #0]
 800a574:	1d19      	adds	r1, r3, #4
 800a576:	6029      	str	r1, [r5, #0]
 800a578:	0601      	lsls	r1, r0, #24
 800a57a:	d501      	bpl.n	800a580 <_printf_i+0xec>
 800a57c:	681e      	ldr	r6, [r3, #0]
 800a57e:	e002      	b.n	800a586 <_printf_i+0xf2>
 800a580:	0646      	lsls	r6, r0, #25
 800a582:	d5fb      	bpl.n	800a57c <_printf_i+0xe8>
 800a584:	881e      	ldrh	r6, [r3, #0]
 800a586:	4854      	ldr	r0, [pc, #336]	; (800a6d8 <_printf_i+0x244>)
 800a588:	2f6f      	cmp	r7, #111	; 0x6f
 800a58a:	bf0c      	ite	eq
 800a58c:	2308      	moveq	r3, #8
 800a58e:	230a      	movne	r3, #10
 800a590:	2100      	movs	r1, #0
 800a592:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a596:	6865      	ldr	r5, [r4, #4]
 800a598:	60a5      	str	r5, [r4, #8]
 800a59a:	2d00      	cmp	r5, #0
 800a59c:	bfa2      	ittt	ge
 800a59e:	6821      	ldrge	r1, [r4, #0]
 800a5a0:	f021 0104 	bicge.w	r1, r1, #4
 800a5a4:	6021      	strge	r1, [r4, #0]
 800a5a6:	b90e      	cbnz	r6, 800a5ac <_printf_i+0x118>
 800a5a8:	2d00      	cmp	r5, #0
 800a5aa:	d04d      	beq.n	800a648 <_printf_i+0x1b4>
 800a5ac:	4615      	mov	r5, r2
 800a5ae:	fbb6 f1f3 	udiv	r1, r6, r3
 800a5b2:	fb03 6711 	mls	r7, r3, r1, r6
 800a5b6:	5dc7      	ldrb	r7, [r0, r7]
 800a5b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a5bc:	4637      	mov	r7, r6
 800a5be:	42bb      	cmp	r3, r7
 800a5c0:	460e      	mov	r6, r1
 800a5c2:	d9f4      	bls.n	800a5ae <_printf_i+0x11a>
 800a5c4:	2b08      	cmp	r3, #8
 800a5c6:	d10b      	bne.n	800a5e0 <_printf_i+0x14c>
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	07de      	lsls	r6, r3, #31
 800a5cc:	d508      	bpl.n	800a5e0 <_printf_i+0x14c>
 800a5ce:	6923      	ldr	r3, [r4, #16]
 800a5d0:	6861      	ldr	r1, [r4, #4]
 800a5d2:	4299      	cmp	r1, r3
 800a5d4:	bfde      	ittt	le
 800a5d6:	2330      	movle	r3, #48	; 0x30
 800a5d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a5dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a5e0:	1b52      	subs	r2, r2, r5
 800a5e2:	6122      	str	r2, [r4, #16]
 800a5e4:	f8cd a000 	str.w	sl, [sp]
 800a5e8:	464b      	mov	r3, r9
 800a5ea:	aa03      	add	r2, sp, #12
 800a5ec:	4621      	mov	r1, r4
 800a5ee:	4640      	mov	r0, r8
 800a5f0:	f7ff fee2 	bl	800a3b8 <_printf_common>
 800a5f4:	3001      	adds	r0, #1
 800a5f6:	d14c      	bne.n	800a692 <_printf_i+0x1fe>
 800a5f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a5fc:	b004      	add	sp, #16
 800a5fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a602:	4835      	ldr	r0, [pc, #212]	; (800a6d8 <_printf_i+0x244>)
 800a604:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a608:	6829      	ldr	r1, [r5, #0]
 800a60a:	6823      	ldr	r3, [r4, #0]
 800a60c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a610:	6029      	str	r1, [r5, #0]
 800a612:	061d      	lsls	r5, r3, #24
 800a614:	d514      	bpl.n	800a640 <_printf_i+0x1ac>
 800a616:	07df      	lsls	r7, r3, #31
 800a618:	bf44      	itt	mi
 800a61a:	f043 0320 	orrmi.w	r3, r3, #32
 800a61e:	6023      	strmi	r3, [r4, #0]
 800a620:	b91e      	cbnz	r6, 800a62a <_printf_i+0x196>
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	f023 0320 	bic.w	r3, r3, #32
 800a628:	6023      	str	r3, [r4, #0]
 800a62a:	2310      	movs	r3, #16
 800a62c:	e7b0      	b.n	800a590 <_printf_i+0xfc>
 800a62e:	6823      	ldr	r3, [r4, #0]
 800a630:	f043 0320 	orr.w	r3, r3, #32
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	2378      	movs	r3, #120	; 0x78
 800a638:	4828      	ldr	r0, [pc, #160]	; (800a6dc <_printf_i+0x248>)
 800a63a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a63e:	e7e3      	b.n	800a608 <_printf_i+0x174>
 800a640:	0659      	lsls	r1, r3, #25
 800a642:	bf48      	it	mi
 800a644:	b2b6      	uxthmi	r6, r6
 800a646:	e7e6      	b.n	800a616 <_printf_i+0x182>
 800a648:	4615      	mov	r5, r2
 800a64a:	e7bb      	b.n	800a5c4 <_printf_i+0x130>
 800a64c:	682b      	ldr	r3, [r5, #0]
 800a64e:	6826      	ldr	r6, [r4, #0]
 800a650:	6961      	ldr	r1, [r4, #20]
 800a652:	1d18      	adds	r0, r3, #4
 800a654:	6028      	str	r0, [r5, #0]
 800a656:	0635      	lsls	r5, r6, #24
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	d501      	bpl.n	800a660 <_printf_i+0x1cc>
 800a65c:	6019      	str	r1, [r3, #0]
 800a65e:	e002      	b.n	800a666 <_printf_i+0x1d2>
 800a660:	0670      	lsls	r0, r6, #25
 800a662:	d5fb      	bpl.n	800a65c <_printf_i+0x1c8>
 800a664:	8019      	strh	r1, [r3, #0]
 800a666:	2300      	movs	r3, #0
 800a668:	6123      	str	r3, [r4, #16]
 800a66a:	4615      	mov	r5, r2
 800a66c:	e7ba      	b.n	800a5e4 <_printf_i+0x150>
 800a66e:	682b      	ldr	r3, [r5, #0]
 800a670:	1d1a      	adds	r2, r3, #4
 800a672:	602a      	str	r2, [r5, #0]
 800a674:	681d      	ldr	r5, [r3, #0]
 800a676:	6862      	ldr	r2, [r4, #4]
 800a678:	2100      	movs	r1, #0
 800a67a:	4628      	mov	r0, r5
 800a67c:	f7f5 fde8 	bl	8000250 <memchr>
 800a680:	b108      	cbz	r0, 800a686 <_printf_i+0x1f2>
 800a682:	1b40      	subs	r0, r0, r5
 800a684:	6060      	str	r0, [r4, #4]
 800a686:	6863      	ldr	r3, [r4, #4]
 800a688:	6123      	str	r3, [r4, #16]
 800a68a:	2300      	movs	r3, #0
 800a68c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a690:	e7a8      	b.n	800a5e4 <_printf_i+0x150>
 800a692:	6923      	ldr	r3, [r4, #16]
 800a694:	462a      	mov	r2, r5
 800a696:	4649      	mov	r1, r9
 800a698:	4640      	mov	r0, r8
 800a69a:	47d0      	blx	sl
 800a69c:	3001      	adds	r0, #1
 800a69e:	d0ab      	beq.n	800a5f8 <_printf_i+0x164>
 800a6a0:	6823      	ldr	r3, [r4, #0]
 800a6a2:	079b      	lsls	r3, r3, #30
 800a6a4:	d413      	bmi.n	800a6ce <_printf_i+0x23a>
 800a6a6:	68e0      	ldr	r0, [r4, #12]
 800a6a8:	9b03      	ldr	r3, [sp, #12]
 800a6aa:	4298      	cmp	r0, r3
 800a6ac:	bfb8      	it	lt
 800a6ae:	4618      	movlt	r0, r3
 800a6b0:	e7a4      	b.n	800a5fc <_printf_i+0x168>
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	4632      	mov	r2, r6
 800a6b6:	4649      	mov	r1, r9
 800a6b8:	4640      	mov	r0, r8
 800a6ba:	47d0      	blx	sl
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d09b      	beq.n	800a5f8 <_printf_i+0x164>
 800a6c0:	3501      	adds	r5, #1
 800a6c2:	68e3      	ldr	r3, [r4, #12]
 800a6c4:	9903      	ldr	r1, [sp, #12]
 800a6c6:	1a5b      	subs	r3, r3, r1
 800a6c8:	42ab      	cmp	r3, r5
 800a6ca:	dcf2      	bgt.n	800a6b2 <_printf_i+0x21e>
 800a6cc:	e7eb      	b.n	800a6a6 <_printf_i+0x212>
 800a6ce:	2500      	movs	r5, #0
 800a6d0:	f104 0619 	add.w	r6, r4, #25
 800a6d4:	e7f5      	b.n	800a6c2 <_printf_i+0x22e>
 800a6d6:	bf00      	nop
 800a6d8:	0800e81a 	.word	0x0800e81a
 800a6dc:	0800e82b 	.word	0x0800e82b

0800a6e0 <sniprintf>:
 800a6e0:	b40c      	push	{r2, r3}
 800a6e2:	b530      	push	{r4, r5, lr}
 800a6e4:	4b17      	ldr	r3, [pc, #92]	; (800a744 <sniprintf+0x64>)
 800a6e6:	1e0c      	subs	r4, r1, #0
 800a6e8:	681d      	ldr	r5, [r3, #0]
 800a6ea:	b09d      	sub	sp, #116	; 0x74
 800a6ec:	da08      	bge.n	800a700 <sniprintf+0x20>
 800a6ee:	238b      	movs	r3, #139	; 0x8b
 800a6f0:	602b      	str	r3, [r5, #0]
 800a6f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f6:	b01d      	add	sp, #116	; 0x74
 800a6f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a6fc:	b002      	add	sp, #8
 800a6fe:	4770      	bx	lr
 800a700:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a704:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a708:	bf14      	ite	ne
 800a70a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a70e:	4623      	moveq	r3, r4
 800a710:	9304      	str	r3, [sp, #16]
 800a712:	9307      	str	r3, [sp, #28]
 800a714:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a718:	9002      	str	r0, [sp, #8]
 800a71a:	9006      	str	r0, [sp, #24]
 800a71c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a720:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a722:	ab21      	add	r3, sp, #132	; 0x84
 800a724:	a902      	add	r1, sp, #8
 800a726:	4628      	mov	r0, r5
 800a728:	9301      	str	r3, [sp, #4]
 800a72a:	f002 ff9d 	bl	800d668 <_svfiprintf_r>
 800a72e:	1c43      	adds	r3, r0, #1
 800a730:	bfbc      	itt	lt
 800a732:	238b      	movlt	r3, #139	; 0x8b
 800a734:	602b      	strlt	r3, [r5, #0]
 800a736:	2c00      	cmp	r4, #0
 800a738:	d0dd      	beq.n	800a6f6 <sniprintf+0x16>
 800a73a:	9b02      	ldr	r3, [sp, #8]
 800a73c:	2200      	movs	r2, #0
 800a73e:	701a      	strb	r2, [r3, #0]
 800a740:	e7d9      	b.n	800a6f6 <sniprintf+0x16>
 800a742:	bf00      	nop
 800a744:	20000014 	.word	0x20000014

0800a748 <siprintf>:
 800a748:	b40e      	push	{r1, r2, r3}
 800a74a:	b500      	push	{lr}
 800a74c:	b09c      	sub	sp, #112	; 0x70
 800a74e:	ab1d      	add	r3, sp, #116	; 0x74
 800a750:	9002      	str	r0, [sp, #8]
 800a752:	9006      	str	r0, [sp, #24]
 800a754:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a758:	4809      	ldr	r0, [pc, #36]	; (800a780 <siprintf+0x38>)
 800a75a:	9107      	str	r1, [sp, #28]
 800a75c:	9104      	str	r1, [sp, #16]
 800a75e:	4909      	ldr	r1, [pc, #36]	; (800a784 <siprintf+0x3c>)
 800a760:	f853 2b04 	ldr.w	r2, [r3], #4
 800a764:	9105      	str	r1, [sp, #20]
 800a766:	6800      	ldr	r0, [r0, #0]
 800a768:	9301      	str	r3, [sp, #4]
 800a76a:	a902      	add	r1, sp, #8
 800a76c:	f002 ff7c 	bl	800d668 <_svfiprintf_r>
 800a770:	9b02      	ldr	r3, [sp, #8]
 800a772:	2200      	movs	r2, #0
 800a774:	701a      	strb	r2, [r3, #0]
 800a776:	b01c      	add	sp, #112	; 0x70
 800a778:	f85d eb04 	ldr.w	lr, [sp], #4
 800a77c:	b003      	add	sp, #12
 800a77e:	4770      	bx	lr
 800a780:	20000014 	.word	0x20000014
 800a784:	ffff0208 	.word	0xffff0208

0800a788 <sulp>:
 800a788:	b570      	push	{r4, r5, r6, lr}
 800a78a:	4604      	mov	r4, r0
 800a78c:	460d      	mov	r5, r1
 800a78e:	ec45 4b10 	vmov	d0, r4, r5
 800a792:	4616      	mov	r6, r2
 800a794:	f002 fcc6 	bl	800d124 <__ulp>
 800a798:	ec51 0b10 	vmov	r0, r1, d0
 800a79c:	b17e      	cbz	r6, 800a7be <sulp+0x36>
 800a79e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a7a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	dd09      	ble.n	800a7be <sulp+0x36>
 800a7aa:	051b      	lsls	r3, r3, #20
 800a7ac:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a7b0:	2400      	movs	r4, #0
 800a7b2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a7b6:	4622      	mov	r2, r4
 800a7b8:	462b      	mov	r3, r5
 800a7ba:	f7f5 ff55 	bl	8000668 <__aeabi_dmul>
 800a7be:	bd70      	pop	{r4, r5, r6, pc}

0800a7c0 <_strtod_l>:
 800a7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c4:	ed2d 8b02 	vpush	{d8}
 800a7c8:	b09d      	sub	sp, #116	; 0x74
 800a7ca:	461f      	mov	r7, r3
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	9318      	str	r3, [sp, #96]	; 0x60
 800a7d0:	4ba2      	ldr	r3, [pc, #648]	; (800aa5c <_strtod_l+0x29c>)
 800a7d2:	9213      	str	r2, [sp, #76]	; 0x4c
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	9305      	str	r3, [sp, #20]
 800a7d8:	4604      	mov	r4, r0
 800a7da:	4618      	mov	r0, r3
 800a7dc:	4688      	mov	r8, r1
 800a7de:	f7f5 fd29 	bl	8000234 <strlen>
 800a7e2:	f04f 0a00 	mov.w	sl, #0
 800a7e6:	4605      	mov	r5, r0
 800a7e8:	f04f 0b00 	mov.w	fp, #0
 800a7ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a7f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a7f2:	781a      	ldrb	r2, [r3, #0]
 800a7f4:	2a2b      	cmp	r2, #43	; 0x2b
 800a7f6:	d04e      	beq.n	800a896 <_strtod_l+0xd6>
 800a7f8:	d83b      	bhi.n	800a872 <_strtod_l+0xb2>
 800a7fa:	2a0d      	cmp	r2, #13
 800a7fc:	d834      	bhi.n	800a868 <_strtod_l+0xa8>
 800a7fe:	2a08      	cmp	r2, #8
 800a800:	d834      	bhi.n	800a86c <_strtod_l+0xac>
 800a802:	2a00      	cmp	r2, #0
 800a804:	d03e      	beq.n	800a884 <_strtod_l+0xc4>
 800a806:	2300      	movs	r3, #0
 800a808:	930a      	str	r3, [sp, #40]	; 0x28
 800a80a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a80c:	7833      	ldrb	r3, [r6, #0]
 800a80e:	2b30      	cmp	r3, #48	; 0x30
 800a810:	f040 80b0 	bne.w	800a974 <_strtod_l+0x1b4>
 800a814:	7873      	ldrb	r3, [r6, #1]
 800a816:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a81a:	2b58      	cmp	r3, #88	; 0x58
 800a81c:	d168      	bne.n	800a8f0 <_strtod_l+0x130>
 800a81e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a820:	9301      	str	r3, [sp, #4]
 800a822:	ab18      	add	r3, sp, #96	; 0x60
 800a824:	9702      	str	r7, [sp, #8]
 800a826:	9300      	str	r3, [sp, #0]
 800a828:	4a8d      	ldr	r2, [pc, #564]	; (800aa60 <_strtod_l+0x2a0>)
 800a82a:	ab19      	add	r3, sp, #100	; 0x64
 800a82c:	a917      	add	r1, sp, #92	; 0x5c
 800a82e:	4620      	mov	r0, r4
 800a830:	f001 fdd2 	bl	800c3d8 <__gethex>
 800a834:	f010 0707 	ands.w	r7, r0, #7
 800a838:	4605      	mov	r5, r0
 800a83a:	d005      	beq.n	800a848 <_strtod_l+0x88>
 800a83c:	2f06      	cmp	r7, #6
 800a83e:	d12c      	bne.n	800a89a <_strtod_l+0xda>
 800a840:	3601      	adds	r6, #1
 800a842:	2300      	movs	r3, #0
 800a844:	9617      	str	r6, [sp, #92]	; 0x5c
 800a846:	930a      	str	r3, [sp, #40]	; 0x28
 800a848:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	f040 8590 	bne.w	800b370 <_strtod_l+0xbb0>
 800a850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a852:	b1eb      	cbz	r3, 800a890 <_strtod_l+0xd0>
 800a854:	4652      	mov	r2, sl
 800a856:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a85a:	ec43 2b10 	vmov	d0, r2, r3
 800a85e:	b01d      	add	sp, #116	; 0x74
 800a860:	ecbd 8b02 	vpop	{d8}
 800a864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a868:	2a20      	cmp	r2, #32
 800a86a:	d1cc      	bne.n	800a806 <_strtod_l+0x46>
 800a86c:	3301      	adds	r3, #1
 800a86e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a870:	e7be      	b.n	800a7f0 <_strtod_l+0x30>
 800a872:	2a2d      	cmp	r2, #45	; 0x2d
 800a874:	d1c7      	bne.n	800a806 <_strtod_l+0x46>
 800a876:	2201      	movs	r2, #1
 800a878:	920a      	str	r2, [sp, #40]	; 0x28
 800a87a:	1c5a      	adds	r2, r3, #1
 800a87c:	9217      	str	r2, [sp, #92]	; 0x5c
 800a87e:	785b      	ldrb	r3, [r3, #1]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d1c2      	bne.n	800a80a <_strtod_l+0x4a>
 800a884:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a886:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	f040 856e 	bne.w	800b36c <_strtod_l+0xbac>
 800a890:	4652      	mov	r2, sl
 800a892:	465b      	mov	r3, fp
 800a894:	e7e1      	b.n	800a85a <_strtod_l+0x9a>
 800a896:	2200      	movs	r2, #0
 800a898:	e7ee      	b.n	800a878 <_strtod_l+0xb8>
 800a89a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a89c:	b13a      	cbz	r2, 800a8ae <_strtod_l+0xee>
 800a89e:	2135      	movs	r1, #53	; 0x35
 800a8a0:	a81a      	add	r0, sp, #104	; 0x68
 800a8a2:	f002 fd4a 	bl	800d33a <__copybits>
 800a8a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a8a8:	4620      	mov	r0, r4
 800a8aa:	f002 f909 	bl	800cac0 <_Bfree>
 800a8ae:	3f01      	subs	r7, #1
 800a8b0:	2f04      	cmp	r7, #4
 800a8b2:	d806      	bhi.n	800a8c2 <_strtod_l+0x102>
 800a8b4:	e8df f007 	tbb	[pc, r7]
 800a8b8:	1714030a 	.word	0x1714030a
 800a8bc:	0a          	.byte	0x0a
 800a8bd:	00          	.byte	0x00
 800a8be:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800a8c2:	0728      	lsls	r0, r5, #28
 800a8c4:	d5c0      	bpl.n	800a848 <_strtod_l+0x88>
 800a8c6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a8ca:	e7bd      	b.n	800a848 <_strtod_l+0x88>
 800a8cc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800a8d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a8d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a8d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a8da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a8de:	e7f0      	b.n	800a8c2 <_strtod_l+0x102>
 800a8e0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800aa64 <_strtod_l+0x2a4>
 800a8e4:	e7ed      	b.n	800a8c2 <_strtod_l+0x102>
 800a8e6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a8ea:	f04f 3aff 	mov.w	sl, #4294967295
 800a8ee:	e7e8      	b.n	800a8c2 <_strtod_l+0x102>
 800a8f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a8f2:	1c5a      	adds	r2, r3, #1
 800a8f4:	9217      	str	r2, [sp, #92]	; 0x5c
 800a8f6:	785b      	ldrb	r3, [r3, #1]
 800a8f8:	2b30      	cmp	r3, #48	; 0x30
 800a8fa:	d0f9      	beq.n	800a8f0 <_strtod_l+0x130>
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d0a3      	beq.n	800a848 <_strtod_l+0x88>
 800a900:	2301      	movs	r3, #1
 800a902:	f04f 0900 	mov.w	r9, #0
 800a906:	9304      	str	r3, [sp, #16]
 800a908:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a90a:	9308      	str	r3, [sp, #32]
 800a90c:	f8cd 901c 	str.w	r9, [sp, #28]
 800a910:	464f      	mov	r7, r9
 800a912:	220a      	movs	r2, #10
 800a914:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a916:	7806      	ldrb	r6, [r0, #0]
 800a918:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a91c:	b2d9      	uxtb	r1, r3
 800a91e:	2909      	cmp	r1, #9
 800a920:	d92a      	bls.n	800a978 <_strtod_l+0x1b8>
 800a922:	9905      	ldr	r1, [sp, #20]
 800a924:	462a      	mov	r2, r5
 800a926:	f003 f913 	bl	800db50 <strncmp>
 800a92a:	b398      	cbz	r0, 800a994 <_strtod_l+0x1d4>
 800a92c:	2000      	movs	r0, #0
 800a92e:	4632      	mov	r2, r6
 800a930:	463d      	mov	r5, r7
 800a932:	9005      	str	r0, [sp, #20]
 800a934:	4603      	mov	r3, r0
 800a936:	2a65      	cmp	r2, #101	; 0x65
 800a938:	d001      	beq.n	800a93e <_strtod_l+0x17e>
 800a93a:	2a45      	cmp	r2, #69	; 0x45
 800a93c:	d118      	bne.n	800a970 <_strtod_l+0x1b0>
 800a93e:	b91d      	cbnz	r5, 800a948 <_strtod_l+0x188>
 800a940:	9a04      	ldr	r2, [sp, #16]
 800a942:	4302      	orrs	r2, r0
 800a944:	d09e      	beq.n	800a884 <_strtod_l+0xc4>
 800a946:	2500      	movs	r5, #0
 800a948:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800a94c:	f108 0201 	add.w	r2, r8, #1
 800a950:	9217      	str	r2, [sp, #92]	; 0x5c
 800a952:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a956:	2a2b      	cmp	r2, #43	; 0x2b
 800a958:	d075      	beq.n	800aa46 <_strtod_l+0x286>
 800a95a:	2a2d      	cmp	r2, #45	; 0x2d
 800a95c:	d07b      	beq.n	800aa56 <_strtod_l+0x296>
 800a95e:	f04f 0c00 	mov.w	ip, #0
 800a962:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a966:	2909      	cmp	r1, #9
 800a968:	f240 8082 	bls.w	800aa70 <_strtod_l+0x2b0>
 800a96c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a970:	2600      	movs	r6, #0
 800a972:	e09d      	b.n	800aab0 <_strtod_l+0x2f0>
 800a974:	2300      	movs	r3, #0
 800a976:	e7c4      	b.n	800a902 <_strtod_l+0x142>
 800a978:	2f08      	cmp	r7, #8
 800a97a:	bfd8      	it	le
 800a97c:	9907      	ldrle	r1, [sp, #28]
 800a97e:	f100 0001 	add.w	r0, r0, #1
 800a982:	bfda      	itte	le
 800a984:	fb02 3301 	mlale	r3, r2, r1, r3
 800a988:	9307      	strle	r3, [sp, #28]
 800a98a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a98e:	3701      	adds	r7, #1
 800a990:	9017      	str	r0, [sp, #92]	; 0x5c
 800a992:	e7bf      	b.n	800a914 <_strtod_l+0x154>
 800a994:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a996:	195a      	adds	r2, r3, r5
 800a998:	9217      	str	r2, [sp, #92]	; 0x5c
 800a99a:	5d5a      	ldrb	r2, [r3, r5]
 800a99c:	2f00      	cmp	r7, #0
 800a99e:	d037      	beq.n	800aa10 <_strtod_l+0x250>
 800a9a0:	9005      	str	r0, [sp, #20]
 800a9a2:	463d      	mov	r5, r7
 800a9a4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a9a8:	2b09      	cmp	r3, #9
 800a9aa:	d912      	bls.n	800a9d2 <_strtod_l+0x212>
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	e7c2      	b.n	800a936 <_strtod_l+0x176>
 800a9b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a9b2:	1c5a      	adds	r2, r3, #1
 800a9b4:	9217      	str	r2, [sp, #92]	; 0x5c
 800a9b6:	785a      	ldrb	r2, [r3, #1]
 800a9b8:	3001      	adds	r0, #1
 800a9ba:	2a30      	cmp	r2, #48	; 0x30
 800a9bc:	d0f8      	beq.n	800a9b0 <_strtod_l+0x1f0>
 800a9be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a9c2:	2b08      	cmp	r3, #8
 800a9c4:	f200 84d9 	bhi.w	800b37a <_strtod_l+0xbba>
 800a9c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a9ca:	9005      	str	r0, [sp, #20]
 800a9cc:	2000      	movs	r0, #0
 800a9ce:	9308      	str	r3, [sp, #32]
 800a9d0:	4605      	mov	r5, r0
 800a9d2:	3a30      	subs	r2, #48	; 0x30
 800a9d4:	f100 0301 	add.w	r3, r0, #1
 800a9d8:	d014      	beq.n	800aa04 <_strtod_l+0x244>
 800a9da:	9905      	ldr	r1, [sp, #20]
 800a9dc:	4419      	add	r1, r3
 800a9de:	9105      	str	r1, [sp, #20]
 800a9e0:	462b      	mov	r3, r5
 800a9e2:	eb00 0e05 	add.w	lr, r0, r5
 800a9e6:	210a      	movs	r1, #10
 800a9e8:	4573      	cmp	r3, lr
 800a9ea:	d113      	bne.n	800aa14 <_strtod_l+0x254>
 800a9ec:	182b      	adds	r3, r5, r0
 800a9ee:	2b08      	cmp	r3, #8
 800a9f0:	f105 0501 	add.w	r5, r5, #1
 800a9f4:	4405      	add	r5, r0
 800a9f6:	dc1c      	bgt.n	800aa32 <_strtod_l+0x272>
 800a9f8:	9907      	ldr	r1, [sp, #28]
 800a9fa:	230a      	movs	r3, #10
 800a9fc:	fb03 2301 	mla	r3, r3, r1, r2
 800aa00:	9307      	str	r3, [sp, #28]
 800aa02:	2300      	movs	r3, #0
 800aa04:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aa06:	1c51      	adds	r1, r2, #1
 800aa08:	9117      	str	r1, [sp, #92]	; 0x5c
 800aa0a:	7852      	ldrb	r2, [r2, #1]
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	e7c9      	b.n	800a9a4 <_strtod_l+0x1e4>
 800aa10:	4638      	mov	r0, r7
 800aa12:	e7d2      	b.n	800a9ba <_strtod_l+0x1fa>
 800aa14:	2b08      	cmp	r3, #8
 800aa16:	dc04      	bgt.n	800aa22 <_strtod_l+0x262>
 800aa18:	9e07      	ldr	r6, [sp, #28]
 800aa1a:	434e      	muls	r6, r1
 800aa1c:	9607      	str	r6, [sp, #28]
 800aa1e:	3301      	adds	r3, #1
 800aa20:	e7e2      	b.n	800a9e8 <_strtod_l+0x228>
 800aa22:	f103 0c01 	add.w	ip, r3, #1
 800aa26:	f1bc 0f10 	cmp.w	ip, #16
 800aa2a:	bfd8      	it	le
 800aa2c:	fb01 f909 	mulle.w	r9, r1, r9
 800aa30:	e7f5      	b.n	800aa1e <_strtod_l+0x25e>
 800aa32:	2d10      	cmp	r5, #16
 800aa34:	bfdc      	itt	le
 800aa36:	230a      	movle	r3, #10
 800aa38:	fb03 2909 	mlale	r9, r3, r9, r2
 800aa3c:	e7e1      	b.n	800aa02 <_strtod_l+0x242>
 800aa3e:	2300      	movs	r3, #0
 800aa40:	9305      	str	r3, [sp, #20]
 800aa42:	2301      	movs	r3, #1
 800aa44:	e77c      	b.n	800a940 <_strtod_l+0x180>
 800aa46:	f04f 0c00 	mov.w	ip, #0
 800aa4a:	f108 0202 	add.w	r2, r8, #2
 800aa4e:	9217      	str	r2, [sp, #92]	; 0x5c
 800aa50:	f898 2002 	ldrb.w	r2, [r8, #2]
 800aa54:	e785      	b.n	800a962 <_strtod_l+0x1a2>
 800aa56:	f04f 0c01 	mov.w	ip, #1
 800aa5a:	e7f6      	b.n	800aa4a <_strtod_l+0x28a>
 800aa5c:	0800eb20 	.word	0x0800eb20
 800aa60:	0800e83c 	.word	0x0800e83c
 800aa64:	7ff00000 	.word	0x7ff00000
 800aa68:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aa6a:	1c51      	adds	r1, r2, #1
 800aa6c:	9117      	str	r1, [sp, #92]	; 0x5c
 800aa6e:	7852      	ldrb	r2, [r2, #1]
 800aa70:	2a30      	cmp	r2, #48	; 0x30
 800aa72:	d0f9      	beq.n	800aa68 <_strtod_l+0x2a8>
 800aa74:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800aa78:	2908      	cmp	r1, #8
 800aa7a:	f63f af79 	bhi.w	800a970 <_strtod_l+0x1b0>
 800aa7e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800aa82:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aa84:	9206      	str	r2, [sp, #24]
 800aa86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aa88:	1c51      	adds	r1, r2, #1
 800aa8a:	9117      	str	r1, [sp, #92]	; 0x5c
 800aa8c:	7852      	ldrb	r2, [r2, #1]
 800aa8e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800aa92:	2e09      	cmp	r6, #9
 800aa94:	d937      	bls.n	800ab06 <_strtod_l+0x346>
 800aa96:	9e06      	ldr	r6, [sp, #24]
 800aa98:	1b89      	subs	r1, r1, r6
 800aa9a:	2908      	cmp	r1, #8
 800aa9c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800aaa0:	dc02      	bgt.n	800aaa8 <_strtod_l+0x2e8>
 800aaa2:	4576      	cmp	r6, lr
 800aaa4:	bfa8      	it	ge
 800aaa6:	4676      	movge	r6, lr
 800aaa8:	f1bc 0f00 	cmp.w	ip, #0
 800aaac:	d000      	beq.n	800aab0 <_strtod_l+0x2f0>
 800aaae:	4276      	negs	r6, r6
 800aab0:	2d00      	cmp	r5, #0
 800aab2:	d14d      	bne.n	800ab50 <_strtod_l+0x390>
 800aab4:	9904      	ldr	r1, [sp, #16]
 800aab6:	4301      	orrs	r1, r0
 800aab8:	f47f aec6 	bne.w	800a848 <_strtod_l+0x88>
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	f47f aee1 	bne.w	800a884 <_strtod_l+0xc4>
 800aac2:	2a69      	cmp	r2, #105	; 0x69
 800aac4:	d027      	beq.n	800ab16 <_strtod_l+0x356>
 800aac6:	dc24      	bgt.n	800ab12 <_strtod_l+0x352>
 800aac8:	2a49      	cmp	r2, #73	; 0x49
 800aaca:	d024      	beq.n	800ab16 <_strtod_l+0x356>
 800aacc:	2a4e      	cmp	r2, #78	; 0x4e
 800aace:	f47f aed9 	bne.w	800a884 <_strtod_l+0xc4>
 800aad2:	499f      	ldr	r1, [pc, #636]	; (800ad50 <_strtod_l+0x590>)
 800aad4:	a817      	add	r0, sp, #92	; 0x5c
 800aad6:	f001 fed7 	bl	800c888 <__match>
 800aada:	2800      	cmp	r0, #0
 800aadc:	f43f aed2 	beq.w	800a884 <_strtod_l+0xc4>
 800aae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	2b28      	cmp	r3, #40	; 0x28
 800aae6:	d12d      	bne.n	800ab44 <_strtod_l+0x384>
 800aae8:	499a      	ldr	r1, [pc, #616]	; (800ad54 <_strtod_l+0x594>)
 800aaea:	aa1a      	add	r2, sp, #104	; 0x68
 800aaec:	a817      	add	r0, sp, #92	; 0x5c
 800aaee:	f001 fedf 	bl	800c8b0 <__hexnan>
 800aaf2:	2805      	cmp	r0, #5
 800aaf4:	d126      	bne.n	800ab44 <_strtod_l+0x384>
 800aaf6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aaf8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800aafc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ab00:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ab04:	e6a0      	b.n	800a848 <_strtod_l+0x88>
 800ab06:	210a      	movs	r1, #10
 800ab08:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ab0c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ab10:	e7b9      	b.n	800aa86 <_strtod_l+0x2c6>
 800ab12:	2a6e      	cmp	r2, #110	; 0x6e
 800ab14:	e7db      	b.n	800aace <_strtod_l+0x30e>
 800ab16:	4990      	ldr	r1, [pc, #576]	; (800ad58 <_strtod_l+0x598>)
 800ab18:	a817      	add	r0, sp, #92	; 0x5c
 800ab1a:	f001 feb5 	bl	800c888 <__match>
 800ab1e:	2800      	cmp	r0, #0
 800ab20:	f43f aeb0 	beq.w	800a884 <_strtod_l+0xc4>
 800ab24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab26:	498d      	ldr	r1, [pc, #564]	; (800ad5c <_strtod_l+0x59c>)
 800ab28:	3b01      	subs	r3, #1
 800ab2a:	a817      	add	r0, sp, #92	; 0x5c
 800ab2c:	9317      	str	r3, [sp, #92]	; 0x5c
 800ab2e:	f001 feab 	bl	800c888 <__match>
 800ab32:	b910      	cbnz	r0, 800ab3a <_strtod_l+0x37a>
 800ab34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab36:	3301      	adds	r3, #1
 800ab38:	9317      	str	r3, [sp, #92]	; 0x5c
 800ab3a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800ad6c <_strtod_l+0x5ac>
 800ab3e:	f04f 0a00 	mov.w	sl, #0
 800ab42:	e681      	b.n	800a848 <_strtod_l+0x88>
 800ab44:	4886      	ldr	r0, [pc, #536]	; (800ad60 <_strtod_l+0x5a0>)
 800ab46:	f002 ffeb 	bl	800db20 <nan>
 800ab4a:	ec5b ab10 	vmov	sl, fp, d0
 800ab4e:	e67b      	b.n	800a848 <_strtod_l+0x88>
 800ab50:	9b05      	ldr	r3, [sp, #20]
 800ab52:	9807      	ldr	r0, [sp, #28]
 800ab54:	1af3      	subs	r3, r6, r3
 800ab56:	2f00      	cmp	r7, #0
 800ab58:	bf08      	it	eq
 800ab5a:	462f      	moveq	r7, r5
 800ab5c:	2d10      	cmp	r5, #16
 800ab5e:	9306      	str	r3, [sp, #24]
 800ab60:	46a8      	mov	r8, r5
 800ab62:	bfa8      	it	ge
 800ab64:	f04f 0810 	movge.w	r8, #16
 800ab68:	f7f5 fd04 	bl	8000574 <__aeabi_ui2d>
 800ab6c:	2d09      	cmp	r5, #9
 800ab6e:	4682      	mov	sl, r0
 800ab70:	468b      	mov	fp, r1
 800ab72:	dd13      	ble.n	800ab9c <_strtod_l+0x3dc>
 800ab74:	4b7b      	ldr	r3, [pc, #492]	; (800ad64 <_strtod_l+0x5a4>)
 800ab76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ab7a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ab7e:	f7f5 fd73 	bl	8000668 <__aeabi_dmul>
 800ab82:	4682      	mov	sl, r0
 800ab84:	4648      	mov	r0, r9
 800ab86:	468b      	mov	fp, r1
 800ab88:	f7f5 fcf4 	bl	8000574 <__aeabi_ui2d>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	460b      	mov	r3, r1
 800ab90:	4650      	mov	r0, sl
 800ab92:	4659      	mov	r1, fp
 800ab94:	f7f5 fbb2 	bl	80002fc <__adddf3>
 800ab98:	4682      	mov	sl, r0
 800ab9a:	468b      	mov	fp, r1
 800ab9c:	2d0f      	cmp	r5, #15
 800ab9e:	dc38      	bgt.n	800ac12 <_strtod_l+0x452>
 800aba0:	9b06      	ldr	r3, [sp, #24]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	f43f ae50 	beq.w	800a848 <_strtod_l+0x88>
 800aba8:	dd24      	ble.n	800abf4 <_strtod_l+0x434>
 800abaa:	2b16      	cmp	r3, #22
 800abac:	dc0b      	bgt.n	800abc6 <_strtod_l+0x406>
 800abae:	496d      	ldr	r1, [pc, #436]	; (800ad64 <_strtod_l+0x5a4>)
 800abb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800abb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abb8:	4652      	mov	r2, sl
 800abba:	465b      	mov	r3, fp
 800abbc:	f7f5 fd54 	bl	8000668 <__aeabi_dmul>
 800abc0:	4682      	mov	sl, r0
 800abc2:	468b      	mov	fp, r1
 800abc4:	e640      	b.n	800a848 <_strtod_l+0x88>
 800abc6:	9a06      	ldr	r2, [sp, #24]
 800abc8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800abcc:	4293      	cmp	r3, r2
 800abce:	db20      	blt.n	800ac12 <_strtod_l+0x452>
 800abd0:	4c64      	ldr	r4, [pc, #400]	; (800ad64 <_strtod_l+0x5a4>)
 800abd2:	f1c5 050f 	rsb	r5, r5, #15
 800abd6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800abda:	4652      	mov	r2, sl
 800abdc:	465b      	mov	r3, fp
 800abde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abe2:	f7f5 fd41 	bl	8000668 <__aeabi_dmul>
 800abe6:	9b06      	ldr	r3, [sp, #24]
 800abe8:	1b5d      	subs	r5, r3, r5
 800abea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800abee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800abf2:	e7e3      	b.n	800abbc <_strtod_l+0x3fc>
 800abf4:	9b06      	ldr	r3, [sp, #24]
 800abf6:	3316      	adds	r3, #22
 800abf8:	db0b      	blt.n	800ac12 <_strtod_l+0x452>
 800abfa:	9b05      	ldr	r3, [sp, #20]
 800abfc:	1b9e      	subs	r6, r3, r6
 800abfe:	4b59      	ldr	r3, [pc, #356]	; (800ad64 <_strtod_l+0x5a4>)
 800ac00:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ac04:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ac08:	4650      	mov	r0, sl
 800ac0a:	4659      	mov	r1, fp
 800ac0c:	f7f5 fe56 	bl	80008bc <__aeabi_ddiv>
 800ac10:	e7d6      	b.n	800abc0 <_strtod_l+0x400>
 800ac12:	9b06      	ldr	r3, [sp, #24]
 800ac14:	eba5 0808 	sub.w	r8, r5, r8
 800ac18:	4498      	add	r8, r3
 800ac1a:	f1b8 0f00 	cmp.w	r8, #0
 800ac1e:	dd74      	ble.n	800ad0a <_strtod_l+0x54a>
 800ac20:	f018 030f 	ands.w	r3, r8, #15
 800ac24:	d00a      	beq.n	800ac3c <_strtod_l+0x47c>
 800ac26:	494f      	ldr	r1, [pc, #316]	; (800ad64 <_strtod_l+0x5a4>)
 800ac28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac2c:	4652      	mov	r2, sl
 800ac2e:	465b      	mov	r3, fp
 800ac30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac34:	f7f5 fd18 	bl	8000668 <__aeabi_dmul>
 800ac38:	4682      	mov	sl, r0
 800ac3a:	468b      	mov	fp, r1
 800ac3c:	f038 080f 	bics.w	r8, r8, #15
 800ac40:	d04f      	beq.n	800ace2 <_strtod_l+0x522>
 800ac42:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ac46:	dd22      	ble.n	800ac8e <_strtod_l+0x4ce>
 800ac48:	2500      	movs	r5, #0
 800ac4a:	462e      	mov	r6, r5
 800ac4c:	9507      	str	r5, [sp, #28]
 800ac4e:	9505      	str	r5, [sp, #20]
 800ac50:	2322      	movs	r3, #34	; 0x22
 800ac52:	f8df b118 	ldr.w	fp, [pc, #280]	; 800ad6c <_strtod_l+0x5ac>
 800ac56:	6023      	str	r3, [r4, #0]
 800ac58:	f04f 0a00 	mov.w	sl, #0
 800ac5c:	9b07      	ldr	r3, [sp, #28]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	f43f adf2 	beq.w	800a848 <_strtod_l+0x88>
 800ac64:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ac66:	4620      	mov	r0, r4
 800ac68:	f001 ff2a 	bl	800cac0 <_Bfree>
 800ac6c:	9905      	ldr	r1, [sp, #20]
 800ac6e:	4620      	mov	r0, r4
 800ac70:	f001 ff26 	bl	800cac0 <_Bfree>
 800ac74:	4631      	mov	r1, r6
 800ac76:	4620      	mov	r0, r4
 800ac78:	f001 ff22 	bl	800cac0 <_Bfree>
 800ac7c:	9907      	ldr	r1, [sp, #28]
 800ac7e:	4620      	mov	r0, r4
 800ac80:	f001 ff1e 	bl	800cac0 <_Bfree>
 800ac84:	4629      	mov	r1, r5
 800ac86:	4620      	mov	r0, r4
 800ac88:	f001 ff1a 	bl	800cac0 <_Bfree>
 800ac8c:	e5dc      	b.n	800a848 <_strtod_l+0x88>
 800ac8e:	4b36      	ldr	r3, [pc, #216]	; (800ad68 <_strtod_l+0x5a8>)
 800ac90:	9304      	str	r3, [sp, #16]
 800ac92:	2300      	movs	r3, #0
 800ac94:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ac98:	4650      	mov	r0, sl
 800ac9a:	4659      	mov	r1, fp
 800ac9c:	4699      	mov	r9, r3
 800ac9e:	f1b8 0f01 	cmp.w	r8, #1
 800aca2:	dc21      	bgt.n	800ace8 <_strtod_l+0x528>
 800aca4:	b10b      	cbz	r3, 800acaa <_strtod_l+0x4ea>
 800aca6:	4682      	mov	sl, r0
 800aca8:	468b      	mov	fp, r1
 800acaa:	4b2f      	ldr	r3, [pc, #188]	; (800ad68 <_strtod_l+0x5a8>)
 800acac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800acb0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800acb4:	4652      	mov	r2, sl
 800acb6:	465b      	mov	r3, fp
 800acb8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800acbc:	f7f5 fcd4 	bl	8000668 <__aeabi_dmul>
 800acc0:	4b2a      	ldr	r3, [pc, #168]	; (800ad6c <_strtod_l+0x5ac>)
 800acc2:	460a      	mov	r2, r1
 800acc4:	400b      	ands	r3, r1
 800acc6:	492a      	ldr	r1, [pc, #168]	; (800ad70 <_strtod_l+0x5b0>)
 800acc8:	428b      	cmp	r3, r1
 800acca:	4682      	mov	sl, r0
 800accc:	d8bc      	bhi.n	800ac48 <_strtod_l+0x488>
 800acce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800acd2:	428b      	cmp	r3, r1
 800acd4:	bf86      	itte	hi
 800acd6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800ad74 <_strtod_l+0x5b4>
 800acda:	f04f 3aff 	movhi.w	sl, #4294967295
 800acde:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ace2:	2300      	movs	r3, #0
 800ace4:	9304      	str	r3, [sp, #16]
 800ace6:	e084      	b.n	800adf2 <_strtod_l+0x632>
 800ace8:	f018 0f01 	tst.w	r8, #1
 800acec:	d005      	beq.n	800acfa <_strtod_l+0x53a>
 800acee:	9b04      	ldr	r3, [sp, #16]
 800acf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf4:	f7f5 fcb8 	bl	8000668 <__aeabi_dmul>
 800acf8:	2301      	movs	r3, #1
 800acfa:	9a04      	ldr	r2, [sp, #16]
 800acfc:	3208      	adds	r2, #8
 800acfe:	f109 0901 	add.w	r9, r9, #1
 800ad02:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ad06:	9204      	str	r2, [sp, #16]
 800ad08:	e7c9      	b.n	800ac9e <_strtod_l+0x4de>
 800ad0a:	d0ea      	beq.n	800ace2 <_strtod_l+0x522>
 800ad0c:	f1c8 0800 	rsb	r8, r8, #0
 800ad10:	f018 020f 	ands.w	r2, r8, #15
 800ad14:	d00a      	beq.n	800ad2c <_strtod_l+0x56c>
 800ad16:	4b13      	ldr	r3, [pc, #76]	; (800ad64 <_strtod_l+0x5a4>)
 800ad18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad1c:	4650      	mov	r0, sl
 800ad1e:	4659      	mov	r1, fp
 800ad20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad24:	f7f5 fdca 	bl	80008bc <__aeabi_ddiv>
 800ad28:	4682      	mov	sl, r0
 800ad2a:	468b      	mov	fp, r1
 800ad2c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ad30:	d0d7      	beq.n	800ace2 <_strtod_l+0x522>
 800ad32:	f1b8 0f1f 	cmp.w	r8, #31
 800ad36:	dd1f      	ble.n	800ad78 <_strtod_l+0x5b8>
 800ad38:	2500      	movs	r5, #0
 800ad3a:	462e      	mov	r6, r5
 800ad3c:	9507      	str	r5, [sp, #28]
 800ad3e:	9505      	str	r5, [sp, #20]
 800ad40:	2322      	movs	r3, #34	; 0x22
 800ad42:	f04f 0a00 	mov.w	sl, #0
 800ad46:	f04f 0b00 	mov.w	fp, #0
 800ad4a:	6023      	str	r3, [r4, #0]
 800ad4c:	e786      	b.n	800ac5c <_strtod_l+0x49c>
 800ad4e:	bf00      	nop
 800ad50:	0800e815 	.word	0x0800e815
 800ad54:	0800e850 	.word	0x0800e850
 800ad58:	0800e80d 	.word	0x0800e80d
 800ad5c:	0800ea44 	.word	0x0800ea44
 800ad60:	0800e93f 	.word	0x0800e93f
 800ad64:	0800ebb8 	.word	0x0800ebb8
 800ad68:	0800eb90 	.word	0x0800eb90
 800ad6c:	7ff00000 	.word	0x7ff00000
 800ad70:	7ca00000 	.word	0x7ca00000
 800ad74:	7fefffff 	.word	0x7fefffff
 800ad78:	f018 0310 	ands.w	r3, r8, #16
 800ad7c:	bf18      	it	ne
 800ad7e:	236a      	movne	r3, #106	; 0x6a
 800ad80:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b130 <_strtod_l+0x970>
 800ad84:	9304      	str	r3, [sp, #16]
 800ad86:	4650      	mov	r0, sl
 800ad88:	4659      	mov	r1, fp
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	f018 0f01 	tst.w	r8, #1
 800ad90:	d004      	beq.n	800ad9c <_strtod_l+0x5dc>
 800ad92:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ad96:	f7f5 fc67 	bl	8000668 <__aeabi_dmul>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ada0:	f109 0908 	add.w	r9, r9, #8
 800ada4:	d1f2      	bne.n	800ad8c <_strtod_l+0x5cc>
 800ada6:	b10b      	cbz	r3, 800adac <_strtod_l+0x5ec>
 800ada8:	4682      	mov	sl, r0
 800adaa:	468b      	mov	fp, r1
 800adac:	9b04      	ldr	r3, [sp, #16]
 800adae:	b1c3      	cbz	r3, 800ade2 <_strtod_l+0x622>
 800adb0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800adb4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800adb8:	2b00      	cmp	r3, #0
 800adba:	4659      	mov	r1, fp
 800adbc:	dd11      	ble.n	800ade2 <_strtod_l+0x622>
 800adbe:	2b1f      	cmp	r3, #31
 800adc0:	f340 8124 	ble.w	800b00c <_strtod_l+0x84c>
 800adc4:	2b34      	cmp	r3, #52	; 0x34
 800adc6:	bfde      	ittt	le
 800adc8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800adcc:	f04f 33ff 	movle.w	r3, #4294967295
 800add0:	fa03 f202 	lslle.w	r2, r3, r2
 800add4:	f04f 0a00 	mov.w	sl, #0
 800add8:	bfcc      	ite	gt
 800adda:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800adde:	ea02 0b01 	andle.w	fp, r2, r1
 800ade2:	2200      	movs	r2, #0
 800ade4:	2300      	movs	r3, #0
 800ade6:	4650      	mov	r0, sl
 800ade8:	4659      	mov	r1, fp
 800adea:	f7f5 fea5 	bl	8000b38 <__aeabi_dcmpeq>
 800adee:	2800      	cmp	r0, #0
 800adf0:	d1a2      	bne.n	800ad38 <_strtod_l+0x578>
 800adf2:	9b07      	ldr	r3, [sp, #28]
 800adf4:	9300      	str	r3, [sp, #0]
 800adf6:	9908      	ldr	r1, [sp, #32]
 800adf8:	462b      	mov	r3, r5
 800adfa:	463a      	mov	r2, r7
 800adfc:	4620      	mov	r0, r4
 800adfe:	f001 fec7 	bl	800cb90 <__s2b>
 800ae02:	9007      	str	r0, [sp, #28]
 800ae04:	2800      	cmp	r0, #0
 800ae06:	f43f af1f 	beq.w	800ac48 <_strtod_l+0x488>
 800ae0a:	9b05      	ldr	r3, [sp, #20]
 800ae0c:	1b9e      	subs	r6, r3, r6
 800ae0e:	9b06      	ldr	r3, [sp, #24]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	bfb4      	ite	lt
 800ae14:	4633      	movlt	r3, r6
 800ae16:	2300      	movge	r3, #0
 800ae18:	930c      	str	r3, [sp, #48]	; 0x30
 800ae1a:	9b06      	ldr	r3, [sp, #24]
 800ae1c:	2500      	movs	r5, #0
 800ae1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ae22:	9312      	str	r3, [sp, #72]	; 0x48
 800ae24:	462e      	mov	r6, r5
 800ae26:	9b07      	ldr	r3, [sp, #28]
 800ae28:	4620      	mov	r0, r4
 800ae2a:	6859      	ldr	r1, [r3, #4]
 800ae2c:	f001 fe08 	bl	800ca40 <_Balloc>
 800ae30:	9005      	str	r0, [sp, #20]
 800ae32:	2800      	cmp	r0, #0
 800ae34:	f43f af0c 	beq.w	800ac50 <_strtod_l+0x490>
 800ae38:	9b07      	ldr	r3, [sp, #28]
 800ae3a:	691a      	ldr	r2, [r3, #16]
 800ae3c:	3202      	adds	r2, #2
 800ae3e:	f103 010c 	add.w	r1, r3, #12
 800ae42:	0092      	lsls	r2, r2, #2
 800ae44:	300c      	adds	r0, #12
 800ae46:	f001 fded 	bl	800ca24 <memcpy>
 800ae4a:	ec4b ab10 	vmov	d0, sl, fp
 800ae4e:	aa1a      	add	r2, sp, #104	; 0x68
 800ae50:	a919      	add	r1, sp, #100	; 0x64
 800ae52:	4620      	mov	r0, r4
 800ae54:	f002 f9e2 	bl	800d21c <__d2b>
 800ae58:	ec4b ab18 	vmov	d8, sl, fp
 800ae5c:	9018      	str	r0, [sp, #96]	; 0x60
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	f43f aef6 	beq.w	800ac50 <_strtod_l+0x490>
 800ae64:	2101      	movs	r1, #1
 800ae66:	4620      	mov	r0, r4
 800ae68:	f001 ff2c 	bl	800ccc4 <__i2b>
 800ae6c:	4606      	mov	r6, r0
 800ae6e:	2800      	cmp	r0, #0
 800ae70:	f43f aeee 	beq.w	800ac50 <_strtod_l+0x490>
 800ae74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae76:	9904      	ldr	r1, [sp, #16]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	bfab      	itete	ge
 800ae7c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ae7e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800ae80:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ae82:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800ae86:	bfac      	ite	ge
 800ae88:	eb03 0902 	addge.w	r9, r3, r2
 800ae8c:	1ad7      	sublt	r7, r2, r3
 800ae8e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ae90:	eba3 0801 	sub.w	r8, r3, r1
 800ae94:	4490      	add	r8, r2
 800ae96:	4ba1      	ldr	r3, [pc, #644]	; (800b11c <_strtod_l+0x95c>)
 800ae98:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae9c:	4598      	cmp	r8, r3
 800ae9e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aea2:	f280 80c7 	bge.w	800b034 <_strtod_l+0x874>
 800aea6:	eba3 0308 	sub.w	r3, r3, r8
 800aeaa:	2b1f      	cmp	r3, #31
 800aeac:	eba2 0203 	sub.w	r2, r2, r3
 800aeb0:	f04f 0101 	mov.w	r1, #1
 800aeb4:	f300 80b1 	bgt.w	800b01a <_strtod_l+0x85a>
 800aeb8:	fa01 f303 	lsl.w	r3, r1, r3
 800aebc:	930d      	str	r3, [sp, #52]	; 0x34
 800aebe:	2300      	movs	r3, #0
 800aec0:	9308      	str	r3, [sp, #32]
 800aec2:	eb09 0802 	add.w	r8, r9, r2
 800aec6:	9b04      	ldr	r3, [sp, #16]
 800aec8:	45c1      	cmp	r9, r8
 800aeca:	4417      	add	r7, r2
 800aecc:	441f      	add	r7, r3
 800aece:	464b      	mov	r3, r9
 800aed0:	bfa8      	it	ge
 800aed2:	4643      	movge	r3, r8
 800aed4:	42bb      	cmp	r3, r7
 800aed6:	bfa8      	it	ge
 800aed8:	463b      	movge	r3, r7
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	bfc2      	ittt	gt
 800aede:	eba8 0803 	subgt.w	r8, r8, r3
 800aee2:	1aff      	subgt	r7, r7, r3
 800aee4:	eba9 0903 	subgt.w	r9, r9, r3
 800aee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	dd17      	ble.n	800af1e <_strtod_l+0x75e>
 800aeee:	4631      	mov	r1, r6
 800aef0:	461a      	mov	r2, r3
 800aef2:	4620      	mov	r0, r4
 800aef4:	f001 ffa6 	bl	800ce44 <__pow5mult>
 800aef8:	4606      	mov	r6, r0
 800aefa:	2800      	cmp	r0, #0
 800aefc:	f43f aea8 	beq.w	800ac50 <_strtod_l+0x490>
 800af00:	4601      	mov	r1, r0
 800af02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800af04:	4620      	mov	r0, r4
 800af06:	f001 fef3 	bl	800ccf0 <__multiply>
 800af0a:	900b      	str	r0, [sp, #44]	; 0x2c
 800af0c:	2800      	cmp	r0, #0
 800af0e:	f43f ae9f 	beq.w	800ac50 <_strtod_l+0x490>
 800af12:	9918      	ldr	r1, [sp, #96]	; 0x60
 800af14:	4620      	mov	r0, r4
 800af16:	f001 fdd3 	bl	800cac0 <_Bfree>
 800af1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af1c:	9318      	str	r3, [sp, #96]	; 0x60
 800af1e:	f1b8 0f00 	cmp.w	r8, #0
 800af22:	f300 808c 	bgt.w	800b03e <_strtod_l+0x87e>
 800af26:	9b06      	ldr	r3, [sp, #24]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	dd08      	ble.n	800af3e <_strtod_l+0x77e>
 800af2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af2e:	9905      	ldr	r1, [sp, #20]
 800af30:	4620      	mov	r0, r4
 800af32:	f001 ff87 	bl	800ce44 <__pow5mult>
 800af36:	9005      	str	r0, [sp, #20]
 800af38:	2800      	cmp	r0, #0
 800af3a:	f43f ae89 	beq.w	800ac50 <_strtod_l+0x490>
 800af3e:	2f00      	cmp	r7, #0
 800af40:	dd08      	ble.n	800af54 <_strtod_l+0x794>
 800af42:	9905      	ldr	r1, [sp, #20]
 800af44:	463a      	mov	r2, r7
 800af46:	4620      	mov	r0, r4
 800af48:	f001 ffd6 	bl	800cef8 <__lshift>
 800af4c:	9005      	str	r0, [sp, #20]
 800af4e:	2800      	cmp	r0, #0
 800af50:	f43f ae7e 	beq.w	800ac50 <_strtod_l+0x490>
 800af54:	f1b9 0f00 	cmp.w	r9, #0
 800af58:	dd08      	ble.n	800af6c <_strtod_l+0x7ac>
 800af5a:	4631      	mov	r1, r6
 800af5c:	464a      	mov	r2, r9
 800af5e:	4620      	mov	r0, r4
 800af60:	f001 ffca 	bl	800cef8 <__lshift>
 800af64:	4606      	mov	r6, r0
 800af66:	2800      	cmp	r0, #0
 800af68:	f43f ae72 	beq.w	800ac50 <_strtod_l+0x490>
 800af6c:	9a05      	ldr	r2, [sp, #20]
 800af6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800af70:	4620      	mov	r0, r4
 800af72:	f002 f84d 	bl	800d010 <__mdiff>
 800af76:	4605      	mov	r5, r0
 800af78:	2800      	cmp	r0, #0
 800af7a:	f43f ae69 	beq.w	800ac50 <_strtod_l+0x490>
 800af7e:	68c3      	ldr	r3, [r0, #12]
 800af80:	930b      	str	r3, [sp, #44]	; 0x2c
 800af82:	2300      	movs	r3, #0
 800af84:	60c3      	str	r3, [r0, #12]
 800af86:	4631      	mov	r1, r6
 800af88:	f002 f826 	bl	800cfd8 <__mcmp>
 800af8c:	2800      	cmp	r0, #0
 800af8e:	da60      	bge.n	800b052 <_strtod_l+0x892>
 800af90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af92:	ea53 030a 	orrs.w	r3, r3, sl
 800af96:	f040 8082 	bne.w	800b09e <_strtod_l+0x8de>
 800af9a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d17d      	bne.n	800b09e <_strtod_l+0x8de>
 800afa2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800afa6:	0d1b      	lsrs	r3, r3, #20
 800afa8:	051b      	lsls	r3, r3, #20
 800afaa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800afae:	d976      	bls.n	800b09e <_strtod_l+0x8de>
 800afb0:	696b      	ldr	r3, [r5, #20]
 800afb2:	b913      	cbnz	r3, 800afba <_strtod_l+0x7fa>
 800afb4:	692b      	ldr	r3, [r5, #16]
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	dd71      	ble.n	800b09e <_strtod_l+0x8de>
 800afba:	4629      	mov	r1, r5
 800afbc:	2201      	movs	r2, #1
 800afbe:	4620      	mov	r0, r4
 800afc0:	f001 ff9a 	bl	800cef8 <__lshift>
 800afc4:	4631      	mov	r1, r6
 800afc6:	4605      	mov	r5, r0
 800afc8:	f002 f806 	bl	800cfd8 <__mcmp>
 800afcc:	2800      	cmp	r0, #0
 800afce:	dd66      	ble.n	800b09e <_strtod_l+0x8de>
 800afd0:	9904      	ldr	r1, [sp, #16]
 800afd2:	4a53      	ldr	r2, [pc, #332]	; (800b120 <_strtod_l+0x960>)
 800afd4:	465b      	mov	r3, fp
 800afd6:	2900      	cmp	r1, #0
 800afd8:	f000 8081 	beq.w	800b0de <_strtod_l+0x91e>
 800afdc:	ea02 010b 	and.w	r1, r2, fp
 800afe0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800afe4:	dc7b      	bgt.n	800b0de <_strtod_l+0x91e>
 800afe6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800afea:	f77f aea9 	ble.w	800ad40 <_strtod_l+0x580>
 800afee:	4b4d      	ldr	r3, [pc, #308]	; (800b124 <_strtod_l+0x964>)
 800aff0:	4650      	mov	r0, sl
 800aff2:	4659      	mov	r1, fp
 800aff4:	2200      	movs	r2, #0
 800aff6:	f7f5 fb37 	bl	8000668 <__aeabi_dmul>
 800affa:	460b      	mov	r3, r1
 800affc:	4303      	orrs	r3, r0
 800affe:	bf08      	it	eq
 800b000:	2322      	moveq	r3, #34	; 0x22
 800b002:	4682      	mov	sl, r0
 800b004:	468b      	mov	fp, r1
 800b006:	bf08      	it	eq
 800b008:	6023      	streq	r3, [r4, #0]
 800b00a:	e62b      	b.n	800ac64 <_strtod_l+0x4a4>
 800b00c:	f04f 32ff 	mov.w	r2, #4294967295
 800b010:	fa02 f303 	lsl.w	r3, r2, r3
 800b014:	ea03 0a0a 	and.w	sl, r3, sl
 800b018:	e6e3      	b.n	800ade2 <_strtod_l+0x622>
 800b01a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b01e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b022:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b026:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b02a:	fa01 f308 	lsl.w	r3, r1, r8
 800b02e:	9308      	str	r3, [sp, #32]
 800b030:	910d      	str	r1, [sp, #52]	; 0x34
 800b032:	e746      	b.n	800aec2 <_strtod_l+0x702>
 800b034:	2300      	movs	r3, #0
 800b036:	9308      	str	r3, [sp, #32]
 800b038:	2301      	movs	r3, #1
 800b03a:	930d      	str	r3, [sp, #52]	; 0x34
 800b03c:	e741      	b.n	800aec2 <_strtod_l+0x702>
 800b03e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b040:	4642      	mov	r2, r8
 800b042:	4620      	mov	r0, r4
 800b044:	f001 ff58 	bl	800cef8 <__lshift>
 800b048:	9018      	str	r0, [sp, #96]	; 0x60
 800b04a:	2800      	cmp	r0, #0
 800b04c:	f47f af6b 	bne.w	800af26 <_strtod_l+0x766>
 800b050:	e5fe      	b.n	800ac50 <_strtod_l+0x490>
 800b052:	465f      	mov	r7, fp
 800b054:	d16e      	bne.n	800b134 <_strtod_l+0x974>
 800b056:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b058:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b05c:	b342      	cbz	r2, 800b0b0 <_strtod_l+0x8f0>
 800b05e:	4a32      	ldr	r2, [pc, #200]	; (800b128 <_strtod_l+0x968>)
 800b060:	4293      	cmp	r3, r2
 800b062:	d128      	bne.n	800b0b6 <_strtod_l+0x8f6>
 800b064:	9b04      	ldr	r3, [sp, #16]
 800b066:	4651      	mov	r1, sl
 800b068:	b1eb      	cbz	r3, 800b0a6 <_strtod_l+0x8e6>
 800b06a:	4b2d      	ldr	r3, [pc, #180]	; (800b120 <_strtod_l+0x960>)
 800b06c:	403b      	ands	r3, r7
 800b06e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b072:	f04f 32ff 	mov.w	r2, #4294967295
 800b076:	d819      	bhi.n	800b0ac <_strtod_l+0x8ec>
 800b078:	0d1b      	lsrs	r3, r3, #20
 800b07a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b07e:	fa02 f303 	lsl.w	r3, r2, r3
 800b082:	4299      	cmp	r1, r3
 800b084:	d117      	bne.n	800b0b6 <_strtod_l+0x8f6>
 800b086:	4b29      	ldr	r3, [pc, #164]	; (800b12c <_strtod_l+0x96c>)
 800b088:	429f      	cmp	r7, r3
 800b08a:	d102      	bne.n	800b092 <_strtod_l+0x8d2>
 800b08c:	3101      	adds	r1, #1
 800b08e:	f43f addf 	beq.w	800ac50 <_strtod_l+0x490>
 800b092:	4b23      	ldr	r3, [pc, #140]	; (800b120 <_strtod_l+0x960>)
 800b094:	403b      	ands	r3, r7
 800b096:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b09a:	f04f 0a00 	mov.w	sl, #0
 800b09e:	9b04      	ldr	r3, [sp, #16]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d1a4      	bne.n	800afee <_strtod_l+0x82e>
 800b0a4:	e5de      	b.n	800ac64 <_strtod_l+0x4a4>
 800b0a6:	f04f 33ff 	mov.w	r3, #4294967295
 800b0aa:	e7ea      	b.n	800b082 <_strtod_l+0x8c2>
 800b0ac:	4613      	mov	r3, r2
 800b0ae:	e7e8      	b.n	800b082 <_strtod_l+0x8c2>
 800b0b0:	ea53 030a 	orrs.w	r3, r3, sl
 800b0b4:	d08c      	beq.n	800afd0 <_strtod_l+0x810>
 800b0b6:	9b08      	ldr	r3, [sp, #32]
 800b0b8:	b1db      	cbz	r3, 800b0f2 <_strtod_l+0x932>
 800b0ba:	423b      	tst	r3, r7
 800b0bc:	d0ef      	beq.n	800b09e <_strtod_l+0x8de>
 800b0be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0c0:	9a04      	ldr	r2, [sp, #16]
 800b0c2:	4650      	mov	r0, sl
 800b0c4:	4659      	mov	r1, fp
 800b0c6:	b1c3      	cbz	r3, 800b0fa <_strtod_l+0x93a>
 800b0c8:	f7ff fb5e 	bl	800a788 <sulp>
 800b0cc:	4602      	mov	r2, r0
 800b0ce:	460b      	mov	r3, r1
 800b0d0:	ec51 0b18 	vmov	r0, r1, d8
 800b0d4:	f7f5 f912 	bl	80002fc <__adddf3>
 800b0d8:	4682      	mov	sl, r0
 800b0da:	468b      	mov	fp, r1
 800b0dc:	e7df      	b.n	800b09e <_strtod_l+0x8de>
 800b0de:	4013      	ands	r3, r2
 800b0e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b0e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b0e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b0ec:	f04f 3aff 	mov.w	sl, #4294967295
 800b0f0:	e7d5      	b.n	800b09e <_strtod_l+0x8de>
 800b0f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0f4:	ea13 0f0a 	tst.w	r3, sl
 800b0f8:	e7e0      	b.n	800b0bc <_strtod_l+0x8fc>
 800b0fa:	f7ff fb45 	bl	800a788 <sulp>
 800b0fe:	4602      	mov	r2, r0
 800b100:	460b      	mov	r3, r1
 800b102:	ec51 0b18 	vmov	r0, r1, d8
 800b106:	f7f5 f8f7 	bl	80002f8 <__aeabi_dsub>
 800b10a:	2200      	movs	r2, #0
 800b10c:	2300      	movs	r3, #0
 800b10e:	4682      	mov	sl, r0
 800b110:	468b      	mov	fp, r1
 800b112:	f7f5 fd11 	bl	8000b38 <__aeabi_dcmpeq>
 800b116:	2800      	cmp	r0, #0
 800b118:	d0c1      	beq.n	800b09e <_strtod_l+0x8de>
 800b11a:	e611      	b.n	800ad40 <_strtod_l+0x580>
 800b11c:	fffffc02 	.word	0xfffffc02
 800b120:	7ff00000 	.word	0x7ff00000
 800b124:	39500000 	.word	0x39500000
 800b128:	000fffff 	.word	0x000fffff
 800b12c:	7fefffff 	.word	0x7fefffff
 800b130:	0800e868 	.word	0x0800e868
 800b134:	4631      	mov	r1, r6
 800b136:	4628      	mov	r0, r5
 800b138:	f002 f8cc 	bl	800d2d4 <__ratio>
 800b13c:	ec59 8b10 	vmov	r8, r9, d0
 800b140:	ee10 0a10 	vmov	r0, s0
 800b144:	2200      	movs	r2, #0
 800b146:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b14a:	4649      	mov	r1, r9
 800b14c:	f7f5 fd08 	bl	8000b60 <__aeabi_dcmple>
 800b150:	2800      	cmp	r0, #0
 800b152:	d07a      	beq.n	800b24a <_strtod_l+0xa8a>
 800b154:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b156:	2b00      	cmp	r3, #0
 800b158:	d04a      	beq.n	800b1f0 <_strtod_l+0xa30>
 800b15a:	4b95      	ldr	r3, [pc, #596]	; (800b3b0 <_strtod_l+0xbf0>)
 800b15c:	2200      	movs	r2, #0
 800b15e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b162:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b3b0 <_strtod_l+0xbf0>
 800b166:	f04f 0800 	mov.w	r8, #0
 800b16a:	4b92      	ldr	r3, [pc, #584]	; (800b3b4 <_strtod_l+0xbf4>)
 800b16c:	403b      	ands	r3, r7
 800b16e:	930d      	str	r3, [sp, #52]	; 0x34
 800b170:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b172:	4b91      	ldr	r3, [pc, #580]	; (800b3b8 <_strtod_l+0xbf8>)
 800b174:	429a      	cmp	r2, r3
 800b176:	f040 80b0 	bne.w	800b2da <_strtod_l+0xb1a>
 800b17a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b17e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b182:	ec4b ab10 	vmov	d0, sl, fp
 800b186:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b18a:	f001 ffcb 	bl	800d124 <__ulp>
 800b18e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b192:	ec53 2b10 	vmov	r2, r3, d0
 800b196:	f7f5 fa67 	bl	8000668 <__aeabi_dmul>
 800b19a:	4652      	mov	r2, sl
 800b19c:	465b      	mov	r3, fp
 800b19e:	f7f5 f8ad 	bl	80002fc <__adddf3>
 800b1a2:	460b      	mov	r3, r1
 800b1a4:	4983      	ldr	r1, [pc, #524]	; (800b3b4 <_strtod_l+0xbf4>)
 800b1a6:	4a85      	ldr	r2, [pc, #532]	; (800b3bc <_strtod_l+0xbfc>)
 800b1a8:	4019      	ands	r1, r3
 800b1aa:	4291      	cmp	r1, r2
 800b1ac:	4682      	mov	sl, r0
 800b1ae:	d960      	bls.n	800b272 <_strtod_l+0xab2>
 800b1b0:	ee18 3a90 	vmov	r3, s17
 800b1b4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b1b8:	4293      	cmp	r3, r2
 800b1ba:	d104      	bne.n	800b1c6 <_strtod_l+0xa06>
 800b1bc:	ee18 3a10 	vmov	r3, s16
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	f43f ad45 	beq.w	800ac50 <_strtod_l+0x490>
 800b1c6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800b3c8 <_strtod_l+0xc08>
 800b1ca:	f04f 3aff 	mov.w	sl, #4294967295
 800b1ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	f001 fc75 	bl	800cac0 <_Bfree>
 800b1d6:	9905      	ldr	r1, [sp, #20]
 800b1d8:	4620      	mov	r0, r4
 800b1da:	f001 fc71 	bl	800cac0 <_Bfree>
 800b1de:	4631      	mov	r1, r6
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	f001 fc6d 	bl	800cac0 <_Bfree>
 800b1e6:	4629      	mov	r1, r5
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	f001 fc69 	bl	800cac0 <_Bfree>
 800b1ee:	e61a      	b.n	800ae26 <_strtod_l+0x666>
 800b1f0:	f1ba 0f00 	cmp.w	sl, #0
 800b1f4:	d11b      	bne.n	800b22e <_strtod_l+0xa6e>
 800b1f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b1fa:	b9f3      	cbnz	r3, 800b23a <_strtod_l+0xa7a>
 800b1fc:	4b6c      	ldr	r3, [pc, #432]	; (800b3b0 <_strtod_l+0xbf0>)
 800b1fe:	2200      	movs	r2, #0
 800b200:	4640      	mov	r0, r8
 800b202:	4649      	mov	r1, r9
 800b204:	f7f5 fca2 	bl	8000b4c <__aeabi_dcmplt>
 800b208:	b9d0      	cbnz	r0, 800b240 <_strtod_l+0xa80>
 800b20a:	4640      	mov	r0, r8
 800b20c:	4649      	mov	r1, r9
 800b20e:	4b6c      	ldr	r3, [pc, #432]	; (800b3c0 <_strtod_l+0xc00>)
 800b210:	2200      	movs	r2, #0
 800b212:	f7f5 fa29 	bl	8000668 <__aeabi_dmul>
 800b216:	4680      	mov	r8, r0
 800b218:	4689      	mov	r9, r1
 800b21a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b21e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800b222:	9315      	str	r3, [sp, #84]	; 0x54
 800b224:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b228:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b22c:	e79d      	b.n	800b16a <_strtod_l+0x9aa>
 800b22e:	f1ba 0f01 	cmp.w	sl, #1
 800b232:	d102      	bne.n	800b23a <_strtod_l+0xa7a>
 800b234:	2f00      	cmp	r7, #0
 800b236:	f43f ad83 	beq.w	800ad40 <_strtod_l+0x580>
 800b23a:	4b62      	ldr	r3, [pc, #392]	; (800b3c4 <_strtod_l+0xc04>)
 800b23c:	2200      	movs	r2, #0
 800b23e:	e78e      	b.n	800b15e <_strtod_l+0x99e>
 800b240:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800b3c0 <_strtod_l+0xc00>
 800b244:	f04f 0800 	mov.w	r8, #0
 800b248:	e7e7      	b.n	800b21a <_strtod_l+0xa5a>
 800b24a:	4b5d      	ldr	r3, [pc, #372]	; (800b3c0 <_strtod_l+0xc00>)
 800b24c:	4640      	mov	r0, r8
 800b24e:	4649      	mov	r1, r9
 800b250:	2200      	movs	r2, #0
 800b252:	f7f5 fa09 	bl	8000668 <__aeabi_dmul>
 800b256:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b258:	4680      	mov	r8, r0
 800b25a:	4689      	mov	r9, r1
 800b25c:	b933      	cbnz	r3, 800b26c <_strtod_l+0xaac>
 800b25e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b262:	900e      	str	r0, [sp, #56]	; 0x38
 800b264:	930f      	str	r3, [sp, #60]	; 0x3c
 800b266:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b26a:	e7dd      	b.n	800b228 <_strtod_l+0xa68>
 800b26c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800b270:	e7f9      	b.n	800b266 <_strtod_l+0xaa6>
 800b272:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b276:	9b04      	ldr	r3, [sp, #16]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d1a8      	bne.n	800b1ce <_strtod_l+0xa0e>
 800b27c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b280:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b282:	0d1b      	lsrs	r3, r3, #20
 800b284:	051b      	lsls	r3, r3, #20
 800b286:	429a      	cmp	r2, r3
 800b288:	d1a1      	bne.n	800b1ce <_strtod_l+0xa0e>
 800b28a:	4640      	mov	r0, r8
 800b28c:	4649      	mov	r1, r9
 800b28e:	f7f5 fd4b 	bl	8000d28 <__aeabi_d2lz>
 800b292:	f7f5 f9bb 	bl	800060c <__aeabi_l2d>
 800b296:	4602      	mov	r2, r0
 800b298:	460b      	mov	r3, r1
 800b29a:	4640      	mov	r0, r8
 800b29c:	4649      	mov	r1, r9
 800b29e:	f7f5 f82b 	bl	80002f8 <__aeabi_dsub>
 800b2a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b2a8:	ea43 030a 	orr.w	r3, r3, sl
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	4680      	mov	r8, r0
 800b2b0:	4689      	mov	r9, r1
 800b2b2:	d055      	beq.n	800b360 <_strtod_l+0xba0>
 800b2b4:	a336      	add	r3, pc, #216	; (adr r3, 800b390 <_strtod_l+0xbd0>)
 800b2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ba:	f7f5 fc47 	bl	8000b4c <__aeabi_dcmplt>
 800b2be:	2800      	cmp	r0, #0
 800b2c0:	f47f acd0 	bne.w	800ac64 <_strtod_l+0x4a4>
 800b2c4:	a334      	add	r3, pc, #208	; (adr r3, 800b398 <_strtod_l+0xbd8>)
 800b2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ca:	4640      	mov	r0, r8
 800b2cc:	4649      	mov	r1, r9
 800b2ce:	f7f5 fc5b 	bl	8000b88 <__aeabi_dcmpgt>
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	f43f af7b 	beq.w	800b1ce <_strtod_l+0xa0e>
 800b2d8:	e4c4      	b.n	800ac64 <_strtod_l+0x4a4>
 800b2da:	9b04      	ldr	r3, [sp, #16]
 800b2dc:	b333      	cbz	r3, 800b32c <_strtod_l+0xb6c>
 800b2de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b2e0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b2e4:	d822      	bhi.n	800b32c <_strtod_l+0xb6c>
 800b2e6:	a32e      	add	r3, pc, #184	; (adr r3, 800b3a0 <_strtod_l+0xbe0>)
 800b2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ec:	4640      	mov	r0, r8
 800b2ee:	4649      	mov	r1, r9
 800b2f0:	f7f5 fc36 	bl	8000b60 <__aeabi_dcmple>
 800b2f4:	b1a0      	cbz	r0, 800b320 <_strtod_l+0xb60>
 800b2f6:	4649      	mov	r1, r9
 800b2f8:	4640      	mov	r0, r8
 800b2fa:	f7f5 fc8d 	bl	8000c18 <__aeabi_d2uiz>
 800b2fe:	2801      	cmp	r0, #1
 800b300:	bf38      	it	cc
 800b302:	2001      	movcc	r0, #1
 800b304:	f7f5 f936 	bl	8000574 <__aeabi_ui2d>
 800b308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b30a:	4680      	mov	r8, r0
 800b30c:	4689      	mov	r9, r1
 800b30e:	bb23      	cbnz	r3, 800b35a <_strtod_l+0xb9a>
 800b310:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b314:	9010      	str	r0, [sp, #64]	; 0x40
 800b316:	9311      	str	r3, [sp, #68]	; 0x44
 800b318:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b31c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b322:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b324:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b328:	1a9b      	subs	r3, r3, r2
 800b32a:	9309      	str	r3, [sp, #36]	; 0x24
 800b32c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b330:	eeb0 0a48 	vmov.f32	s0, s16
 800b334:	eef0 0a68 	vmov.f32	s1, s17
 800b338:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b33c:	f001 fef2 	bl	800d124 <__ulp>
 800b340:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b344:	ec53 2b10 	vmov	r2, r3, d0
 800b348:	f7f5 f98e 	bl	8000668 <__aeabi_dmul>
 800b34c:	ec53 2b18 	vmov	r2, r3, d8
 800b350:	f7f4 ffd4 	bl	80002fc <__adddf3>
 800b354:	4682      	mov	sl, r0
 800b356:	468b      	mov	fp, r1
 800b358:	e78d      	b.n	800b276 <_strtod_l+0xab6>
 800b35a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800b35e:	e7db      	b.n	800b318 <_strtod_l+0xb58>
 800b360:	a311      	add	r3, pc, #68	; (adr r3, 800b3a8 <_strtod_l+0xbe8>)
 800b362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b366:	f7f5 fbf1 	bl	8000b4c <__aeabi_dcmplt>
 800b36a:	e7b2      	b.n	800b2d2 <_strtod_l+0xb12>
 800b36c:	2300      	movs	r3, #0
 800b36e:	930a      	str	r3, [sp, #40]	; 0x28
 800b370:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b372:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b374:	6013      	str	r3, [r2, #0]
 800b376:	f7ff ba6b 	b.w	800a850 <_strtod_l+0x90>
 800b37a:	2a65      	cmp	r2, #101	; 0x65
 800b37c:	f43f ab5f 	beq.w	800aa3e <_strtod_l+0x27e>
 800b380:	2a45      	cmp	r2, #69	; 0x45
 800b382:	f43f ab5c 	beq.w	800aa3e <_strtod_l+0x27e>
 800b386:	2301      	movs	r3, #1
 800b388:	f7ff bb94 	b.w	800aab4 <_strtod_l+0x2f4>
 800b38c:	f3af 8000 	nop.w
 800b390:	94a03595 	.word	0x94a03595
 800b394:	3fdfffff 	.word	0x3fdfffff
 800b398:	35afe535 	.word	0x35afe535
 800b39c:	3fe00000 	.word	0x3fe00000
 800b3a0:	ffc00000 	.word	0xffc00000
 800b3a4:	41dfffff 	.word	0x41dfffff
 800b3a8:	94a03595 	.word	0x94a03595
 800b3ac:	3fcfffff 	.word	0x3fcfffff
 800b3b0:	3ff00000 	.word	0x3ff00000
 800b3b4:	7ff00000 	.word	0x7ff00000
 800b3b8:	7fe00000 	.word	0x7fe00000
 800b3bc:	7c9fffff 	.word	0x7c9fffff
 800b3c0:	3fe00000 	.word	0x3fe00000
 800b3c4:	bff00000 	.word	0xbff00000
 800b3c8:	7fefffff 	.word	0x7fefffff

0800b3cc <strtod>:
 800b3cc:	460a      	mov	r2, r1
 800b3ce:	4601      	mov	r1, r0
 800b3d0:	4802      	ldr	r0, [pc, #8]	; (800b3dc <strtod+0x10>)
 800b3d2:	4b03      	ldr	r3, [pc, #12]	; (800b3e0 <strtod+0x14>)
 800b3d4:	6800      	ldr	r0, [r0, #0]
 800b3d6:	f7ff b9f3 	b.w	800a7c0 <_strtod_l>
 800b3da:	bf00      	nop
 800b3dc:	20000014 	.word	0x20000014
 800b3e0:	2000007c 	.word	0x2000007c

0800b3e4 <strtok>:
 800b3e4:	4b16      	ldr	r3, [pc, #88]	; (800b440 <strtok+0x5c>)
 800b3e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b3e8:	681e      	ldr	r6, [r3, #0]
 800b3ea:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800b3ec:	4605      	mov	r5, r0
 800b3ee:	b9fc      	cbnz	r4, 800b430 <strtok+0x4c>
 800b3f0:	2050      	movs	r0, #80	; 0x50
 800b3f2:	9101      	str	r1, [sp, #4]
 800b3f4:	f001 fafc 	bl	800c9f0 <malloc>
 800b3f8:	9901      	ldr	r1, [sp, #4]
 800b3fa:	65b0      	str	r0, [r6, #88]	; 0x58
 800b3fc:	4602      	mov	r2, r0
 800b3fe:	b920      	cbnz	r0, 800b40a <strtok+0x26>
 800b400:	4b10      	ldr	r3, [pc, #64]	; (800b444 <strtok+0x60>)
 800b402:	4811      	ldr	r0, [pc, #68]	; (800b448 <strtok+0x64>)
 800b404:	2157      	movs	r1, #87	; 0x57
 800b406:	f000 f8d5 	bl	800b5b4 <__assert_func>
 800b40a:	e9c0 4400 	strd	r4, r4, [r0]
 800b40e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b412:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b416:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800b41a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800b41e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800b422:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800b426:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800b42a:	6184      	str	r4, [r0, #24]
 800b42c:	7704      	strb	r4, [r0, #28]
 800b42e:	6244      	str	r4, [r0, #36]	; 0x24
 800b430:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800b432:	2301      	movs	r3, #1
 800b434:	4628      	mov	r0, r5
 800b436:	b002      	add	sp, #8
 800b438:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b43c:	f000 b806 	b.w	800b44c <__strtok_r>
 800b440:	20000014 	.word	0x20000014
 800b444:	0800e890 	.word	0x0800e890
 800b448:	0800e8a7 	.word	0x0800e8a7

0800b44c <__strtok_r>:
 800b44c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b44e:	b908      	cbnz	r0, 800b454 <__strtok_r+0x8>
 800b450:	6810      	ldr	r0, [r2, #0]
 800b452:	b188      	cbz	r0, 800b478 <__strtok_r+0x2c>
 800b454:	4604      	mov	r4, r0
 800b456:	4620      	mov	r0, r4
 800b458:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b45c:	460f      	mov	r7, r1
 800b45e:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b462:	b91e      	cbnz	r6, 800b46c <__strtok_r+0x20>
 800b464:	b965      	cbnz	r5, 800b480 <__strtok_r+0x34>
 800b466:	6015      	str	r5, [r2, #0]
 800b468:	4628      	mov	r0, r5
 800b46a:	e005      	b.n	800b478 <__strtok_r+0x2c>
 800b46c:	42b5      	cmp	r5, r6
 800b46e:	d1f6      	bne.n	800b45e <__strtok_r+0x12>
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1f0      	bne.n	800b456 <__strtok_r+0xa>
 800b474:	6014      	str	r4, [r2, #0]
 800b476:	7003      	strb	r3, [r0, #0]
 800b478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b47a:	461c      	mov	r4, r3
 800b47c:	e00c      	b.n	800b498 <__strtok_r+0x4c>
 800b47e:	b915      	cbnz	r5, 800b486 <__strtok_r+0x3a>
 800b480:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b484:	460e      	mov	r6, r1
 800b486:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b48a:	42ab      	cmp	r3, r5
 800b48c:	d1f7      	bne.n	800b47e <__strtok_r+0x32>
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d0f3      	beq.n	800b47a <__strtok_r+0x2e>
 800b492:	2300      	movs	r3, #0
 800b494:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b498:	6014      	str	r4, [r2, #0]
 800b49a:	e7ed      	b.n	800b478 <__strtok_r+0x2c>

0800b49c <_strtol_l.constprop.0>:
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4a2:	d001      	beq.n	800b4a8 <_strtol_l.constprop.0+0xc>
 800b4a4:	2b24      	cmp	r3, #36	; 0x24
 800b4a6:	d906      	bls.n	800b4b6 <_strtol_l.constprop.0+0x1a>
 800b4a8:	f7fe fc7e 	bl	8009da8 <__errno>
 800b4ac:	2316      	movs	r3, #22
 800b4ae:	6003      	str	r3, [r0, #0]
 800b4b0:	2000      	movs	r0, #0
 800b4b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4b6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b59c <_strtol_l.constprop.0+0x100>
 800b4ba:	460d      	mov	r5, r1
 800b4bc:	462e      	mov	r6, r5
 800b4be:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4c2:	f814 700c 	ldrb.w	r7, [r4, ip]
 800b4c6:	f017 0708 	ands.w	r7, r7, #8
 800b4ca:	d1f7      	bne.n	800b4bc <_strtol_l.constprop.0+0x20>
 800b4cc:	2c2d      	cmp	r4, #45	; 0x2d
 800b4ce:	d132      	bne.n	800b536 <_strtol_l.constprop.0+0x9a>
 800b4d0:	782c      	ldrb	r4, [r5, #0]
 800b4d2:	2701      	movs	r7, #1
 800b4d4:	1cb5      	adds	r5, r6, #2
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d05b      	beq.n	800b592 <_strtol_l.constprop.0+0xf6>
 800b4da:	2b10      	cmp	r3, #16
 800b4dc:	d109      	bne.n	800b4f2 <_strtol_l.constprop.0+0x56>
 800b4de:	2c30      	cmp	r4, #48	; 0x30
 800b4e0:	d107      	bne.n	800b4f2 <_strtol_l.constprop.0+0x56>
 800b4e2:	782c      	ldrb	r4, [r5, #0]
 800b4e4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b4e8:	2c58      	cmp	r4, #88	; 0x58
 800b4ea:	d14d      	bne.n	800b588 <_strtol_l.constprop.0+0xec>
 800b4ec:	786c      	ldrb	r4, [r5, #1]
 800b4ee:	2310      	movs	r3, #16
 800b4f0:	3502      	adds	r5, #2
 800b4f2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b4f6:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4fa:	f04f 0c00 	mov.w	ip, #0
 800b4fe:	fbb8 f9f3 	udiv	r9, r8, r3
 800b502:	4666      	mov	r6, ip
 800b504:	fb03 8a19 	mls	sl, r3, r9, r8
 800b508:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800b50c:	f1be 0f09 	cmp.w	lr, #9
 800b510:	d816      	bhi.n	800b540 <_strtol_l.constprop.0+0xa4>
 800b512:	4674      	mov	r4, lr
 800b514:	42a3      	cmp	r3, r4
 800b516:	dd24      	ble.n	800b562 <_strtol_l.constprop.0+0xc6>
 800b518:	f1bc 0f00 	cmp.w	ip, #0
 800b51c:	db1e      	blt.n	800b55c <_strtol_l.constprop.0+0xc0>
 800b51e:	45b1      	cmp	r9, r6
 800b520:	d31c      	bcc.n	800b55c <_strtol_l.constprop.0+0xc0>
 800b522:	d101      	bne.n	800b528 <_strtol_l.constprop.0+0x8c>
 800b524:	45a2      	cmp	sl, r4
 800b526:	db19      	blt.n	800b55c <_strtol_l.constprop.0+0xc0>
 800b528:	fb06 4603 	mla	r6, r6, r3, r4
 800b52c:	f04f 0c01 	mov.w	ip, #1
 800b530:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b534:	e7e8      	b.n	800b508 <_strtol_l.constprop.0+0x6c>
 800b536:	2c2b      	cmp	r4, #43	; 0x2b
 800b538:	bf04      	itt	eq
 800b53a:	782c      	ldrbeq	r4, [r5, #0]
 800b53c:	1cb5      	addeq	r5, r6, #2
 800b53e:	e7ca      	b.n	800b4d6 <_strtol_l.constprop.0+0x3a>
 800b540:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800b544:	f1be 0f19 	cmp.w	lr, #25
 800b548:	d801      	bhi.n	800b54e <_strtol_l.constprop.0+0xb2>
 800b54a:	3c37      	subs	r4, #55	; 0x37
 800b54c:	e7e2      	b.n	800b514 <_strtol_l.constprop.0+0x78>
 800b54e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800b552:	f1be 0f19 	cmp.w	lr, #25
 800b556:	d804      	bhi.n	800b562 <_strtol_l.constprop.0+0xc6>
 800b558:	3c57      	subs	r4, #87	; 0x57
 800b55a:	e7db      	b.n	800b514 <_strtol_l.constprop.0+0x78>
 800b55c:	f04f 3cff 	mov.w	ip, #4294967295
 800b560:	e7e6      	b.n	800b530 <_strtol_l.constprop.0+0x94>
 800b562:	f1bc 0f00 	cmp.w	ip, #0
 800b566:	da05      	bge.n	800b574 <_strtol_l.constprop.0+0xd8>
 800b568:	2322      	movs	r3, #34	; 0x22
 800b56a:	6003      	str	r3, [r0, #0]
 800b56c:	4646      	mov	r6, r8
 800b56e:	b942      	cbnz	r2, 800b582 <_strtol_l.constprop.0+0xe6>
 800b570:	4630      	mov	r0, r6
 800b572:	e79e      	b.n	800b4b2 <_strtol_l.constprop.0+0x16>
 800b574:	b107      	cbz	r7, 800b578 <_strtol_l.constprop.0+0xdc>
 800b576:	4276      	negs	r6, r6
 800b578:	2a00      	cmp	r2, #0
 800b57a:	d0f9      	beq.n	800b570 <_strtol_l.constprop.0+0xd4>
 800b57c:	f1bc 0f00 	cmp.w	ip, #0
 800b580:	d000      	beq.n	800b584 <_strtol_l.constprop.0+0xe8>
 800b582:	1e69      	subs	r1, r5, #1
 800b584:	6011      	str	r1, [r2, #0]
 800b586:	e7f3      	b.n	800b570 <_strtol_l.constprop.0+0xd4>
 800b588:	2430      	movs	r4, #48	; 0x30
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d1b1      	bne.n	800b4f2 <_strtol_l.constprop.0+0x56>
 800b58e:	2308      	movs	r3, #8
 800b590:	e7af      	b.n	800b4f2 <_strtol_l.constprop.0+0x56>
 800b592:	2c30      	cmp	r4, #48	; 0x30
 800b594:	d0a5      	beq.n	800b4e2 <_strtol_l.constprop.0+0x46>
 800b596:	230a      	movs	r3, #10
 800b598:	e7ab      	b.n	800b4f2 <_strtol_l.constprop.0+0x56>
 800b59a:	bf00      	nop
 800b59c:	0800e941 	.word	0x0800e941

0800b5a0 <strtol>:
 800b5a0:	4613      	mov	r3, r2
 800b5a2:	460a      	mov	r2, r1
 800b5a4:	4601      	mov	r1, r0
 800b5a6:	4802      	ldr	r0, [pc, #8]	; (800b5b0 <strtol+0x10>)
 800b5a8:	6800      	ldr	r0, [r0, #0]
 800b5aa:	f7ff bf77 	b.w	800b49c <_strtol_l.constprop.0>
 800b5ae:	bf00      	nop
 800b5b0:	20000014 	.word	0x20000014

0800b5b4 <__assert_func>:
 800b5b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5b6:	4614      	mov	r4, r2
 800b5b8:	461a      	mov	r2, r3
 800b5ba:	4b09      	ldr	r3, [pc, #36]	; (800b5e0 <__assert_func+0x2c>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4605      	mov	r5, r0
 800b5c0:	68d8      	ldr	r0, [r3, #12]
 800b5c2:	b14c      	cbz	r4, 800b5d8 <__assert_func+0x24>
 800b5c4:	4b07      	ldr	r3, [pc, #28]	; (800b5e4 <__assert_func+0x30>)
 800b5c6:	9100      	str	r1, [sp, #0]
 800b5c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b5cc:	4906      	ldr	r1, [pc, #24]	; (800b5e8 <__assert_func+0x34>)
 800b5ce:	462b      	mov	r3, r5
 800b5d0:	f000 fe88 	bl	800c2e4 <fiprintf>
 800b5d4:	f002 fb9e 	bl	800dd14 <abort>
 800b5d8:	4b04      	ldr	r3, [pc, #16]	; (800b5ec <__assert_func+0x38>)
 800b5da:	461c      	mov	r4, r3
 800b5dc:	e7f3      	b.n	800b5c6 <__assert_func+0x12>
 800b5de:	bf00      	nop
 800b5e0:	20000014 	.word	0x20000014
 800b5e4:	0800e904 	.word	0x0800e904
 800b5e8:	0800e911 	.word	0x0800e911
 800b5ec:	0800e93f 	.word	0x0800e93f

0800b5f0 <quorem>:
 800b5f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f4:	6903      	ldr	r3, [r0, #16]
 800b5f6:	690c      	ldr	r4, [r1, #16]
 800b5f8:	42a3      	cmp	r3, r4
 800b5fa:	4607      	mov	r7, r0
 800b5fc:	f2c0 8081 	blt.w	800b702 <quorem+0x112>
 800b600:	3c01      	subs	r4, #1
 800b602:	f101 0814 	add.w	r8, r1, #20
 800b606:	f100 0514 	add.w	r5, r0, #20
 800b60a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b60e:	9301      	str	r3, [sp, #4]
 800b610:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b614:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b618:	3301      	adds	r3, #1
 800b61a:	429a      	cmp	r2, r3
 800b61c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b620:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b624:	fbb2 f6f3 	udiv	r6, r2, r3
 800b628:	d331      	bcc.n	800b68e <quorem+0x9e>
 800b62a:	f04f 0e00 	mov.w	lr, #0
 800b62e:	4640      	mov	r0, r8
 800b630:	46ac      	mov	ip, r5
 800b632:	46f2      	mov	sl, lr
 800b634:	f850 2b04 	ldr.w	r2, [r0], #4
 800b638:	b293      	uxth	r3, r2
 800b63a:	fb06 e303 	mla	r3, r6, r3, lr
 800b63e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b642:	b29b      	uxth	r3, r3
 800b644:	ebaa 0303 	sub.w	r3, sl, r3
 800b648:	f8dc a000 	ldr.w	sl, [ip]
 800b64c:	0c12      	lsrs	r2, r2, #16
 800b64e:	fa13 f38a 	uxtah	r3, r3, sl
 800b652:	fb06 e202 	mla	r2, r6, r2, lr
 800b656:	9300      	str	r3, [sp, #0]
 800b658:	9b00      	ldr	r3, [sp, #0]
 800b65a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b65e:	b292      	uxth	r2, r2
 800b660:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b664:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b668:	f8bd 3000 	ldrh.w	r3, [sp]
 800b66c:	4581      	cmp	r9, r0
 800b66e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b672:	f84c 3b04 	str.w	r3, [ip], #4
 800b676:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b67a:	d2db      	bcs.n	800b634 <quorem+0x44>
 800b67c:	f855 300b 	ldr.w	r3, [r5, fp]
 800b680:	b92b      	cbnz	r3, 800b68e <quorem+0x9e>
 800b682:	9b01      	ldr	r3, [sp, #4]
 800b684:	3b04      	subs	r3, #4
 800b686:	429d      	cmp	r5, r3
 800b688:	461a      	mov	r2, r3
 800b68a:	d32e      	bcc.n	800b6ea <quorem+0xfa>
 800b68c:	613c      	str	r4, [r7, #16]
 800b68e:	4638      	mov	r0, r7
 800b690:	f001 fca2 	bl	800cfd8 <__mcmp>
 800b694:	2800      	cmp	r0, #0
 800b696:	db24      	blt.n	800b6e2 <quorem+0xf2>
 800b698:	3601      	adds	r6, #1
 800b69a:	4628      	mov	r0, r5
 800b69c:	f04f 0c00 	mov.w	ip, #0
 800b6a0:	f858 2b04 	ldr.w	r2, [r8], #4
 800b6a4:	f8d0 e000 	ldr.w	lr, [r0]
 800b6a8:	b293      	uxth	r3, r2
 800b6aa:	ebac 0303 	sub.w	r3, ip, r3
 800b6ae:	0c12      	lsrs	r2, r2, #16
 800b6b0:	fa13 f38e 	uxtah	r3, r3, lr
 800b6b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b6b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b6bc:	b29b      	uxth	r3, r3
 800b6be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b6c2:	45c1      	cmp	r9, r8
 800b6c4:	f840 3b04 	str.w	r3, [r0], #4
 800b6c8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b6cc:	d2e8      	bcs.n	800b6a0 <quorem+0xb0>
 800b6ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b6d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b6d6:	b922      	cbnz	r2, 800b6e2 <quorem+0xf2>
 800b6d8:	3b04      	subs	r3, #4
 800b6da:	429d      	cmp	r5, r3
 800b6dc:	461a      	mov	r2, r3
 800b6de:	d30a      	bcc.n	800b6f6 <quorem+0x106>
 800b6e0:	613c      	str	r4, [r7, #16]
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	b003      	add	sp, #12
 800b6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ea:	6812      	ldr	r2, [r2, #0]
 800b6ec:	3b04      	subs	r3, #4
 800b6ee:	2a00      	cmp	r2, #0
 800b6f0:	d1cc      	bne.n	800b68c <quorem+0x9c>
 800b6f2:	3c01      	subs	r4, #1
 800b6f4:	e7c7      	b.n	800b686 <quorem+0x96>
 800b6f6:	6812      	ldr	r2, [r2, #0]
 800b6f8:	3b04      	subs	r3, #4
 800b6fa:	2a00      	cmp	r2, #0
 800b6fc:	d1f0      	bne.n	800b6e0 <quorem+0xf0>
 800b6fe:	3c01      	subs	r4, #1
 800b700:	e7eb      	b.n	800b6da <quorem+0xea>
 800b702:	2000      	movs	r0, #0
 800b704:	e7ee      	b.n	800b6e4 <quorem+0xf4>
	...

0800b708 <_dtoa_r>:
 800b708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b70c:	ed2d 8b04 	vpush	{d8-d9}
 800b710:	ec57 6b10 	vmov	r6, r7, d0
 800b714:	b093      	sub	sp, #76	; 0x4c
 800b716:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b718:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b71c:	9106      	str	r1, [sp, #24]
 800b71e:	ee10 aa10 	vmov	sl, s0
 800b722:	4604      	mov	r4, r0
 800b724:	9209      	str	r2, [sp, #36]	; 0x24
 800b726:	930c      	str	r3, [sp, #48]	; 0x30
 800b728:	46bb      	mov	fp, r7
 800b72a:	b975      	cbnz	r5, 800b74a <_dtoa_r+0x42>
 800b72c:	2010      	movs	r0, #16
 800b72e:	f001 f95f 	bl	800c9f0 <malloc>
 800b732:	4602      	mov	r2, r0
 800b734:	6260      	str	r0, [r4, #36]	; 0x24
 800b736:	b920      	cbnz	r0, 800b742 <_dtoa_r+0x3a>
 800b738:	4ba7      	ldr	r3, [pc, #668]	; (800b9d8 <_dtoa_r+0x2d0>)
 800b73a:	21ea      	movs	r1, #234	; 0xea
 800b73c:	48a7      	ldr	r0, [pc, #668]	; (800b9dc <_dtoa_r+0x2d4>)
 800b73e:	f7ff ff39 	bl	800b5b4 <__assert_func>
 800b742:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b746:	6005      	str	r5, [r0, #0]
 800b748:	60c5      	str	r5, [r0, #12]
 800b74a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b74c:	6819      	ldr	r1, [r3, #0]
 800b74e:	b151      	cbz	r1, 800b766 <_dtoa_r+0x5e>
 800b750:	685a      	ldr	r2, [r3, #4]
 800b752:	604a      	str	r2, [r1, #4]
 800b754:	2301      	movs	r3, #1
 800b756:	4093      	lsls	r3, r2
 800b758:	608b      	str	r3, [r1, #8]
 800b75a:	4620      	mov	r0, r4
 800b75c:	f001 f9b0 	bl	800cac0 <_Bfree>
 800b760:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b762:	2200      	movs	r2, #0
 800b764:	601a      	str	r2, [r3, #0]
 800b766:	1e3b      	subs	r3, r7, #0
 800b768:	bfaa      	itet	ge
 800b76a:	2300      	movge	r3, #0
 800b76c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b770:	f8c8 3000 	strge.w	r3, [r8]
 800b774:	4b9a      	ldr	r3, [pc, #616]	; (800b9e0 <_dtoa_r+0x2d8>)
 800b776:	bfbc      	itt	lt
 800b778:	2201      	movlt	r2, #1
 800b77a:	f8c8 2000 	strlt.w	r2, [r8]
 800b77e:	ea33 030b 	bics.w	r3, r3, fp
 800b782:	d11b      	bne.n	800b7bc <_dtoa_r+0xb4>
 800b784:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b786:	f242 730f 	movw	r3, #9999	; 0x270f
 800b78a:	6013      	str	r3, [r2, #0]
 800b78c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b790:	4333      	orrs	r3, r6
 800b792:	f000 8592 	beq.w	800c2ba <_dtoa_r+0xbb2>
 800b796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b798:	b963      	cbnz	r3, 800b7b4 <_dtoa_r+0xac>
 800b79a:	4b92      	ldr	r3, [pc, #584]	; (800b9e4 <_dtoa_r+0x2dc>)
 800b79c:	e022      	b.n	800b7e4 <_dtoa_r+0xdc>
 800b79e:	4b92      	ldr	r3, [pc, #584]	; (800b9e8 <_dtoa_r+0x2e0>)
 800b7a0:	9301      	str	r3, [sp, #4]
 800b7a2:	3308      	adds	r3, #8
 800b7a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b7a6:	6013      	str	r3, [r2, #0]
 800b7a8:	9801      	ldr	r0, [sp, #4]
 800b7aa:	b013      	add	sp, #76	; 0x4c
 800b7ac:	ecbd 8b04 	vpop	{d8-d9}
 800b7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7b4:	4b8b      	ldr	r3, [pc, #556]	; (800b9e4 <_dtoa_r+0x2dc>)
 800b7b6:	9301      	str	r3, [sp, #4]
 800b7b8:	3303      	adds	r3, #3
 800b7ba:	e7f3      	b.n	800b7a4 <_dtoa_r+0x9c>
 800b7bc:	2200      	movs	r2, #0
 800b7be:	2300      	movs	r3, #0
 800b7c0:	4650      	mov	r0, sl
 800b7c2:	4659      	mov	r1, fp
 800b7c4:	f7f5 f9b8 	bl	8000b38 <__aeabi_dcmpeq>
 800b7c8:	ec4b ab19 	vmov	d9, sl, fp
 800b7cc:	4680      	mov	r8, r0
 800b7ce:	b158      	cbz	r0, 800b7e8 <_dtoa_r+0xe0>
 800b7d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7d2:	2301      	movs	r3, #1
 800b7d4:	6013      	str	r3, [r2, #0]
 800b7d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	f000 856b 	beq.w	800c2b4 <_dtoa_r+0xbac>
 800b7de:	4883      	ldr	r0, [pc, #524]	; (800b9ec <_dtoa_r+0x2e4>)
 800b7e0:	6018      	str	r0, [r3, #0]
 800b7e2:	1e43      	subs	r3, r0, #1
 800b7e4:	9301      	str	r3, [sp, #4]
 800b7e6:	e7df      	b.n	800b7a8 <_dtoa_r+0xa0>
 800b7e8:	ec4b ab10 	vmov	d0, sl, fp
 800b7ec:	aa10      	add	r2, sp, #64	; 0x40
 800b7ee:	a911      	add	r1, sp, #68	; 0x44
 800b7f0:	4620      	mov	r0, r4
 800b7f2:	f001 fd13 	bl	800d21c <__d2b>
 800b7f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b7fa:	ee08 0a10 	vmov	s16, r0
 800b7fe:	2d00      	cmp	r5, #0
 800b800:	f000 8084 	beq.w	800b90c <_dtoa_r+0x204>
 800b804:	ee19 3a90 	vmov	r3, s19
 800b808:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b80c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b810:	4656      	mov	r6, sl
 800b812:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b816:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b81a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b81e:	4b74      	ldr	r3, [pc, #464]	; (800b9f0 <_dtoa_r+0x2e8>)
 800b820:	2200      	movs	r2, #0
 800b822:	4630      	mov	r0, r6
 800b824:	4639      	mov	r1, r7
 800b826:	f7f4 fd67 	bl	80002f8 <__aeabi_dsub>
 800b82a:	a365      	add	r3, pc, #404	; (adr r3, 800b9c0 <_dtoa_r+0x2b8>)
 800b82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b830:	f7f4 ff1a 	bl	8000668 <__aeabi_dmul>
 800b834:	a364      	add	r3, pc, #400	; (adr r3, 800b9c8 <_dtoa_r+0x2c0>)
 800b836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83a:	f7f4 fd5f 	bl	80002fc <__adddf3>
 800b83e:	4606      	mov	r6, r0
 800b840:	4628      	mov	r0, r5
 800b842:	460f      	mov	r7, r1
 800b844:	f7f4 fea6 	bl	8000594 <__aeabi_i2d>
 800b848:	a361      	add	r3, pc, #388	; (adr r3, 800b9d0 <_dtoa_r+0x2c8>)
 800b84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b84e:	f7f4 ff0b 	bl	8000668 <__aeabi_dmul>
 800b852:	4602      	mov	r2, r0
 800b854:	460b      	mov	r3, r1
 800b856:	4630      	mov	r0, r6
 800b858:	4639      	mov	r1, r7
 800b85a:	f7f4 fd4f 	bl	80002fc <__adddf3>
 800b85e:	4606      	mov	r6, r0
 800b860:	460f      	mov	r7, r1
 800b862:	f7f5 f9b1 	bl	8000bc8 <__aeabi_d2iz>
 800b866:	2200      	movs	r2, #0
 800b868:	9000      	str	r0, [sp, #0]
 800b86a:	2300      	movs	r3, #0
 800b86c:	4630      	mov	r0, r6
 800b86e:	4639      	mov	r1, r7
 800b870:	f7f5 f96c 	bl	8000b4c <__aeabi_dcmplt>
 800b874:	b150      	cbz	r0, 800b88c <_dtoa_r+0x184>
 800b876:	9800      	ldr	r0, [sp, #0]
 800b878:	f7f4 fe8c 	bl	8000594 <__aeabi_i2d>
 800b87c:	4632      	mov	r2, r6
 800b87e:	463b      	mov	r3, r7
 800b880:	f7f5 f95a 	bl	8000b38 <__aeabi_dcmpeq>
 800b884:	b910      	cbnz	r0, 800b88c <_dtoa_r+0x184>
 800b886:	9b00      	ldr	r3, [sp, #0]
 800b888:	3b01      	subs	r3, #1
 800b88a:	9300      	str	r3, [sp, #0]
 800b88c:	9b00      	ldr	r3, [sp, #0]
 800b88e:	2b16      	cmp	r3, #22
 800b890:	d85a      	bhi.n	800b948 <_dtoa_r+0x240>
 800b892:	9a00      	ldr	r2, [sp, #0]
 800b894:	4b57      	ldr	r3, [pc, #348]	; (800b9f4 <_dtoa_r+0x2ec>)
 800b896:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89e:	ec51 0b19 	vmov	r0, r1, d9
 800b8a2:	f7f5 f953 	bl	8000b4c <__aeabi_dcmplt>
 800b8a6:	2800      	cmp	r0, #0
 800b8a8:	d050      	beq.n	800b94c <_dtoa_r+0x244>
 800b8aa:	9b00      	ldr	r3, [sp, #0]
 800b8ac:	3b01      	subs	r3, #1
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b8b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b8b6:	1b5d      	subs	r5, r3, r5
 800b8b8:	1e6b      	subs	r3, r5, #1
 800b8ba:	9305      	str	r3, [sp, #20]
 800b8bc:	bf45      	ittet	mi
 800b8be:	f1c5 0301 	rsbmi	r3, r5, #1
 800b8c2:	9304      	strmi	r3, [sp, #16]
 800b8c4:	2300      	movpl	r3, #0
 800b8c6:	2300      	movmi	r3, #0
 800b8c8:	bf4c      	ite	mi
 800b8ca:	9305      	strmi	r3, [sp, #20]
 800b8cc:	9304      	strpl	r3, [sp, #16]
 800b8ce:	9b00      	ldr	r3, [sp, #0]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	db3d      	blt.n	800b950 <_dtoa_r+0x248>
 800b8d4:	9b05      	ldr	r3, [sp, #20]
 800b8d6:	9a00      	ldr	r2, [sp, #0]
 800b8d8:	920a      	str	r2, [sp, #40]	; 0x28
 800b8da:	4413      	add	r3, r2
 800b8dc:	9305      	str	r3, [sp, #20]
 800b8de:	2300      	movs	r3, #0
 800b8e0:	9307      	str	r3, [sp, #28]
 800b8e2:	9b06      	ldr	r3, [sp, #24]
 800b8e4:	2b09      	cmp	r3, #9
 800b8e6:	f200 8089 	bhi.w	800b9fc <_dtoa_r+0x2f4>
 800b8ea:	2b05      	cmp	r3, #5
 800b8ec:	bfc4      	itt	gt
 800b8ee:	3b04      	subgt	r3, #4
 800b8f0:	9306      	strgt	r3, [sp, #24]
 800b8f2:	9b06      	ldr	r3, [sp, #24]
 800b8f4:	f1a3 0302 	sub.w	r3, r3, #2
 800b8f8:	bfcc      	ite	gt
 800b8fa:	2500      	movgt	r5, #0
 800b8fc:	2501      	movle	r5, #1
 800b8fe:	2b03      	cmp	r3, #3
 800b900:	f200 8087 	bhi.w	800ba12 <_dtoa_r+0x30a>
 800b904:	e8df f003 	tbb	[pc, r3]
 800b908:	59383a2d 	.word	0x59383a2d
 800b90c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b910:	441d      	add	r5, r3
 800b912:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b916:	2b20      	cmp	r3, #32
 800b918:	bfc1      	itttt	gt
 800b91a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b91e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b922:	fa0b f303 	lslgt.w	r3, fp, r3
 800b926:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b92a:	bfda      	itte	le
 800b92c:	f1c3 0320 	rsble	r3, r3, #32
 800b930:	fa06 f003 	lslle.w	r0, r6, r3
 800b934:	4318      	orrgt	r0, r3
 800b936:	f7f4 fe1d 	bl	8000574 <__aeabi_ui2d>
 800b93a:	2301      	movs	r3, #1
 800b93c:	4606      	mov	r6, r0
 800b93e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b942:	3d01      	subs	r5, #1
 800b944:	930e      	str	r3, [sp, #56]	; 0x38
 800b946:	e76a      	b.n	800b81e <_dtoa_r+0x116>
 800b948:	2301      	movs	r3, #1
 800b94a:	e7b2      	b.n	800b8b2 <_dtoa_r+0x1aa>
 800b94c:	900b      	str	r0, [sp, #44]	; 0x2c
 800b94e:	e7b1      	b.n	800b8b4 <_dtoa_r+0x1ac>
 800b950:	9b04      	ldr	r3, [sp, #16]
 800b952:	9a00      	ldr	r2, [sp, #0]
 800b954:	1a9b      	subs	r3, r3, r2
 800b956:	9304      	str	r3, [sp, #16]
 800b958:	4253      	negs	r3, r2
 800b95a:	9307      	str	r3, [sp, #28]
 800b95c:	2300      	movs	r3, #0
 800b95e:	930a      	str	r3, [sp, #40]	; 0x28
 800b960:	e7bf      	b.n	800b8e2 <_dtoa_r+0x1da>
 800b962:	2300      	movs	r3, #0
 800b964:	9308      	str	r3, [sp, #32]
 800b966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b968:	2b00      	cmp	r3, #0
 800b96a:	dc55      	bgt.n	800ba18 <_dtoa_r+0x310>
 800b96c:	2301      	movs	r3, #1
 800b96e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b972:	461a      	mov	r2, r3
 800b974:	9209      	str	r2, [sp, #36]	; 0x24
 800b976:	e00c      	b.n	800b992 <_dtoa_r+0x28a>
 800b978:	2301      	movs	r3, #1
 800b97a:	e7f3      	b.n	800b964 <_dtoa_r+0x25c>
 800b97c:	2300      	movs	r3, #0
 800b97e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b980:	9308      	str	r3, [sp, #32]
 800b982:	9b00      	ldr	r3, [sp, #0]
 800b984:	4413      	add	r3, r2
 800b986:	9302      	str	r3, [sp, #8]
 800b988:	3301      	adds	r3, #1
 800b98a:	2b01      	cmp	r3, #1
 800b98c:	9303      	str	r3, [sp, #12]
 800b98e:	bfb8      	it	lt
 800b990:	2301      	movlt	r3, #1
 800b992:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b994:	2200      	movs	r2, #0
 800b996:	6042      	str	r2, [r0, #4]
 800b998:	2204      	movs	r2, #4
 800b99a:	f102 0614 	add.w	r6, r2, #20
 800b99e:	429e      	cmp	r6, r3
 800b9a0:	6841      	ldr	r1, [r0, #4]
 800b9a2:	d93d      	bls.n	800ba20 <_dtoa_r+0x318>
 800b9a4:	4620      	mov	r0, r4
 800b9a6:	f001 f84b 	bl	800ca40 <_Balloc>
 800b9aa:	9001      	str	r0, [sp, #4]
 800b9ac:	2800      	cmp	r0, #0
 800b9ae:	d13b      	bne.n	800ba28 <_dtoa_r+0x320>
 800b9b0:	4b11      	ldr	r3, [pc, #68]	; (800b9f8 <_dtoa_r+0x2f0>)
 800b9b2:	4602      	mov	r2, r0
 800b9b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b9b8:	e6c0      	b.n	800b73c <_dtoa_r+0x34>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e7df      	b.n	800b97e <_dtoa_r+0x276>
 800b9be:	bf00      	nop
 800b9c0:	636f4361 	.word	0x636f4361
 800b9c4:	3fd287a7 	.word	0x3fd287a7
 800b9c8:	8b60c8b3 	.word	0x8b60c8b3
 800b9cc:	3fc68a28 	.word	0x3fc68a28
 800b9d0:	509f79fb 	.word	0x509f79fb
 800b9d4:	3fd34413 	.word	0x3fd34413
 800b9d8:	0800e890 	.word	0x0800e890
 800b9dc:	0800ea4e 	.word	0x0800ea4e
 800b9e0:	7ff00000 	.word	0x7ff00000
 800b9e4:	0800ea4a 	.word	0x0800ea4a
 800b9e8:	0800ea41 	.word	0x0800ea41
 800b9ec:	0800e819 	.word	0x0800e819
 800b9f0:	3ff80000 	.word	0x3ff80000
 800b9f4:	0800ebb8 	.word	0x0800ebb8
 800b9f8:	0800eaa9 	.word	0x0800eaa9
 800b9fc:	2501      	movs	r5, #1
 800b9fe:	2300      	movs	r3, #0
 800ba00:	9306      	str	r3, [sp, #24]
 800ba02:	9508      	str	r5, [sp, #32]
 800ba04:	f04f 33ff 	mov.w	r3, #4294967295
 800ba08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	2312      	movs	r3, #18
 800ba10:	e7b0      	b.n	800b974 <_dtoa_r+0x26c>
 800ba12:	2301      	movs	r3, #1
 800ba14:	9308      	str	r3, [sp, #32]
 800ba16:	e7f5      	b.n	800ba04 <_dtoa_r+0x2fc>
 800ba18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba1a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ba1e:	e7b8      	b.n	800b992 <_dtoa_r+0x28a>
 800ba20:	3101      	adds	r1, #1
 800ba22:	6041      	str	r1, [r0, #4]
 800ba24:	0052      	lsls	r2, r2, #1
 800ba26:	e7b8      	b.n	800b99a <_dtoa_r+0x292>
 800ba28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba2a:	9a01      	ldr	r2, [sp, #4]
 800ba2c:	601a      	str	r2, [r3, #0]
 800ba2e:	9b03      	ldr	r3, [sp, #12]
 800ba30:	2b0e      	cmp	r3, #14
 800ba32:	f200 809d 	bhi.w	800bb70 <_dtoa_r+0x468>
 800ba36:	2d00      	cmp	r5, #0
 800ba38:	f000 809a 	beq.w	800bb70 <_dtoa_r+0x468>
 800ba3c:	9b00      	ldr	r3, [sp, #0]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	dd32      	ble.n	800baa8 <_dtoa_r+0x3a0>
 800ba42:	4ab7      	ldr	r2, [pc, #732]	; (800bd20 <_dtoa_r+0x618>)
 800ba44:	f003 030f 	and.w	r3, r3, #15
 800ba48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ba4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba50:	9b00      	ldr	r3, [sp, #0]
 800ba52:	05d8      	lsls	r0, r3, #23
 800ba54:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ba58:	d516      	bpl.n	800ba88 <_dtoa_r+0x380>
 800ba5a:	4bb2      	ldr	r3, [pc, #712]	; (800bd24 <_dtoa_r+0x61c>)
 800ba5c:	ec51 0b19 	vmov	r0, r1, d9
 800ba60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ba64:	f7f4 ff2a 	bl	80008bc <__aeabi_ddiv>
 800ba68:	f007 070f 	and.w	r7, r7, #15
 800ba6c:	4682      	mov	sl, r0
 800ba6e:	468b      	mov	fp, r1
 800ba70:	2503      	movs	r5, #3
 800ba72:	4eac      	ldr	r6, [pc, #688]	; (800bd24 <_dtoa_r+0x61c>)
 800ba74:	b957      	cbnz	r7, 800ba8c <_dtoa_r+0x384>
 800ba76:	4642      	mov	r2, r8
 800ba78:	464b      	mov	r3, r9
 800ba7a:	4650      	mov	r0, sl
 800ba7c:	4659      	mov	r1, fp
 800ba7e:	f7f4 ff1d 	bl	80008bc <__aeabi_ddiv>
 800ba82:	4682      	mov	sl, r0
 800ba84:	468b      	mov	fp, r1
 800ba86:	e028      	b.n	800bada <_dtoa_r+0x3d2>
 800ba88:	2502      	movs	r5, #2
 800ba8a:	e7f2      	b.n	800ba72 <_dtoa_r+0x36a>
 800ba8c:	07f9      	lsls	r1, r7, #31
 800ba8e:	d508      	bpl.n	800baa2 <_dtoa_r+0x39a>
 800ba90:	4640      	mov	r0, r8
 800ba92:	4649      	mov	r1, r9
 800ba94:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ba98:	f7f4 fde6 	bl	8000668 <__aeabi_dmul>
 800ba9c:	3501      	adds	r5, #1
 800ba9e:	4680      	mov	r8, r0
 800baa0:	4689      	mov	r9, r1
 800baa2:	107f      	asrs	r7, r7, #1
 800baa4:	3608      	adds	r6, #8
 800baa6:	e7e5      	b.n	800ba74 <_dtoa_r+0x36c>
 800baa8:	f000 809b 	beq.w	800bbe2 <_dtoa_r+0x4da>
 800baac:	9b00      	ldr	r3, [sp, #0]
 800baae:	4f9d      	ldr	r7, [pc, #628]	; (800bd24 <_dtoa_r+0x61c>)
 800bab0:	425e      	negs	r6, r3
 800bab2:	4b9b      	ldr	r3, [pc, #620]	; (800bd20 <_dtoa_r+0x618>)
 800bab4:	f006 020f 	and.w	r2, r6, #15
 800bab8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800babc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac0:	ec51 0b19 	vmov	r0, r1, d9
 800bac4:	f7f4 fdd0 	bl	8000668 <__aeabi_dmul>
 800bac8:	1136      	asrs	r6, r6, #4
 800baca:	4682      	mov	sl, r0
 800bacc:	468b      	mov	fp, r1
 800bace:	2300      	movs	r3, #0
 800bad0:	2502      	movs	r5, #2
 800bad2:	2e00      	cmp	r6, #0
 800bad4:	d17a      	bne.n	800bbcc <_dtoa_r+0x4c4>
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d1d3      	bne.n	800ba82 <_dtoa_r+0x37a>
 800bada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800badc:	2b00      	cmp	r3, #0
 800bade:	f000 8082 	beq.w	800bbe6 <_dtoa_r+0x4de>
 800bae2:	4b91      	ldr	r3, [pc, #580]	; (800bd28 <_dtoa_r+0x620>)
 800bae4:	2200      	movs	r2, #0
 800bae6:	4650      	mov	r0, sl
 800bae8:	4659      	mov	r1, fp
 800baea:	f7f5 f82f 	bl	8000b4c <__aeabi_dcmplt>
 800baee:	2800      	cmp	r0, #0
 800baf0:	d079      	beq.n	800bbe6 <_dtoa_r+0x4de>
 800baf2:	9b03      	ldr	r3, [sp, #12]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d076      	beq.n	800bbe6 <_dtoa_r+0x4de>
 800baf8:	9b02      	ldr	r3, [sp, #8]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	dd36      	ble.n	800bb6c <_dtoa_r+0x464>
 800bafe:	9b00      	ldr	r3, [sp, #0]
 800bb00:	4650      	mov	r0, sl
 800bb02:	4659      	mov	r1, fp
 800bb04:	1e5f      	subs	r7, r3, #1
 800bb06:	2200      	movs	r2, #0
 800bb08:	4b88      	ldr	r3, [pc, #544]	; (800bd2c <_dtoa_r+0x624>)
 800bb0a:	f7f4 fdad 	bl	8000668 <__aeabi_dmul>
 800bb0e:	9e02      	ldr	r6, [sp, #8]
 800bb10:	4682      	mov	sl, r0
 800bb12:	468b      	mov	fp, r1
 800bb14:	3501      	adds	r5, #1
 800bb16:	4628      	mov	r0, r5
 800bb18:	f7f4 fd3c 	bl	8000594 <__aeabi_i2d>
 800bb1c:	4652      	mov	r2, sl
 800bb1e:	465b      	mov	r3, fp
 800bb20:	f7f4 fda2 	bl	8000668 <__aeabi_dmul>
 800bb24:	4b82      	ldr	r3, [pc, #520]	; (800bd30 <_dtoa_r+0x628>)
 800bb26:	2200      	movs	r2, #0
 800bb28:	f7f4 fbe8 	bl	80002fc <__adddf3>
 800bb2c:	46d0      	mov	r8, sl
 800bb2e:	46d9      	mov	r9, fp
 800bb30:	4682      	mov	sl, r0
 800bb32:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bb36:	2e00      	cmp	r6, #0
 800bb38:	d158      	bne.n	800bbec <_dtoa_r+0x4e4>
 800bb3a:	4b7e      	ldr	r3, [pc, #504]	; (800bd34 <_dtoa_r+0x62c>)
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	4640      	mov	r0, r8
 800bb40:	4649      	mov	r1, r9
 800bb42:	f7f4 fbd9 	bl	80002f8 <__aeabi_dsub>
 800bb46:	4652      	mov	r2, sl
 800bb48:	465b      	mov	r3, fp
 800bb4a:	4680      	mov	r8, r0
 800bb4c:	4689      	mov	r9, r1
 800bb4e:	f7f5 f81b 	bl	8000b88 <__aeabi_dcmpgt>
 800bb52:	2800      	cmp	r0, #0
 800bb54:	f040 8295 	bne.w	800c082 <_dtoa_r+0x97a>
 800bb58:	4652      	mov	r2, sl
 800bb5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bb5e:	4640      	mov	r0, r8
 800bb60:	4649      	mov	r1, r9
 800bb62:	f7f4 fff3 	bl	8000b4c <__aeabi_dcmplt>
 800bb66:	2800      	cmp	r0, #0
 800bb68:	f040 8289 	bne.w	800c07e <_dtoa_r+0x976>
 800bb6c:	ec5b ab19 	vmov	sl, fp, d9
 800bb70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f2c0 8148 	blt.w	800be08 <_dtoa_r+0x700>
 800bb78:	9a00      	ldr	r2, [sp, #0]
 800bb7a:	2a0e      	cmp	r2, #14
 800bb7c:	f300 8144 	bgt.w	800be08 <_dtoa_r+0x700>
 800bb80:	4b67      	ldr	r3, [pc, #412]	; (800bd20 <_dtoa_r+0x618>)
 800bb82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb86:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	f280 80d5 	bge.w	800bd3c <_dtoa_r+0x634>
 800bb92:	9b03      	ldr	r3, [sp, #12]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	f300 80d1 	bgt.w	800bd3c <_dtoa_r+0x634>
 800bb9a:	f040 826f 	bne.w	800c07c <_dtoa_r+0x974>
 800bb9e:	4b65      	ldr	r3, [pc, #404]	; (800bd34 <_dtoa_r+0x62c>)
 800bba0:	2200      	movs	r2, #0
 800bba2:	4640      	mov	r0, r8
 800bba4:	4649      	mov	r1, r9
 800bba6:	f7f4 fd5f 	bl	8000668 <__aeabi_dmul>
 800bbaa:	4652      	mov	r2, sl
 800bbac:	465b      	mov	r3, fp
 800bbae:	f7f4 ffe1 	bl	8000b74 <__aeabi_dcmpge>
 800bbb2:	9e03      	ldr	r6, [sp, #12]
 800bbb4:	4637      	mov	r7, r6
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	f040 8245 	bne.w	800c046 <_dtoa_r+0x93e>
 800bbbc:	9d01      	ldr	r5, [sp, #4]
 800bbbe:	2331      	movs	r3, #49	; 0x31
 800bbc0:	f805 3b01 	strb.w	r3, [r5], #1
 800bbc4:	9b00      	ldr	r3, [sp, #0]
 800bbc6:	3301      	adds	r3, #1
 800bbc8:	9300      	str	r3, [sp, #0]
 800bbca:	e240      	b.n	800c04e <_dtoa_r+0x946>
 800bbcc:	07f2      	lsls	r2, r6, #31
 800bbce:	d505      	bpl.n	800bbdc <_dtoa_r+0x4d4>
 800bbd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbd4:	f7f4 fd48 	bl	8000668 <__aeabi_dmul>
 800bbd8:	3501      	adds	r5, #1
 800bbda:	2301      	movs	r3, #1
 800bbdc:	1076      	asrs	r6, r6, #1
 800bbde:	3708      	adds	r7, #8
 800bbe0:	e777      	b.n	800bad2 <_dtoa_r+0x3ca>
 800bbe2:	2502      	movs	r5, #2
 800bbe4:	e779      	b.n	800bada <_dtoa_r+0x3d2>
 800bbe6:	9f00      	ldr	r7, [sp, #0]
 800bbe8:	9e03      	ldr	r6, [sp, #12]
 800bbea:	e794      	b.n	800bb16 <_dtoa_r+0x40e>
 800bbec:	9901      	ldr	r1, [sp, #4]
 800bbee:	4b4c      	ldr	r3, [pc, #304]	; (800bd20 <_dtoa_r+0x618>)
 800bbf0:	4431      	add	r1, r6
 800bbf2:	910d      	str	r1, [sp, #52]	; 0x34
 800bbf4:	9908      	ldr	r1, [sp, #32]
 800bbf6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bbfa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bbfe:	2900      	cmp	r1, #0
 800bc00:	d043      	beq.n	800bc8a <_dtoa_r+0x582>
 800bc02:	494d      	ldr	r1, [pc, #308]	; (800bd38 <_dtoa_r+0x630>)
 800bc04:	2000      	movs	r0, #0
 800bc06:	f7f4 fe59 	bl	80008bc <__aeabi_ddiv>
 800bc0a:	4652      	mov	r2, sl
 800bc0c:	465b      	mov	r3, fp
 800bc0e:	f7f4 fb73 	bl	80002f8 <__aeabi_dsub>
 800bc12:	9d01      	ldr	r5, [sp, #4]
 800bc14:	4682      	mov	sl, r0
 800bc16:	468b      	mov	fp, r1
 800bc18:	4649      	mov	r1, r9
 800bc1a:	4640      	mov	r0, r8
 800bc1c:	f7f4 ffd4 	bl	8000bc8 <__aeabi_d2iz>
 800bc20:	4606      	mov	r6, r0
 800bc22:	f7f4 fcb7 	bl	8000594 <__aeabi_i2d>
 800bc26:	4602      	mov	r2, r0
 800bc28:	460b      	mov	r3, r1
 800bc2a:	4640      	mov	r0, r8
 800bc2c:	4649      	mov	r1, r9
 800bc2e:	f7f4 fb63 	bl	80002f8 <__aeabi_dsub>
 800bc32:	3630      	adds	r6, #48	; 0x30
 800bc34:	f805 6b01 	strb.w	r6, [r5], #1
 800bc38:	4652      	mov	r2, sl
 800bc3a:	465b      	mov	r3, fp
 800bc3c:	4680      	mov	r8, r0
 800bc3e:	4689      	mov	r9, r1
 800bc40:	f7f4 ff84 	bl	8000b4c <__aeabi_dcmplt>
 800bc44:	2800      	cmp	r0, #0
 800bc46:	d163      	bne.n	800bd10 <_dtoa_r+0x608>
 800bc48:	4642      	mov	r2, r8
 800bc4a:	464b      	mov	r3, r9
 800bc4c:	4936      	ldr	r1, [pc, #216]	; (800bd28 <_dtoa_r+0x620>)
 800bc4e:	2000      	movs	r0, #0
 800bc50:	f7f4 fb52 	bl	80002f8 <__aeabi_dsub>
 800bc54:	4652      	mov	r2, sl
 800bc56:	465b      	mov	r3, fp
 800bc58:	f7f4 ff78 	bl	8000b4c <__aeabi_dcmplt>
 800bc5c:	2800      	cmp	r0, #0
 800bc5e:	f040 80b5 	bne.w	800bdcc <_dtoa_r+0x6c4>
 800bc62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc64:	429d      	cmp	r5, r3
 800bc66:	d081      	beq.n	800bb6c <_dtoa_r+0x464>
 800bc68:	4b30      	ldr	r3, [pc, #192]	; (800bd2c <_dtoa_r+0x624>)
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	4650      	mov	r0, sl
 800bc6e:	4659      	mov	r1, fp
 800bc70:	f7f4 fcfa 	bl	8000668 <__aeabi_dmul>
 800bc74:	4b2d      	ldr	r3, [pc, #180]	; (800bd2c <_dtoa_r+0x624>)
 800bc76:	4682      	mov	sl, r0
 800bc78:	468b      	mov	fp, r1
 800bc7a:	4640      	mov	r0, r8
 800bc7c:	4649      	mov	r1, r9
 800bc7e:	2200      	movs	r2, #0
 800bc80:	f7f4 fcf2 	bl	8000668 <__aeabi_dmul>
 800bc84:	4680      	mov	r8, r0
 800bc86:	4689      	mov	r9, r1
 800bc88:	e7c6      	b.n	800bc18 <_dtoa_r+0x510>
 800bc8a:	4650      	mov	r0, sl
 800bc8c:	4659      	mov	r1, fp
 800bc8e:	f7f4 fceb 	bl	8000668 <__aeabi_dmul>
 800bc92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc94:	9d01      	ldr	r5, [sp, #4]
 800bc96:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc98:	4682      	mov	sl, r0
 800bc9a:	468b      	mov	fp, r1
 800bc9c:	4649      	mov	r1, r9
 800bc9e:	4640      	mov	r0, r8
 800bca0:	f7f4 ff92 	bl	8000bc8 <__aeabi_d2iz>
 800bca4:	4606      	mov	r6, r0
 800bca6:	f7f4 fc75 	bl	8000594 <__aeabi_i2d>
 800bcaa:	3630      	adds	r6, #48	; 0x30
 800bcac:	4602      	mov	r2, r0
 800bcae:	460b      	mov	r3, r1
 800bcb0:	4640      	mov	r0, r8
 800bcb2:	4649      	mov	r1, r9
 800bcb4:	f7f4 fb20 	bl	80002f8 <__aeabi_dsub>
 800bcb8:	f805 6b01 	strb.w	r6, [r5], #1
 800bcbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bcbe:	429d      	cmp	r5, r3
 800bcc0:	4680      	mov	r8, r0
 800bcc2:	4689      	mov	r9, r1
 800bcc4:	f04f 0200 	mov.w	r2, #0
 800bcc8:	d124      	bne.n	800bd14 <_dtoa_r+0x60c>
 800bcca:	4b1b      	ldr	r3, [pc, #108]	; (800bd38 <_dtoa_r+0x630>)
 800bccc:	4650      	mov	r0, sl
 800bcce:	4659      	mov	r1, fp
 800bcd0:	f7f4 fb14 	bl	80002fc <__adddf3>
 800bcd4:	4602      	mov	r2, r0
 800bcd6:	460b      	mov	r3, r1
 800bcd8:	4640      	mov	r0, r8
 800bcda:	4649      	mov	r1, r9
 800bcdc:	f7f4 ff54 	bl	8000b88 <__aeabi_dcmpgt>
 800bce0:	2800      	cmp	r0, #0
 800bce2:	d173      	bne.n	800bdcc <_dtoa_r+0x6c4>
 800bce4:	4652      	mov	r2, sl
 800bce6:	465b      	mov	r3, fp
 800bce8:	4913      	ldr	r1, [pc, #76]	; (800bd38 <_dtoa_r+0x630>)
 800bcea:	2000      	movs	r0, #0
 800bcec:	f7f4 fb04 	bl	80002f8 <__aeabi_dsub>
 800bcf0:	4602      	mov	r2, r0
 800bcf2:	460b      	mov	r3, r1
 800bcf4:	4640      	mov	r0, r8
 800bcf6:	4649      	mov	r1, r9
 800bcf8:	f7f4 ff28 	bl	8000b4c <__aeabi_dcmplt>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	f43f af35 	beq.w	800bb6c <_dtoa_r+0x464>
 800bd02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bd04:	1e6b      	subs	r3, r5, #1
 800bd06:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd08:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bd0c:	2b30      	cmp	r3, #48	; 0x30
 800bd0e:	d0f8      	beq.n	800bd02 <_dtoa_r+0x5fa>
 800bd10:	9700      	str	r7, [sp, #0]
 800bd12:	e049      	b.n	800bda8 <_dtoa_r+0x6a0>
 800bd14:	4b05      	ldr	r3, [pc, #20]	; (800bd2c <_dtoa_r+0x624>)
 800bd16:	f7f4 fca7 	bl	8000668 <__aeabi_dmul>
 800bd1a:	4680      	mov	r8, r0
 800bd1c:	4689      	mov	r9, r1
 800bd1e:	e7bd      	b.n	800bc9c <_dtoa_r+0x594>
 800bd20:	0800ebb8 	.word	0x0800ebb8
 800bd24:	0800eb90 	.word	0x0800eb90
 800bd28:	3ff00000 	.word	0x3ff00000
 800bd2c:	40240000 	.word	0x40240000
 800bd30:	401c0000 	.word	0x401c0000
 800bd34:	40140000 	.word	0x40140000
 800bd38:	3fe00000 	.word	0x3fe00000
 800bd3c:	9d01      	ldr	r5, [sp, #4]
 800bd3e:	4656      	mov	r6, sl
 800bd40:	465f      	mov	r7, fp
 800bd42:	4642      	mov	r2, r8
 800bd44:	464b      	mov	r3, r9
 800bd46:	4630      	mov	r0, r6
 800bd48:	4639      	mov	r1, r7
 800bd4a:	f7f4 fdb7 	bl	80008bc <__aeabi_ddiv>
 800bd4e:	f7f4 ff3b 	bl	8000bc8 <__aeabi_d2iz>
 800bd52:	4682      	mov	sl, r0
 800bd54:	f7f4 fc1e 	bl	8000594 <__aeabi_i2d>
 800bd58:	4642      	mov	r2, r8
 800bd5a:	464b      	mov	r3, r9
 800bd5c:	f7f4 fc84 	bl	8000668 <__aeabi_dmul>
 800bd60:	4602      	mov	r2, r0
 800bd62:	460b      	mov	r3, r1
 800bd64:	4630      	mov	r0, r6
 800bd66:	4639      	mov	r1, r7
 800bd68:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800bd6c:	f7f4 fac4 	bl	80002f8 <__aeabi_dsub>
 800bd70:	f805 6b01 	strb.w	r6, [r5], #1
 800bd74:	9e01      	ldr	r6, [sp, #4]
 800bd76:	9f03      	ldr	r7, [sp, #12]
 800bd78:	1bae      	subs	r6, r5, r6
 800bd7a:	42b7      	cmp	r7, r6
 800bd7c:	4602      	mov	r2, r0
 800bd7e:	460b      	mov	r3, r1
 800bd80:	d135      	bne.n	800bdee <_dtoa_r+0x6e6>
 800bd82:	f7f4 fabb 	bl	80002fc <__adddf3>
 800bd86:	4642      	mov	r2, r8
 800bd88:	464b      	mov	r3, r9
 800bd8a:	4606      	mov	r6, r0
 800bd8c:	460f      	mov	r7, r1
 800bd8e:	f7f4 fefb 	bl	8000b88 <__aeabi_dcmpgt>
 800bd92:	b9d0      	cbnz	r0, 800bdca <_dtoa_r+0x6c2>
 800bd94:	4642      	mov	r2, r8
 800bd96:	464b      	mov	r3, r9
 800bd98:	4630      	mov	r0, r6
 800bd9a:	4639      	mov	r1, r7
 800bd9c:	f7f4 fecc 	bl	8000b38 <__aeabi_dcmpeq>
 800bda0:	b110      	cbz	r0, 800bda8 <_dtoa_r+0x6a0>
 800bda2:	f01a 0f01 	tst.w	sl, #1
 800bda6:	d110      	bne.n	800bdca <_dtoa_r+0x6c2>
 800bda8:	4620      	mov	r0, r4
 800bdaa:	ee18 1a10 	vmov	r1, s16
 800bdae:	f000 fe87 	bl	800cac0 <_Bfree>
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	9800      	ldr	r0, [sp, #0]
 800bdb6:	702b      	strb	r3, [r5, #0]
 800bdb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bdba:	3001      	adds	r0, #1
 800bdbc:	6018      	str	r0, [r3, #0]
 800bdbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	f43f acf1 	beq.w	800b7a8 <_dtoa_r+0xa0>
 800bdc6:	601d      	str	r5, [r3, #0]
 800bdc8:	e4ee      	b.n	800b7a8 <_dtoa_r+0xa0>
 800bdca:	9f00      	ldr	r7, [sp, #0]
 800bdcc:	462b      	mov	r3, r5
 800bdce:	461d      	mov	r5, r3
 800bdd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdd4:	2a39      	cmp	r2, #57	; 0x39
 800bdd6:	d106      	bne.n	800bde6 <_dtoa_r+0x6de>
 800bdd8:	9a01      	ldr	r2, [sp, #4]
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d1f7      	bne.n	800bdce <_dtoa_r+0x6c6>
 800bdde:	9901      	ldr	r1, [sp, #4]
 800bde0:	2230      	movs	r2, #48	; 0x30
 800bde2:	3701      	adds	r7, #1
 800bde4:	700a      	strb	r2, [r1, #0]
 800bde6:	781a      	ldrb	r2, [r3, #0]
 800bde8:	3201      	adds	r2, #1
 800bdea:	701a      	strb	r2, [r3, #0]
 800bdec:	e790      	b.n	800bd10 <_dtoa_r+0x608>
 800bdee:	4ba6      	ldr	r3, [pc, #664]	; (800c088 <_dtoa_r+0x980>)
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	f7f4 fc39 	bl	8000668 <__aeabi_dmul>
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	4606      	mov	r6, r0
 800bdfc:	460f      	mov	r7, r1
 800bdfe:	f7f4 fe9b 	bl	8000b38 <__aeabi_dcmpeq>
 800be02:	2800      	cmp	r0, #0
 800be04:	d09d      	beq.n	800bd42 <_dtoa_r+0x63a>
 800be06:	e7cf      	b.n	800bda8 <_dtoa_r+0x6a0>
 800be08:	9a08      	ldr	r2, [sp, #32]
 800be0a:	2a00      	cmp	r2, #0
 800be0c:	f000 80d7 	beq.w	800bfbe <_dtoa_r+0x8b6>
 800be10:	9a06      	ldr	r2, [sp, #24]
 800be12:	2a01      	cmp	r2, #1
 800be14:	f300 80ba 	bgt.w	800bf8c <_dtoa_r+0x884>
 800be18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800be1a:	2a00      	cmp	r2, #0
 800be1c:	f000 80b2 	beq.w	800bf84 <_dtoa_r+0x87c>
 800be20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800be24:	9e07      	ldr	r6, [sp, #28]
 800be26:	9d04      	ldr	r5, [sp, #16]
 800be28:	9a04      	ldr	r2, [sp, #16]
 800be2a:	441a      	add	r2, r3
 800be2c:	9204      	str	r2, [sp, #16]
 800be2e:	9a05      	ldr	r2, [sp, #20]
 800be30:	2101      	movs	r1, #1
 800be32:	441a      	add	r2, r3
 800be34:	4620      	mov	r0, r4
 800be36:	9205      	str	r2, [sp, #20]
 800be38:	f000 ff44 	bl	800ccc4 <__i2b>
 800be3c:	4607      	mov	r7, r0
 800be3e:	2d00      	cmp	r5, #0
 800be40:	dd0c      	ble.n	800be5c <_dtoa_r+0x754>
 800be42:	9b05      	ldr	r3, [sp, #20]
 800be44:	2b00      	cmp	r3, #0
 800be46:	dd09      	ble.n	800be5c <_dtoa_r+0x754>
 800be48:	42ab      	cmp	r3, r5
 800be4a:	9a04      	ldr	r2, [sp, #16]
 800be4c:	bfa8      	it	ge
 800be4e:	462b      	movge	r3, r5
 800be50:	1ad2      	subs	r2, r2, r3
 800be52:	9204      	str	r2, [sp, #16]
 800be54:	9a05      	ldr	r2, [sp, #20]
 800be56:	1aed      	subs	r5, r5, r3
 800be58:	1ad3      	subs	r3, r2, r3
 800be5a:	9305      	str	r3, [sp, #20]
 800be5c:	9b07      	ldr	r3, [sp, #28]
 800be5e:	b31b      	cbz	r3, 800bea8 <_dtoa_r+0x7a0>
 800be60:	9b08      	ldr	r3, [sp, #32]
 800be62:	2b00      	cmp	r3, #0
 800be64:	f000 80af 	beq.w	800bfc6 <_dtoa_r+0x8be>
 800be68:	2e00      	cmp	r6, #0
 800be6a:	dd13      	ble.n	800be94 <_dtoa_r+0x78c>
 800be6c:	4639      	mov	r1, r7
 800be6e:	4632      	mov	r2, r6
 800be70:	4620      	mov	r0, r4
 800be72:	f000 ffe7 	bl	800ce44 <__pow5mult>
 800be76:	ee18 2a10 	vmov	r2, s16
 800be7a:	4601      	mov	r1, r0
 800be7c:	4607      	mov	r7, r0
 800be7e:	4620      	mov	r0, r4
 800be80:	f000 ff36 	bl	800ccf0 <__multiply>
 800be84:	ee18 1a10 	vmov	r1, s16
 800be88:	4680      	mov	r8, r0
 800be8a:	4620      	mov	r0, r4
 800be8c:	f000 fe18 	bl	800cac0 <_Bfree>
 800be90:	ee08 8a10 	vmov	s16, r8
 800be94:	9b07      	ldr	r3, [sp, #28]
 800be96:	1b9a      	subs	r2, r3, r6
 800be98:	d006      	beq.n	800bea8 <_dtoa_r+0x7a0>
 800be9a:	ee18 1a10 	vmov	r1, s16
 800be9e:	4620      	mov	r0, r4
 800bea0:	f000 ffd0 	bl	800ce44 <__pow5mult>
 800bea4:	ee08 0a10 	vmov	s16, r0
 800bea8:	2101      	movs	r1, #1
 800beaa:	4620      	mov	r0, r4
 800beac:	f000 ff0a 	bl	800ccc4 <__i2b>
 800beb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	4606      	mov	r6, r0
 800beb6:	f340 8088 	ble.w	800bfca <_dtoa_r+0x8c2>
 800beba:	461a      	mov	r2, r3
 800bebc:	4601      	mov	r1, r0
 800bebe:	4620      	mov	r0, r4
 800bec0:	f000 ffc0 	bl	800ce44 <__pow5mult>
 800bec4:	9b06      	ldr	r3, [sp, #24]
 800bec6:	2b01      	cmp	r3, #1
 800bec8:	4606      	mov	r6, r0
 800beca:	f340 8081 	ble.w	800bfd0 <_dtoa_r+0x8c8>
 800bece:	f04f 0800 	mov.w	r8, #0
 800bed2:	6933      	ldr	r3, [r6, #16]
 800bed4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bed8:	6918      	ldr	r0, [r3, #16]
 800beda:	f000 fea3 	bl	800cc24 <__hi0bits>
 800bede:	f1c0 0020 	rsb	r0, r0, #32
 800bee2:	9b05      	ldr	r3, [sp, #20]
 800bee4:	4418      	add	r0, r3
 800bee6:	f010 001f 	ands.w	r0, r0, #31
 800beea:	f000 8092 	beq.w	800c012 <_dtoa_r+0x90a>
 800beee:	f1c0 0320 	rsb	r3, r0, #32
 800bef2:	2b04      	cmp	r3, #4
 800bef4:	f340 808a 	ble.w	800c00c <_dtoa_r+0x904>
 800bef8:	f1c0 001c 	rsb	r0, r0, #28
 800befc:	9b04      	ldr	r3, [sp, #16]
 800befe:	4403      	add	r3, r0
 800bf00:	9304      	str	r3, [sp, #16]
 800bf02:	9b05      	ldr	r3, [sp, #20]
 800bf04:	4403      	add	r3, r0
 800bf06:	4405      	add	r5, r0
 800bf08:	9305      	str	r3, [sp, #20]
 800bf0a:	9b04      	ldr	r3, [sp, #16]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	dd07      	ble.n	800bf20 <_dtoa_r+0x818>
 800bf10:	ee18 1a10 	vmov	r1, s16
 800bf14:	461a      	mov	r2, r3
 800bf16:	4620      	mov	r0, r4
 800bf18:	f000 ffee 	bl	800cef8 <__lshift>
 800bf1c:	ee08 0a10 	vmov	s16, r0
 800bf20:	9b05      	ldr	r3, [sp, #20]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	dd05      	ble.n	800bf32 <_dtoa_r+0x82a>
 800bf26:	4631      	mov	r1, r6
 800bf28:	461a      	mov	r2, r3
 800bf2a:	4620      	mov	r0, r4
 800bf2c:	f000 ffe4 	bl	800cef8 <__lshift>
 800bf30:	4606      	mov	r6, r0
 800bf32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d06e      	beq.n	800c016 <_dtoa_r+0x90e>
 800bf38:	ee18 0a10 	vmov	r0, s16
 800bf3c:	4631      	mov	r1, r6
 800bf3e:	f001 f84b 	bl	800cfd8 <__mcmp>
 800bf42:	2800      	cmp	r0, #0
 800bf44:	da67      	bge.n	800c016 <_dtoa_r+0x90e>
 800bf46:	9b00      	ldr	r3, [sp, #0]
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	ee18 1a10 	vmov	r1, s16
 800bf4e:	9300      	str	r3, [sp, #0]
 800bf50:	220a      	movs	r2, #10
 800bf52:	2300      	movs	r3, #0
 800bf54:	4620      	mov	r0, r4
 800bf56:	f000 fdd5 	bl	800cb04 <__multadd>
 800bf5a:	9b08      	ldr	r3, [sp, #32]
 800bf5c:	ee08 0a10 	vmov	s16, r0
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	f000 81b1 	beq.w	800c2c8 <_dtoa_r+0xbc0>
 800bf66:	2300      	movs	r3, #0
 800bf68:	4639      	mov	r1, r7
 800bf6a:	220a      	movs	r2, #10
 800bf6c:	4620      	mov	r0, r4
 800bf6e:	f000 fdc9 	bl	800cb04 <__multadd>
 800bf72:	9b02      	ldr	r3, [sp, #8]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	4607      	mov	r7, r0
 800bf78:	f300 808e 	bgt.w	800c098 <_dtoa_r+0x990>
 800bf7c:	9b06      	ldr	r3, [sp, #24]
 800bf7e:	2b02      	cmp	r3, #2
 800bf80:	dc51      	bgt.n	800c026 <_dtoa_r+0x91e>
 800bf82:	e089      	b.n	800c098 <_dtoa_r+0x990>
 800bf84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bf86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bf8a:	e74b      	b.n	800be24 <_dtoa_r+0x71c>
 800bf8c:	9b03      	ldr	r3, [sp, #12]
 800bf8e:	1e5e      	subs	r6, r3, #1
 800bf90:	9b07      	ldr	r3, [sp, #28]
 800bf92:	42b3      	cmp	r3, r6
 800bf94:	bfbf      	itttt	lt
 800bf96:	9b07      	ldrlt	r3, [sp, #28]
 800bf98:	9607      	strlt	r6, [sp, #28]
 800bf9a:	1af2      	sublt	r2, r6, r3
 800bf9c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800bf9e:	bfb6      	itet	lt
 800bfa0:	189b      	addlt	r3, r3, r2
 800bfa2:	1b9e      	subge	r6, r3, r6
 800bfa4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800bfa6:	9b03      	ldr	r3, [sp, #12]
 800bfa8:	bfb8      	it	lt
 800bfaa:	2600      	movlt	r6, #0
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	bfb7      	itett	lt
 800bfb0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800bfb4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800bfb8:	1a9d      	sublt	r5, r3, r2
 800bfba:	2300      	movlt	r3, #0
 800bfbc:	e734      	b.n	800be28 <_dtoa_r+0x720>
 800bfbe:	9e07      	ldr	r6, [sp, #28]
 800bfc0:	9d04      	ldr	r5, [sp, #16]
 800bfc2:	9f08      	ldr	r7, [sp, #32]
 800bfc4:	e73b      	b.n	800be3e <_dtoa_r+0x736>
 800bfc6:	9a07      	ldr	r2, [sp, #28]
 800bfc8:	e767      	b.n	800be9a <_dtoa_r+0x792>
 800bfca:	9b06      	ldr	r3, [sp, #24]
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	dc18      	bgt.n	800c002 <_dtoa_r+0x8fa>
 800bfd0:	f1ba 0f00 	cmp.w	sl, #0
 800bfd4:	d115      	bne.n	800c002 <_dtoa_r+0x8fa>
 800bfd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bfda:	b993      	cbnz	r3, 800c002 <_dtoa_r+0x8fa>
 800bfdc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bfe0:	0d1b      	lsrs	r3, r3, #20
 800bfe2:	051b      	lsls	r3, r3, #20
 800bfe4:	b183      	cbz	r3, 800c008 <_dtoa_r+0x900>
 800bfe6:	9b04      	ldr	r3, [sp, #16]
 800bfe8:	3301      	adds	r3, #1
 800bfea:	9304      	str	r3, [sp, #16]
 800bfec:	9b05      	ldr	r3, [sp, #20]
 800bfee:	3301      	adds	r3, #1
 800bff0:	9305      	str	r3, [sp, #20]
 800bff2:	f04f 0801 	mov.w	r8, #1
 800bff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	f47f af6a 	bne.w	800bed2 <_dtoa_r+0x7ca>
 800bffe:	2001      	movs	r0, #1
 800c000:	e76f      	b.n	800bee2 <_dtoa_r+0x7da>
 800c002:	f04f 0800 	mov.w	r8, #0
 800c006:	e7f6      	b.n	800bff6 <_dtoa_r+0x8ee>
 800c008:	4698      	mov	r8, r3
 800c00a:	e7f4      	b.n	800bff6 <_dtoa_r+0x8ee>
 800c00c:	f43f af7d 	beq.w	800bf0a <_dtoa_r+0x802>
 800c010:	4618      	mov	r0, r3
 800c012:	301c      	adds	r0, #28
 800c014:	e772      	b.n	800befc <_dtoa_r+0x7f4>
 800c016:	9b03      	ldr	r3, [sp, #12]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	dc37      	bgt.n	800c08c <_dtoa_r+0x984>
 800c01c:	9b06      	ldr	r3, [sp, #24]
 800c01e:	2b02      	cmp	r3, #2
 800c020:	dd34      	ble.n	800c08c <_dtoa_r+0x984>
 800c022:	9b03      	ldr	r3, [sp, #12]
 800c024:	9302      	str	r3, [sp, #8]
 800c026:	9b02      	ldr	r3, [sp, #8]
 800c028:	b96b      	cbnz	r3, 800c046 <_dtoa_r+0x93e>
 800c02a:	4631      	mov	r1, r6
 800c02c:	2205      	movs	r2, #5
 800c02e:	4620      	mov	r0, r4
 800c030:	f000 fd68 	bl	800cb04 <__multadd>
 800c034:	4601      	mov	r1, r0
 800c036:	4606      	mov	r6, r0
 800c038:	ee18 0a10 	vmov	r0, s16
 800c03c:	f000 ffcc 	bl	800cfd8 <__mcmp>
 800c040:	2800      	cmp	r0, #0
 800c042:	f73f adbb 	bgt.w	800bbbc <_dtoa_r+0x4b4>
 800c046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c048:	9d01      	ldr	r5, [sp, #4]
 800c04a:	43db      	mvns	r3, r3
 800c04c:	9300      	str	r3, [sp, #0]
 800c04e:	f04f 0800 	mov.w	r8, #0
 800c052:	4631      	mov	r1, r6
 800c054:	4620      	mov	r0, r4
 800c056:	f000 fd33 	bl	800cac0 <_Bfree>
 800c05a:	2f00      	cmp	r7, #0
 800c05c:	f43f aea4 	beq.w	800bda8 <_dtoa_r+0x6a0>
 800c060:	f1b8 0f00 	cmp.w	r8, #0
 800c064:	d005      	beq.n	800c072 <_dtoa_r+0x96a>
 800c066:	45b8      	cmp	r8, r7
 800c068:	d003      	beq.n	800c072 <_dtoa_r+0x96a>
 800c06a:	4641      	mov	r1, r8
 800c06c:	4620      	mov	r0, r4
 800c06e:	f000 fd27 	bl	800cac0 <_Bfree>
 800c072:	4639      	mov	r1, r7
 800c074:	4620      	mov	r0, r4
 800c076:	f000 fd23 	bl	800cac0 <_Bfree>
 800c07a:	e695      	b.n	800bda8 <_dtoa_r+0x6a0>
 800c07c:	2600      	movs	r6, #0
 800c07e:	4637      	mov	r7, r6
 800c080:	e7e1      	b.n	800c046 <_dtoa_r+0x93e>
 800c082:	9700      	str	r7, [sp, #0]
 800c084:	4637      	mov	r7, r6
 800c086:	e599      	b.n	800bbbc <_dtoa_r+0x4b4>
 800c088:	40240000 	.word	0x40240000
 800c08c:	9b08      	ldr	r3, [sp, #32]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	f000 80ca 	beq.w	800c228 <_dtoa_r+0xb20>
 800c094:	9b03      	ldr	r3, [sp, #12]
 800c096:	9302      	str	r3, [sp, #8]
 800c098:	2d00      	cmp	r5, #0
 800c09a:	dd05      	ble.n	800c0a8 <_dtoa_r+0x9a0>
 800c09c:	4639      	mov	r1, r7
 800c09e:	462a      	mov	r2, r5
 800c0a0:	4620      	mov	r0, r4
 800c0a2:	f000 ff29 	bl	800cef8 <__lshift>
 800c0a6:	4607      	mov	r7, r0
 800c0a8:	f1b8 0f00 	cmp.w	r8, #0
 800c0ac:	d05b      	beq.n	800c166 <_dtoa_r+0xa5e>
 800c0ae:	6879      	ldr	r1, [r7, #4]
 800c0b0:	4620      	mov	r0, r4
 800c0b2:	f000 fcc5 	bl	800ca40 <_Balloc>
 800c0b6:	4605      	mov	r5, r0
 800c0b8:	b928      	cbnz	r0, 800c0c6 <_dtoa_r+0x9be>
 800c0ba:	4b87      	ldr	r3, [pc, #540]	; (800c2d8 <_dtoa_r+0xbd0>)
 800c0bc:	4602      	mov	r2, r0
 800c0be:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c0c2:	f7ff bb3b 	b.w	800b73c <_dtoa_r+0x34>
 800c0c6:	693a      	ldr	r2, [r7, #16]
 800c0c8:	3202      	adds	r2, #2
 800c0ca:	0092      	lsls	r2, r2, #2
 800c0cc:	f107 010c 	add.w	r1, r7, #12
 800c0d0:	300c      	adds	r0, #12
 800c0d2:	f000 fca7 	bl	800ca24 <memcpy>
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	4629      	mov	r1, r5
 800c0da:	4620      	mov	r0, r4
 800c0dc:	f000 ff0c 	bl	800cef8 <__lshift>
 800c0e0:	9b01      	ldr	r3, [sp, #4]
 800c0e2:	f103 0901 	add.w	r9, r3, #1
 800c0e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c0ea:	4413      	add	r3, r2
 800c0ec:	9305      	str	r3, [sp, #20]
 800c0ee:	f00a 0301 	and.w	r3, sl, #1
 800c0f2:	46b8      	mov	r8, r7
 800c0f4:	9304      	str	r3, [sp, #16]
 800c0f6:	4607      	mov	r7, r0
 800c0f8:	4631      	mov	r1, r6
 800c0fa:	ee18 0a10 	vmov	r0, s16
 800c0fe:	f7ff fa77 	bl	800b5f0 <quorem>
 800c102:	4641      	mov	r1, r8
 800c104:	9002      	str	r0, [sp, #8]
 800c106:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c10a:	ee18 0a10 	vmov	r0, s16
 800c10e:	f000 ff63 	bl	800cfd8 <__mcmp>
 800c112:	463a      	mov	r2, r7
 800c114:	9003      	str	r0, [sp, #12]
 800c116:	4631      	mov	r1, r6
 800c118:	4620      	mov	r0, r4
 800c11a:	f000 ff79 	bl	800d010 <__mdiff>
 800c11e:	68c2      	ldr	r2, [r0, #12]
 800c120:	f109 3bff 	add.w	fp, r9, #4294967295
 800c124:	4605      	mov	r5, r0
 800c126:	bb02      	cbnz	r2, 800c16a <_dtoa_r+0xa62>
 800c128:	4601      	mov	r1, r0
 800c12a:	ee18 0a10 	vmov	r0, s16
 800c12e:	f000 ff53 	bl	800cfd8 <__mcmp>
 800c132:	4602      	mov	r2, r0
 800c134:	4629      	mov	r1, r5
 800c136:	4620      	mov	r0, r4
 800c138:	9207      	str	r2, [sp, #28]
 800c13a:	f000 fcc1 	bl	800cac0 <_Bfree>
 800c13e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c142:	ea43 0102 	orr.w	r1, r3, r2
 800c146:	9b04      	ldr	r3, [sp, #16]
 800c148:	430b      	orrs	r3, r1
 800c14a:	464d      	mov	r5, r9
 800c14c:	d10f      	bne.n	800c16e <_dtoa_r+0xa66>
 800c14e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c152:	d02a      	beq.n	800c1aa <_dtoa_r+0xaa2>
 800c154:	9b03      	ldr	r3, [sp, #12]
 800c156:	2b00      	cmp	r3, #0
 800c158:	dd02      	ble.n	800c160 <_dtoa_r+0xa58>
 800c15a:	9b02      	ldr	r3, [sp, #8]
 800c15c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c160:	f88b a000 	strb.w	sl, [fp]
 800c164:	e775      	b.n	800c052 <_dtoa_r+0x94a>
 800c166:	4638      	mov	r0, r7
 800c168:	e7ba      	b.n	800c0e0 <_dtoa_r+0x9d8>
 800c16a:	2201      	movs	r2, #1
 800c16c:	e7e2      	b.n	800c134 <_dtoa_r+0xa2c>
 800c16e:	9b03      	ldr	r3, [sp, #12]
 800c170:	2b00      	cmp	r3, #0
 800c172:	db04      	blt.n	800c17e <_dtoa_r+0xa76>
 800c174:	9906      	ldr	r1, [sp, #24]
 800c176:	430b      	orrs	r3, r1
 800c178:	9904      	ldr	r1, [sp, #16]
 800c17a:	430b      	orrs	r3, r1
 800c17c:	d122      	bne.n	800c1c4 <_dtoa_r+0xabc>
 800c17e:	2a00      	cmp	r2, #0
 800c180:	ddee      	ble.n	800c160 <_dtoa_r+0xa58>
 800c182:	ee18 1a10 	vmov	r1, s16
 800c186:	2201      	movs	r2, #1
 800c188:	4620      	mov	r0, r4
 800c18a:	f000 feb5 	bl	800cef8 <__lshift>
 800c18e:	4631      	mov	r1, r6
 800c190:	ee08 0a10 	vmov	s16, r0
 800c194:	f000 ff20 	bl	800cfd8 <__mcmp>
 800c198:	2800      	cmp	r0, #0
 800c19a:	dc03      	bgt.n	800c1a4 <_dtoa_r+0xa9c>
 800c19c:	d1e0      	bne.n	800c160 <_dtoa_r+0xa58>
 800c19e:	f01a 0f01 	tst.w	sl, #1
 800c1a2:	d0dd      	beq.n	800c160 <_dtoa_r+0xa58>
 800c1a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c1a8:	d1d7      	bne.n	800c15a <_dtoa_r+0xa52>
 800c1aa:	2339      	movs	r3, #57	; 0x39
 800c1ac:	f88b 3000 	strb.w	r3, [fp]
 800c1b0:	462b      	mov	r3, r5
 800c1b2:	461d      	mov	r5, r3
 800c1b4:	3b01      	subs	r3, #1
 800c1b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c1ba:	2a39      	cmp	r2, #57	; 0x39
 800c1bc:	d071      	beq.n	800c2a2 <_dtoa_r+0xb9a>
 800c1be:	3201      	adds	r2, #1
 800c1c0:	701a      	strb	r2, [r3, #0]
 800c1c2:	e746      	b.n	800c052 <_dtoa_r+0x94a>
 800c1c4:	2a00      	cmp	r2, #0
 800c1c6:	dd07      	ble.n	800c1d8 <_dtoa_r+0xad0>
 800c1c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c1cc:	d0ed      	beq.n	800c1aa <_dtoa_r+0xaa2>
 800c1ce:	f10a 0301 	add.w	r3, sl, #1
 800c1d2:	f88b 3000 	strb.w	r3, [fp]
 800c1d6:	e73c      	b.n	800c052 <_dtoa_r+0x94a>
 800c1d8:	9b05      	ldr	r3, [sp, #20]
 800c1da:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c1de:	4599      	cmp	r9, r3
 800c1e0:	d047      	beq.n	800c272 <_dtoa_r+0xb6a>
 800c1e2:	ee18 1a10 	vmov	r1, s16
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	220a      	movs	r2, #10
 800c1ea:	4620      	mov	r0, r4
 800c1ec:	f000 fc8a 	bl	800cb04 <__multadd>
 800c1f0:	45b8      	cmp	r8, r7
 800c1f2:	ee08 0a10 	vmov	s16, r0
 800c1f6:	f04f 0300 	mov.w	r3, #0
 800c1fa:	f04f 020a 	mov.w	r2, #10
 800c1fe:	4641      	mov	r1, r8
 800c200:	4620      	mov	r0, r4
 800c202:	d106      	bne.n	800c212 <_dtoa_r+0xb0a>
 800c204:	f000 fc7e 	bl	800cb04 <__multadd>
 800c208:	4680      	mov	r8, r0
 800c20a:	4607      	mov	r7, r0
 800c20c:	f109 0901 	add.w	r9, r9, #1
 800c210:	e772      	b.n	800c0f8 <_dtoa_r+0x9f0>
 800c212:	f000 fc77 	bl	800cb04 <__multadd>
 800c216:	4639      	mov	r1, r7
 800c218:	4680      	mov	r8, r0
 800c21a:	2300      	movs	r3, #0
 800c21c:	220a      	movs	r2, #10
 800c21e:	4620      	mov	r0, r4
 800c220:	f000 fc70 	bl	800cb04 <__multadd>
 800c224:	4607      	mov	r7, r0
 800c226:	e7f1      	b.n	800c20c <_dtoa_r+0xb04>
 800c228:	9b03      	ldr	r3, [sp, #12]
 800c22a:	9302      	str	r3, [sp, #8]
 800c22c:	9d01      	ldr	r5, [sp, #4]
 800c22e:	ee18 0a10 	vmov	r0, s16
 800c232:	4631      	mov	r1, r6
 800c234:	f7ff f9dc 	bl	800b5f0 <quorem>
 800c238:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c23c:	9b01      	ldr	r3, [sp, #4]
 800c23e:	f805 ab01 	strb.w	sl, [r5], #1
 800c242:	1aea      	subs	r2, r5, r3
 800c244:	9b02      	ldr	r3, [sp, #8]
 800c246:	4293      	cmp	r3, r2
 800c248:	dd09      	ble.n	800c25e <_dtoa_r+0xb56>
 800c24a:	ee18 1a10 	vmov	r1, s16
 800c24e:	2300      	movs	r3, #0
 800c250:	220a      	movs	r2, #10
 800c252:	4620      	mov	r0, r4
 800c254:	f000 fc56 	bl	800cb04 <__multadd>
 800c258:	ee08 0a10 	vmov	s16, r0
 800c25c:	e7e7      	b.n	800c22e <_dtoa_r+0xb26>
 800c25e:	9b02      	ldr	r3, [sp, #8]
 800c260:	2b00      	cmp	r3, #0
 800c262:	bfc8      	it	gt
 800c264:	461d      	movgt	r5, r3
 800c266:	9b01      	ldr	r3, [sp, #4]
 800c268:	bfd8      	it	le
 800c26a:	2501      	movle	r5, #1
 800c26c:	441d      	add	r5, r3
 800c26e:	f04f 0800 	mov.w	r8, #0
 800c272:	ee18 1a10 	vmov	r1, s16
 800c276:	2201      	movs	r2, #1
 800c278:	4620      	mov	r0, r4
 800c27a:	f000 fe3d 	bl	800cef8 <__lshift>
 800c27e:	4631      	mov	r1, r6
 800c280:	ee08 0a10 	vmov	s16, r0
 800c284:	f000 fea8 	bl	800cfd8 <__mcmp>
 800c288:	2800      	cmp	r0, #0
 800c28a:	dc91      	bgt.n	800c1b0 <_dtoa_r+0xaa8>
 800c28c:	d102      	bne.n	800c294 <_dtoa_r+0xb8c>
 800c28e:	f01a 0f01 	tst.w	sl, #1
 800c292:	d18d      	bne.n	800c1b0 <_dtoa_r+0xaa8>
 800c294:	462b      	mov	r3, r5
 800c296:	461d      	mov	r5, r3
 800c298:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c29c:	2a30      	cmp	r2, #48	; 0x30
 800c29e:	d0fa      	beq.n	800c296 <_dtoa_r+0xb8e>
 800c2a0:	e6d7      	b.n	800c052 <_dtoa_r+0x94a>
 800c2a2:	9a01      	ldr	r2, [sp, #4]
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d184      	bne.n	800c1b2 <_dtoa_r+0xaaa>
 800c2a8:	9b00      	ldr	r3, [sp, #0]
 800c2aa:	3301      	adds	r3, #1
 800c2ac:	9300      	str	r3, [sp, #0]
 800c2ae:	2331      	movs	r3, #49	; 0x31
 800c2b0:	7013      	strb	r3, [r2, #0]
 800c2b2:	e6ce      	b.n	800c052 <_dtoa_r+0x94a>
 800c2b4:	4b09      	ldr	r3, [pc, #36]	; (800c2dc <_dtoa_r+0xbd4>)
 800c2b6:	f7ff ba95 	b.w	800b7e4 <_dtoa_r+0xdc>
 800c2ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	f47f aa6e 	bne.w	800b79e <_dtoa_r+0x96>
 800c2c2:	4b07      	ldr	r3, [pc, #28]	; (800c2e0 <_dtoa_r+0xbd8>)
 800c2c4:	f7ff ba8e 	b.w	800b7e4 <_dtoa_r+0xdc>
 800c2c8:	9b02      	ldr	r3, [sp, #8]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	dcae      	bgt.n	800c22c <_dtoa_r+0xb24>
 800c2ce:	9b06      	ldr	r3, [sp, #24]
 800c2d0:	2b02      	cmp	r3, #2
 800c2d2:	f73f aea8 	bgt.w	800c026 <_dtoa_r+0x91e>
 800c2d6:	e7a9      	b.n	800c22c <_dtoa_r+0xb24>
 800c2d8:	0800eaa9 	.word	0x0800eaa9
 800c2dc:	0800e818 	.word	0x0800e818
 800c2e0:	0800ea41 	.word	0x0800ea41

0800c2e4 <fiprintf>:
 800c2e4:	b40e      	push	{r1, r2, r3}
 800c2e6:	b503      	push	{r0, r1, lr}
 800c2e8:	4601      	mov	r1, r0
 800c2ea:	ab03      	add	r3, sp, #12
 800c2ec:	4805      	ldr	r0, [pc, #20]	; (800c304 <fiprintf+0x20>)
 800c2ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2f2:	6800      	ldr	r0, [r0, #0]
 800c2f4:	9301      	str	r3, [sp, #4]
 800c2f6:	f001 fae1 	bl	800d8bc <_vfiprintf_r>
 800c2fa:	b002      	add	sp, #8
 800c2fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c300:	b003      	add	sp, #12
 800c302:	4770      	bx	lr
 800c304:	20000014 	.word	0x20000014

0800c308 <rshift>:
 800c308:	6903      	ldr	r3, [r0, #16]
 800c30a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c30e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c312:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c316:	f100 0414 	add.w	r4, r0, #20
 800c31a:	dd45      	ble.n	800c3a8 <rshift+0xa0>
 800c31c:	f011 011f 	ands.w	r1, r1, #31
 800c320:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c324:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c328:	d10c      	bne.n	800c344 <rshift+0x3c>
 800c32a:	f100 0710 	add.w	r7, r0, #16
 800c32e:	4629      	mov	r1, r5
 800c330:	42b1      	cmp	r1, r6
 800c332:	d334      	bcc.n	800c39e <rshift+0x96>
 800c334:	1a9b      	subs	r3, r3, r2
 800c336:	009b      	lsls	r3, r3, #2
 800c338:	1eea      	subs	r2, r5, #3
 800c33a:	4296      	cmp	r6, r2
 800c33c:	bf38      	it	cc
 800c33e:	2300      	movcc	r3, #0
 800c340:	4423      	add	r3, r4
 800c342:	e015      	b.n	800c370 <rshift+0x68>
 800c344:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c348:	f1c1 0820 	rsb	r8, r1, #32
 800c34c:	40cf      	lsrs	r7, r1
 800c34e:	f105 0e04 	add.w	lr, r5, #4
 800c352:	46a1      	mov	r9, r4
 800c354:	4576      	cmp	r6, lr
 800c356:	46f4      	mov	ip, lr
 800c358:	d815      	bhi.n	800c386 <rshift+0x7e>
 800c35a:	1a9a      	subs	r2, r3, r2
 800c35c:	0092      	lsls	r2, r2, #2
 800c35e:	3a04      	subs	r2, #4
 800c360:	3501      	adds	r5, #1
 800c362:	42ae      	cmp	r6, r5
 800c364:	bf38      	it	cc
 800c366:	2200      	movcc	r2, #0
 800c368:	18a3      	adds	r3, r4, r2
 800c36a:	50a7      	str	r7, [r4, r2]
 800c36c:	b107      	cbz	r7, 800c370 <rshift+0x68>
 800c36e:	3304      	adds	r3, #4
 800c370:	1b1a      	subs	r2, r3, r4
 800c372:	42a3      	cmp	r3, r4
 800c374:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c378:	bf08      	it	eq
 800c37a:	2300      	moveq	r3, #0
 800c37c:	6102      	str	r2, [r0, #16]
 800c37e:	bf08      	it	eq
 800c380:	6143      	streq	r3, [r0, #20]
 800c382:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c386:	f8dc c000 	ldr.w	ip, [ip]
 800c38a:	fa0c fc08 	lsl.w	ip, ip, r8
 800c38e:	ea4c 0707 	orr.w	r7, ip, r7
 800c392:	f849 7b04 	str.w	r7, [r9], #4
 800c396:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c39a:	40cf      	lsrs	r7, r1
 800c39c:	e7da      	b.n	800c354 <rshift+0x4c>
 800c39e:	f851 cb04 	ldr.w	ip, [r1], #4
 800c3a2:	f847 cf04 	str.w	ip, [r7, #4]!
 800c3a6:	e7c3      	b.n	800c330 <rshift+0x28>
 800c3a8:	4623      	mov	r3, r4
 800c3aa:	e7e1      	b.n	800c370 <rshift+0x68>

0800c3ac <__hexdig_fun>:
 800c3ac:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c3b0:	2b09      	cmp	r3, #9
 800c3b2:	d802      	bhi.n	800c3ba <__hexdig_fun+0xe>
 800c3b4:	3820      	subs	r0, #32
 800c3b6:	b2c0      	uxtb	r0, r0
 800c3b8:	4770      	bx	lr
 800c3ba:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c3be:	2b05      	cmp	r3, #5
 800c3c0:	d801      	bhi.n	800c3c6 <__hexdig_fun+0x1a>
 800c3c2:	3847      	subs	r0, #71	; 0x47
 800c3c4:	e7f7      	b.n	800c3b6 <__hexdig_fun+0xa>
 800c3c6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c3ca:	2b05      	cmp	r3, #5
 800c3cc:	d801      	bhi.n	800c3d2 <__hexdig_fun+0x26>
 800c3ce:	3827      	subs	r0, #39	; 0x27
 800c3d0:	e7f1      	b.n	800c3b6 <__hexdig_fun+0xa>
 800c3d2:	2000      	movs	r0, #0
 800c3d4:	4770      	bx	lr
	...

0800c3d8 <__gethex>:
 800c3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3dc:	ed2d 8b02 	vpush	{d8}
 800c3e0:	b089      	sub	sp, #36	; 0x24
 800c3e2:	ee08 0a10 	vmov	s16, r0
 800c3e6:	9304      	str	r3, [sp, #16]
 800c3e8:	4bb4      	ldr	r3, [pc, #720]	; (800c6bc <__gethex+0x2e4>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	9301      	str	r3, [sp, #4]
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	468b      	mov	fp, r1
 800c3f2:	4690      	mov	r8, r2
 800c3f4:	f7f3 ff1e 	bl	8000234 <strlen>
 800c3f8:	9b01      	ldr	r3, [sp, #4]
 800c3fa:	f8db 2000 	ldr.w	r2, [fp]
 800c3fe:	4403      	add	r3, r0
 800c400:	4682      	mov	sl, r0
 800c402:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c406:	9305      	str	r3, [sp, #20]
 800c408:	1c93      	adds	r3, r2, #2
 800c40a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c40e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c412:	32fe      	adds	r2, #254	; 0xfe
 800c414:	18d1      	adds	r1, r2, r3
 800c416:	461f      	mov	r7, r3
 800c418:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c41c:	9100      	str	r1, [sp, #0]
 800c41e:	2830      	cmp	r0, #48	; 0x30
 800c420:	d0f8      	beq.n	800c414 <__gethex+0x3c>
 800c422:	f7ff ffc3 	bl	800c3ac <__hexdig_fun>
 800c426:	4604      	mov	r4, r0
 800c428:	2800      	cmp	r0, #0
 800c42a:	d13a      	bne.n	800c4a2 <__gethex+0xca>
 800c42c:	9901      	ldr	r1, [sp, #4]
 800c42e:	4652      	mov	r2, sl
 800c430:	4638      	mov	r0, r7
 800c432:	f001 fb8d 	bl	800db50 <strncmp>
 800c436:	4605      	mov	r5, r0
 800c438:	2800      	cmp	r0, #0
 800c43a:	d168      	bne.n	800c50e <__gethex+0x136>
 800c43c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c440:	eb07 060a 	add.w	r6, r7, sl
 800c444:	f7ff ffb2 	bl	800c3ac <__hexdig_fun>
 800c448:	2800      	cmp	r0, #0
 800c44a:	d062      	beq.n	800c512 <__gethex+0x13a>
 800c44c:	4633      	mov	r3, r6
 800c44e:	7818      	ldrb	r0, [r3, #0]
 800c450:	2830      	cmp	r0, #48	; 0x30
 800c452:	461f      	mov	r7, r3
 800c454:	f103 0301 	add.w	r3, r3, #1
 800c458:	d0f9      	beq.n	800c44e <__gethex+0x76>
 800c45a:	f7ff ffa7 	bl	800c3ac <__hexdig_fun>
 800c45e:	2301      	movs	r3, #1
 800c460:	fab0 f480 	clz	r4, r0
 800c464:	0964      	lsrs	r4, r4, #5
 800c466:	4635      	mov	r5, r6
 800c468:	9300      	str	r3, [sp, #0]
 800c46a:	463a      	mov	r2, r7
 800c46c:	4616      	mov	r6, r2
 800c46e:	3201      	adds	r2, #1
 800c470:	7830      	ldrb	r0, [r6, #0]
 800c472:	f7ff ff9b 	bl	800c3ac <__hexdig_fun>
 800c476:	2800      	cmp	r0, #0
 800c478:	d1f8      	bne.n	800c46c <__gethex+0x94>
 800c47a:	9901      	ldr	r1, [sp, #4]
 800c47c:	4652      	mov	r2, sl
 800c47e:	4630      	mov	r0, r6
 800c480:	f001 fb66 	bl	800db50 <strncmp>
 800c484:	b980      	cbnz	r0, 800c4a8 <__gethex+0xd0>
 800c486:	b94d      	cbnz	r5, 800c49c <__gethex+0xc4>
 800c488:	eb06 050a 	add.w	r5, r6, sl
 800c48c:	462a      	mov	r2, r5
 800c48e:	4616      	mov	r6, r2
 800c490:	3201      	adds	r2, #1
 800c492:	7830      	ldrb	r0, [r6, #0]
 800c494:	f7ff ff8a 	bl	800c3ac <__hexdig_fun>
 800c498:	2800      	cmp	r0, #0
 800c49a:	d1f8      	bne.n	800c48e <__gethex+0xb6>
 800c49c:	1bad      	subs	r5, r5, r6
 800c49e:	00ad      	lsls	r5, r5, #2
 800c4a0:	e004      	b.n	800c4ac <__gethex+0xd4>
 800c4a2:	2400      	movs	r4, #0
 800c4a4:	4625      	mov	r5, r4
 800c4a6:	e7e0      	b.n	800c46a <__gethex+0x92>
 800c4a8:	2d00      	cmp	r5, #0
 800c4aa:	d1f7      	bne.n	800c49c <__gethex+0xc4>
 800c4ac:	7833      	ldrb	r3, [r6, #0]
 800c4ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c4b2:	2b50      	cmp	r3, #80	; 0x50
 800c4b4:	d13b      	bne.n	800c52e <__gethex+0x156>
 800c4b6:	7873      	ldrb	r3, [r6, #1]
 800c4b8:	2b2b      	cmp	r3, #43	; 0x2b
 800c4ba:	d02c      	beq.n	800c516 <__gethex+0x13e>
 800c4bc:	2b2d      	cmp	r3, #45	; 0x2d
 800c4be:	d02e      	beq.n	800c51e <__gethex+0x146>
 800c4c0:	1c71      	adds	r1, r6, #1
 800c4c2:	f04f 0900 	mov.w	r9, #0
 800c4c6:	7808      	ldrb	r0, [r1, #0]
 800c4c8:	f7ff ff70 	bl	800c3ac <__hexdig_fun>
 800c4cc:	1e43      	subs	r3, r0, #1
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	2b18      	cmp	r3, #24
 800c4d2:	d82c      	bhi.n	800c52e <__gethex+0x156>
 800c4d4:	f1a0 0210 	sub.w	r2, r0, #16
 800c4d8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c4dc:	f7ff ff66 	bl	800c3ac <__hexdig_fun>
 800c4e0:	1e43      	subs	r3, r0, #1
 800c4e2:	b2db      	uxtb	r3, r3
 800c4e4:	2b18      	cmp	r3, #24
 800c4e6:	d91d      	bls.n	800c524 <__gethex+0x14c>
 800c4e8:	f1b9 0f00 	cmp.w	r9, #0
 800c4ec:	d000      	beq.n	800c4f0 <__gethex+0x118>
 800c4ee:	4252      	negs	r2, r2
 800c4f0:	4415      	add	r5, r2
 800c4f2:	f8cb 1000 	str.w	r1, [fp]
 800c4f6:	b1e4      	cbz	r4, 800c532 <__gethex+0x15a>
 800c4f8:	9b00      	ldr	r3, [sp, #0]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	bf14      	ite	ne
 800c4fe:	2700      	movne	r7, #0
 800c500:	2706      	moveq	r7, #6
 800c502:	4638      	mov	r0, r7
 800c504:	b009      	add	sp, #36	; 0x24
 800c506:	ecbd 8b02 	vpop	{d8}
 800c50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c50e:	463e      	mov	r6, r7
 800c510:	4625      	mov	r5, r4
 800c512:	2401      	movs	r4, #1
 800c514:	e7ca      	b.n	800c4ac <__gethex+0xd4>
 800c516:	f04f 0900 	mov.w	r9, #0
 800c51a:	1cb1      	adds	r1, r6, #2
 800c51c:	e7d3      	b.n	800c4c6 <__gethex+0xee>
 800c51e:	f04f 0901 	mov.w	r9, #1
 800c522:	e7fa      	b.n	800c51a <__gethex+0x142>
 800c524:	230a      	movs	r3, #10
 800c526:	fb03 0202 	mla	r2, r3, r2, r0
 800c52a:	3a10      	subs	r2, #16
 800c52c:	e7d4      	b.n	800c4d8 <__gethex+0x100>
 800c52e:	4631      	mov	r1, r6
 800c530:	e7df      	b.n	800c4f2 <__gethex+0x11a>
 800c532:	1bf3      	subs	r3, r6, r7
 800c534:	3b01      	subs	r3, #1
 800c536:	4621      	mov	r1, r4
 800c538:	2b07      	cmp	r3, #7
 800c53a:	dc0b      	bgt.n	800c554 <__gethex+0x17c>
 800c53c:	ee18 0a10 	vmov	r0, s16
 800c540:	f000 fa7e 	bl	800ca40 <_Balloc>
 800c544:	4604      	mov	r4, r0
 800c546:	b940      	cbnz	r0, 800c55a <__gethex+0x182>
 800c548:	4b5d      	ldr	r3, [pc, #372]	; (800c6c0 <__gethex+0x2e8>)
 800c54a:	4602      	mov	r2, r0
 800c54c:	21de      	movs	r1, #222	; 0xde
 800c54e:	485d      	ldr	r0, [pc, #372]	; (800c6c4 <__gethex+0x2ec>)
 800c550:	f7ff f830 	bl	800b5b4 <__assert_func>
 800c554:	3101      	adds	r1, #1
 800c556:	105b      	asrs	r3, r3, #1
 800c558:	e7ee      	b.n	800c538 <__gethex+0x160>
 800c55a:	f100 0914 	add.w	r9, r0, #20
 800c55e:	f04f 0b00 	mov.w	fp, #0
 800c562:	f1ca 0301 	rsb	r3, sl, #1
 800c566:	f8cd 9008 	str.w	r9, [sp, #8]
 800c56a:	f8cd b000 	str.w	fp, [sp]
 800c56e:	9306      	str	r3, [sp, #24]
 800c570:	42b7      	cmp	r7, r6
 800c572:	d340      	bcc.n	800c5f6 <__gethex+0x21e>
 800c574:	9802      	ldr	r0, [sp, #8]
 800c576:	9b00      	ldr	r3, [sp, #0]
 800c578:	f840 3b04 	str.w	r3, [r0], #4
 800c57c:	eba0 0009 	sub.w	r0, r0, r9
 800c580:	1080      	asrs	r0, r0, #2
 800c582:	0146      	lsls	r6, r0, #5
 800c584:	6120      	str	r0, [r4, #16]
 800c586:	4618      	mov	r0, r3
 800c588:	f000 fb4c 	bl	800cc24 <__hi0bits>
 800c58c:	1a30      	subs	r0, r6, r0
 800c58e:	f8d8 6000 	ldr.w	r6, [r8]
 800c592:	42b0      	cmp	r0, r6
 800c594:	dd63      	ble.n	800c65e <__gethex+0x286>
 800c596:	1b87      	subs	r7, r0, r6
 800c598:	4639      	mov	r1, r7
 800c59a:	4620      	mov	r0, r4
 800c59c:	f000 fef0 	bl	800d380 <__any_on>
 800c5a0:	4682      	mov	sl, r0
 800c5a2:	b1a8      	cbz	r0, 800c5d0 <__gethex+0x1f8>
 800c5a4:	1e7b      	subs	r3, r7, #1
 800c5a6:	1159      	asrs	r1, r3, #5
 800c5a8:	f003 021f 	and.w	r2, r3, #31
 800c5ac:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c5b0:	f04f 0a01 	mov.w	sl, #1
 800c5b4:	fa0a f202 	lsl.w	r2, sl, r2
 800c5b8:	420a      	tst	r2, r1
 800c5ba:	d009      	beq.n	800c5d0 <__gethex+0x1f8>
 800c5bc:	4553      	cmp	r3, sl
 800c5be:	dd05      	ble.n	800c5cc <__gethex+0x1f4>
 800c5c0:	1eb9      	subs	r1, r7, #2
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	f000 fedc 	bl	800d380 <__any_on>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	d145      	bne.n	800c658 <__gethex+0x280>
 800c5cc:	f04f 0a02 	mov.w	sl, #2
 800c5d0:	4639      	mov	r1, r7
 800c5d2:	4620      	mov	r0, r4
 800c5d4:	f7ff fe98 	bl	800c308 <rshift>
 800c5d8:	443d      	add	r5, r7
 800c5da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c5de:	42ab      	cmp	r3, r5
 800c5e0:	da4c      	bge.n	800c67c <__gethex+0x2a4>
 800c5e2:	ee18 0a10 	vmov	r0, s16
 800c5e6:	4621      	mov	r1, r4
 800c5e8:	f000 fa6a 	bl	800cac0 <_Bfree>
 800c5ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	6013      	str	r3, [r2, #0]
 800c5f2:	27a3      	movs	r7, #163	; 0xa3
 800c5f4:	e785      	b.n	800c502 <__gethex+0x12a>
 800c5f6:	1e73      	subs	r3, r6, #1
 800c5f8:	9a05      	ldr	r2, [sp, #20]
 800c5fa:	9303      	str	r3, [sp, #12]
 800c5fc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c600:	4293      	cmp	r3, r2
 800c602:	d019      	beq.n	800c638 <__gethex+0x260>
 800c604:	f1bb 0f20 	cmp.w	fp, #32
 800c608:	d107      	bne.n	800c61a <__gethex+0x242>
 800c60a:	9b02      	ldr	r3, [sp, #8]
 800c60c:	9a00      	ldr	r2, [sp, #0]
 800c60e:	f843 2b04 	str.w	r2, [r3], #4
 800c612:	9302      	str	r3, [sp, #8]
 800c614:	2300      	movs	r3, #0
 800c616:	9300      	str	r3, [sp, #0]
 800c618:	469b      	mov	fp, r3
 800c61a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c61e:	f7ff fec5 	bl	800c3ac <__hexdig_fun>
 800c622:	9b00      	ldr	r3, [sp, #0]
 800c624:	f000 000f 	and.w	r0, r0, #15
 800c628:	fa00 f00b 	lsl.w	r0, r0, fp
 800c62c:	4303      	orrs	r3, r0
 800c62e:	9300      	str	r3, [sp, #0]
 800c630:	f10b 0b04 	add.w	fp, fp, #4
 800c634:	9b03      	ldr	r3, [sp, #12]
 800c636:	e00d      	b.n	800c654 <__gethex+0x27c>
 800c638:	9b03      	ldr	r3, [sp, #12]
 800c63a:	9a06      	ldr	r2, [sp, #24]
 800c63c:	4413      	add	r3, r2
 800c63e:	42bb      	cmp	r3, r7
 800c640:	d3e0      	bcc.n	800c604 <__gethex+0x22c>
 800c642:	4618      	mov	r0, r3
 800c644:	9901      	ldr	r1, [sp, #4]
 800c646:	9307      	str	r3, [sp, #28]
 800c648:	4652      	mov	r2, sl
 800c64a:	f001 fa81 	bl	800db50 <strncmp>
 800c64e:	9b07      	ldr	r3, [sp, #28]
 800c650:	2800      	cmp	r0, #0
 800c652:	d1d7      	bne.n	800c604 <__gethex+0x22c>
 800c654:	461e      	mov	r6, r3
 800c656:	e78b      	b.n	800c570 <__gethex+0x198>
 800c658:	f04f 0a03 	mov.w	sl, #3
 800c65c:	e7b8      	b.n	800c5d0 <__gethex+0x1f8>
 800c65e:	da0a      	bge.n	800c676 <__gethex+0x29e>
 800c660:	1a37      	subs	r7, r6, r0
 800c662:	4621      	mov	r1, r4
 800c664:	ee18 0a10 	vmov	r0, s16
 800c668:	463a      	mov	r2, r7
 800c66a:	f000 fc45 	bl	800cef8 <__lshift>
 800c66e:	1bed      	subs	r5, r5, r7
 800c670:	4604      	mov	r4, r0
 800c672:	f100 0914 	add.w	r9, r0, #20
 800c676:	f04f 0a00 	mov.w	sl, #0
 800c67a:	e7ae      	b.n	800c5da <__gethex+0x202>
 800c67c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c680:	42a8      	cmp	r0, r5
 800c682:	dd72      	ble.n	800c76a <__gethex+0x392>
 800c684:	1b45      	subs	r5, r0, r5
 800c686:	42ae      	cmp	r6, r5
 800c688:	dc36      	bgt.n	800c6f8 <__gethex+0x320>
 800c68a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c68e:	2b02      	cmp	r3, #2
 800c690:	d02a      	beq.n	800c6e8 <__gethex+0x310>
 800c692:	2b03      	cmp	r3, #3
 800c694:	d02c      	beq.n	800c6f0 <__gethex+0x318>
 800c696:	2b01      	cmp	r3, #1
 800c698:	d11c      	bne.n	800c6d4 <__gethex+0x2fc>
 800c69a:	42ae      	cmp	r6, r5
 800c69c:	d11a      	bne.n	800c6d4 <__gethex+0x2fc>
 800c69e:	2e01      	cmp	r6, #1
 800c6a0:	d112      	bne.n	800c6c8 <__gethex+0x2f0>
 800c6a2:	9a04      	ldr	r2, [sp, #16]
 800c6a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c6a8:	6013      	str	r3, [r2, #0]
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	6123      	str	r3, [r4, #16]
 800c6ae:	f8c9 3000 	str.w	r3, [r9]
 800c6b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c6b4:	2762      	movs	r7, #98	; 0x62
 800c6b6:	601c      	str	r4, [r3, #0]
 800c6b8:	e723      	b.n	800c502 <__gethex+0x12a>
 800c6ba:	bf00      	nop
 800c6bc:	0800eb20 	.word	0x0800eb20
 800c6c0:	0800eaa9 	.word	0x0800eaa9
 800c6c4:	0800eaba 	.word	0x0800eaba
 800c6c8:	1e71      	subs	r1, r6, #1
 800c6ca:	4620      	mov	r0, r4
 800c6cc:	f000 fe58 	bl	800d380 <__any_on>
 800c6d0:	2800      	cmp	r0, #0
 800c6d2:	d1e6      	bne.n	800c6a2 <__gethex+0x2ca>
 800c6d4:	ee18 0a10 	vmov	r0, s16
 800c6d8:	4621      	mov	r1, r4
 800c6da:	f000 f9f1 	bl	800cac0 <_Bfree>
 800c6de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	6013      	str	r3, [r2, #0]
 800c6e4:	2750      	movs	r7, #80	; 0x50
 800c6e6:	e70c      	b.n	800c502 <__gethex+0x12a>
 800c6e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d1f2      	bne.n	800c6d4 <__gethex+0x2fc>
 800c6ee:	e7d8      	b.n	800c6a2 <__gethex+0x2ca>
 800c6f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d1d5      	bne.n	800c6a2 <__gethex+0x2ca>
 800c6f6:	e7ed      	b.n	800c6d4 <__gethex+0x2fc>
 800c6f8:	1e6f      	subs	r7, r5, #1
 800c6fa:	f1ba 0f00 	cmp.w	sl, #0
 800c6fe:	d131      	bne.n	800c764 <__gethex+0x38c>
 800c700:	b127      	cbz	r7, 800c70c <__gethex+0x334>
 800c702:	4639      	mov	r1, r7
 800c704:	4620      	mov	r0, r4
 800c706:	f000 fe3b 	bl	800d380 <__any_on>
 800c70a:	4682      	mov	sl, r0
 800c70c:	117b      	asrs	r3, r7, #5
 800c70e:	2101      	movs	r1, #1
 800c710:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c714:	f007 071f 	and.w	r7, r7, #31
 800c718:	fa01 f707 	lsl.w	r7, r1, r7
 800c71c:	421f      	tst	r7, r3
 800c71e:	4629      	mov	r1, r5
 800c720:	4620      	mov	r0, r4
 800c722:	bf18      	it	ne
 800c724:	f04a 0a02 	orrne.w	sl, sl, #2
 800c728:	1b76      	subs	r6, r6, r5
 800c72a:	f7ff fded 	bl	800c308 <rshift>
 800c72e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c732:	2702      	movs	r7, #2
 800c734:	f1ba 0f00 	cmp.w	sl, #0
 800c738:	d048      	beq.n	800c7cc <__gethex+0x3f4>
 800c73a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c73e:	2b02      	cmp	r3, #2
 800c740:	d015      	beq.n	800c76e <__gethex+0x396>
 800c742:	2b03      	cmp	r3, #3
 800c744:	d017      	beq.n	800c776 <__gethex+0x39e>
 800c746:	2b01      	cmp	r3, #1
 800c748:	d109      	bne.n	800c75e <__gethex+0x386>
 800c74a:	f01a 0f02 	tst.w	sl, #2
 800c74e:	d006      	beq.n	800c75e <__gethex+0x386>
 800c750:	f8d9 0000 	ldr.w	r0, [r9]
 800c754:	ea4a 0a00 	orr.w	sl, sl, r0
 800c758:	f01a 0f01 	tst.w	sl, #1
 800c75c:	d10e      	bne.n	800c77c <__gethex+0x3a4>
 800c75e:	f047 0710 	orr.w	r7, r7, #16
 800c762:	e033      	b.n	800c7cc <__gethex+0x3f4>
 800c764:	f04f 0a01 	mov.w	sl, #1
 800c768:	e7d0      	b.n	800c70c <__gethex+0x334>
 800c76a:	2701      	movs	r7, #1
 800c76c:	e7e2      	b.n	800c734 <__gethex+0x35c>
 800c76e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c770:	f1c3 0301 	rsb	r3, r3, #1
 800c774:	9315      	str	r3, [sp, #84]	; 0x54
 800c776:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d0f0      	beq.n	800c75e <__gethex+0x386>
 800c77c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c780:	f104 0314 	add.w	r3, r4, #20
 800c784:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c788:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c78c:	f04f 0c00 	mov.w	ip, #0
 800c790:	4618      	mov	r0, r3
 800c792:	f853 2b04 	ldr.w	r2, [r3], #4
 800c796:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c79a:	d01c      	beq.n	800c7d6 <__gethex+0x3fe>
 800c79c:	3201      	adds	r2, #1
 800c79e:	6002      	str	r2, [r0, #0]
 800c7a0:	2f02      	cmp	r7, #2
 800c7a2:	f104 0314 	add.w	r3, r4, #20
 800c7a6:	d13f      	bne.n	800c828 <__gethex+0x450>
 800c7a8:	f8d8 2000 	ldr.w	r2, [r8]
 800c7ac:	3a01      	subs	r2, #1
 800c7ae:	42b2      	cmp	r2, r6
 800c7b0:	d10a      	bne.n	800c7c8 <__gethex+0x3f0>
 800c7b2:	1171      	asrs	r1, r6, #5
 800c7b4:	2201      	movs	r2, #1
 800c7b6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c7ba:	f006 061f 	and.w	r6, r6, #31
 800c7be:	fa02 f606 	lsl.w	r6, r2, r6
 800c7c2:	421e      	tst	r6, r3
 800c7c4:	bf18      	it	ne
 800c7c6:	4617      	movne	r7, r2
 800c7c8:	f047 0720 	orr.w	r7, r7, #32
 800c7cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c7ce:	601c      	str	r4, [r3, #0]
 800c7d0:	9b04      	ldr	r3, [sp, #16]
 800c7d2:	601d      	str	r5, [r3, #0]
 800c7d4:	e695      	b.n	800c502 <__gethex+0x12a>
 800c7d6:	4299      	cmp	r1, r3
 800c7d8:	f843 cc04 	str.w	ip, [r3, #-4]
 800c7dc:	d8d8      	bhi.n	800c790 <__gethex+0x3b8>
 800c7de:	68a3      	ldr	r3, [r4, #8]
 800c7e0:	459b      	cmp	fp, r3
 800c7e2:	db19      	blt.n	800c818 <__gethex+0x440>
 800c7e4:	6861      	ldr	r1, [r4, #4]
 800c7e6:	ee18 0a10 	vmov	r0, s16
 800c7ea:	3101      	adds	r1, #1
 800c7ec:	f000 f928 	bl	800ca40 <_Balloc>
 800c7f0:	4681      	mov	r9, r0
 800c7f2:	b918      	cbnz	r0, 800c7fc <__gethex+0x424>
 800c7f4:	4b1a      	ldr	r3, [pc, #104]	; (800c860 <__gethex+0x488>)
 800c7f6:	4602      	mov	r2, r0
 800c7f8:	2184      	movs	r1, #132	; 0x84
 800c7fa:	e6a8      	b.n	800c54e <__gethex+0x176>
 800c7fc:	6922      	ldr	r2, [r4, #16]
 800c7fe:	3202      	adds	r2, #2
 800c800:	f104 010c 	add.w	r1, r4, #12
 800c804:	0092      	lsls	r2, r2, #2
 800c806:	300c      	adds	r0, #12
 800c808:	f000 f90c 	bl	800ca24 <memcpy>
 800c80c:	4621      	mov	r1, r4
 800c80e:	ee18 0a10 	vmov	r0, s16
 800c812:	f000 f955 	bl	800cac0 <_Bfree>
 800c816:	464c      	mov	r4, r9
 800c818:	6923      	ldr	r3, [r4, #16]
 800c81a:	1c5a      	adds	r2, r3, #1
 800c81c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c820:	6122      	str	r2, [r4, #16]
 800c822:	2201      	movs	r2, #1
 800c824:	615a      	str	r2, [r3, #20]
 800c826:	e7bb      	b.n	800c7a0 <__gethex+0x3c8>
 800c828:	6922      	ldr	r2, [r4, #16]
 800c82a:	455a      	cmp	r2, fp
 800c82c:	dd0b      	ble.n	800c846 <__gethex+0x46e>
 800c82e:	2101      	movs	r1, #1
 800c830:	4620      	mov	r0, r4
 800c832:	f7ff fd69 	bl	800c308 <rshift>
 800c836:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c83a:	3501      	adds	r5, #1
 800c83c:	42ab      	cmp	r3, r5
 800c83e:	f6ff aed0 	blt.w	800c5e2 <__gethex+0x20a>
 800c842:	2701      	movs	r7, #1
 800c844:	e7c0      	b.n	800c7c8 <__gethex+0x3f0>
 800c846:	f016 061f 	ands.w	r6, r6, #31
 800c84a:	d0fa      	beq.n	800c842 <__gethex+0x46a>
 800c84c:	4453      	add	r3, sl
 800c84e:	f1c6 0620 	rsb	r6, r6, #32
 800c852:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c856:	f000 f9e5 	bl	800cc24 <__hi0bits>
 800c85a:	42b0      	cmp	r0, r6
 800c85c:	dbe7      	blt.n	800c82e <__gethex+0x456>
 800c85e:	e7f0      	b.n	800c842 <__gethex+0x46a>
 800c860:	0800eaa9 	.word	0x0800eaa9

0800c864 <L_shift>:
 800c864:	f1c2 0208 	rsb	r2, r2, #8
 800c868:	0092      	lsls	r2, r2, #2
 800c86a:	b570      	push	{r4, r5, r6, lr}
 800c86c:	f1c2 0620 	rsb	r6, r2, #32
 800c870:	6843      	ldr	r3, [r0, #4]
 800c872:	6804      	ldr	r4, [r0, #0]
 800c874:	fa03 f506 	lsl.w	r5, r3, r6
 800c878:	432c      	orrs	r4, r5
 800c87a:	40d3      	lsrs	r3, r2
 800c87c:	6004      	str	r4, [r0, #0]
 800c87e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c882:	4288      	cmp	r0, r1
 800c884:	d3f4      	bcc.n	800c870 <L_shift+0xc>
 800c886:	bd70      	pop	{r4, r5, r6, pc}

0800c888 <__match>:
 800c888:	b530      	push	{r4, r5, lr}
 800c88a:	6803      	ldr	r3, [r0, #0]
 800c88c:	3301      	adds	r3, #1
 800c88e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c892:	b914      	cbnz	r4, 800c89a <__match+0x12>
 800c894:	6003      	str	r3, [r0, #0]
 800c896:	2001      	movs	r0, #1
 800c898:	bd30      	pop	{r4, r5, pc}
 800c89a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c89e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c8a2:	2d19      	cmp	r5, #25
 800c8a4:	bf98      	it	ls
 800c8a6:	3220      	addls	r2, #32
 800c8a8:	42a2      	cmp	r2, r4
 800c8aa:	d0f0      	beq.n	800c88e <__match+0x6>
 800c8ac:	2000      	movs	r0, #0
 800c8ae:	e7f3      	b.n	800c898 <__match+0x10>

0800c8b0 <__hexnan>:
 800c8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b4:	680b      	ldr	r3, [r1, #0]
 800c8b6:	115e      	asrs	r6, r3, #5
 800c8b8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c8bc:	f013 031f 	ands.w	r3, r3, #31
 800c8c0:	b087      	sub	sp, #28
 800c8c2:	bf18      	it	ne
 800c8c4:	3604      	addne	r6, #4
 800c8c6:	2500      	movs	r5, #0
 800c8c8:	1f37      	subs	r7, r6, #4
 800c8ca:	4690      	mov	r8, r2
 800c8cc:	6802      	ldr	r2, [r0, #0]
 800c8ce:	9301      	str	r3, [sp, #4]
 800c8d0:	4682      	mov	sl, r0
 800c8d2:	f846 5c04 	str.w	r5, [r6, #-4]
 800c8d6:	46b9      	mov	r9, r7
 800c8d8:	463c      	mov	r4, r7
 800c8da:	9502      	str	r5, [sp, #8]
 800c8dc:	46ab      	mov	fp, r5
 800c8de:	7851      	ldrb	r1, [r2, #1]
 800c8e0:	1c53      	adds	r3, r2, #1
 800c8e2:	9303      	str	r3, [sp, #12]
 800c8e4:	b341      	cbz	r1, 800c938 <__hexnan+0x88>
 800c8e6:	4608      	mov	r0, r1
 800c8e8:	9205      	str	r2, [sp, #20]
 800c8ea:	9104      	str	r1, [sp, #16]
 800c8ec:	f7ff fd5e 	bl	800c3ac <__hexdig_fun>
 800c8f0:	2800      	cmp	r0, #0
 800c8f2:	d14f      	bne.n	800c994 <__hexnan+0xe4>
 800c8f4:	9904      	ldr	r1, [sp, #16]
 800c8f6:	9a05      	ldr	r2, [sp, #20]
 800c8f8:	2920      	cmp	r1, #32
 800c8fa:	d818      	bhi.n	800c92e <__hexnan+0x7e>
 800c8fc:	9b02      	ldr	r3, [sp, #8]
 800c8fe:	459b      	cmp	fp, r3
 800c900:	dd13      	ble.n	800c92a <__hexnan+0x7a>
 800c902:	454c      	cmp	r4, r9
 800c904:	d206      	bcs.n	800c914 <__hexnan+0x64>
 800c906:	2d07      	cmp	r5, #7
 800c908:	dc04      	bgt.n	800c914 <__hexnan+0x64>
 800c90a:	462a      	mov	r2, r5
 800c90c:	4649      	mov	r1, r9
 800c90e:	4620      	mov	r0, r4
 800c910:	f7ff ffa8 	bl	800c864 <L_shift>
 800c914:	4544      	cmp	r4, r8
 800c916:	d950      	bls.n	800c9ba <__hexnan+0x10a>
 800c918:	2300      	movs	r3, #0
 800c91a:	f1a4 0904 	sub.w	r9, r4, #4
 800c91e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c922:	f8cd b008 	str.w	fp, [sp, #8]
 800c926:	464c      	mov	r4, r9
 800c928:	461d      	mov	r5, r3
 800c92a:	9a03      	ldr	r2, [sp, #12]
 800c92c:	e7d7      	b.n	800c8de <__hexnan+0x2e>
 800c92e:	2929      	cmp	r1, #41	; 0x29
 800c930:	d156      	bne.n	800c9e0 <__hexnan+0x130>
 800c932:	3202      	adds	r2, #2
 800c934:	f8ca 2000 	str.w	r2, [sl]
 800c938:	f1bb 0f00 	cmp.w	fp, #0
 800c93c:	d050      	beq.n	800c9e0 <__hexnan+0x130>
 800c93e:	454c      	cmp	r4, r9
 800c940:	d206      	bcs.n	800c950 <__hexnan+0xa0>
 800c942:	2d07      	cmp	r5, #7
 800c944:	dc04      	bgt.n	800c950 <__hexnan+0xa0>
 800c946:	462a      	mov	r2, r5
 800c948:	4649      	mov	r1, r9
 800c94a:	4620      	mov	r0, r4
 800c94c:	f7ff ff8a 	bl	800c864 <L_shift>
 800c950:	4544      	cmp	r4, r8
 800c952:	d934      	bls.n	800c9be <__hexnan+0x10e>
 800c954:	f1a8 0204 	sub.w	r2, r8, #4
 800c958:	4623      	mov	r3, r4
 800c95a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c95e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c962:	429f      	cmp	r7, r3
 800c964:	d2f9      	bcs.n	800c95a <__hexnan+0xaa>
 800c966:	1b3b      	subs	r3, r7, r4
 800c968:	f023 0303 	bic.w	r3, r3, #3
 800c96c:	3304      	adds	r3, #4
 800c96e:	3401      	adds	r4, #1
 800c970:	3e03      	subs	r6, #3
 800c972:	42b4      	cmp	r4, r6
 800c974:	bf88      	it	hi
 800c976:	2304      	movhi	r3, #4
 800c978:	4443      	add	r3, r8
 800c97a:	2200      	movs	r2, #0
 800c97c:	f843 2b04 	str.w	r2, [r3], #4
 800c980:	429f      	cmp	r7, r3
 800c982:	d2fb      	bcs.n	800c97c <__hexnan+0xcc>
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	b91b      	cbnz	r3, 800c990 <__hexnan+0xe0>
 800c988:	4547      	cmp	r7, r8
 800c98a:	d127      	bne.n	800c9dc <__hexnan+0x12c>
 800c98c:	2301      	movs	r3, #1
 800c98e:	603b      	str	r3, [r7, #0]
 800c990:	2005      	movs	r0, #5
 800c992:	e026      	b.n	800c9e2 <__hexnan+0x132>
 800c994:	3501      	adds	r5, #1
 800c996:	2d08      	cmp	r5, #8
 800c998:	f10b 0b01 	add.w	fp, fp, #1
 800c99c:	dd06      	ble.n	800c9ac <__hexnan+0xfc>
 800c99e:	4544      	cmp	r4, r8
 800c9a0:	d9c3      	bls.n	800c92a <__hexnan+0x7a>
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	f844 3c04 	str.w	r3, [r4, #-4]
 800c9a8:	2501      	movs	r5, #1
 800c9aa:	3c04      	subs	r4, #4
 800c9ac:	6822      	ldr	r2, [r4, #0]
 800c9ae:	f000 000f 	and.w	r0, r0, #15
 800c9b2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c9b6:	6022      	str	r2, [r4, #0]
 800c9b8:	e7b7      	b.n	800c92a <__hexnan+0x7a>
 800c9ba:	2508      	movs	r5, #8
 800c9bc:	e7b5      	b.n	800c92a <__hexnan+0x7a>
 800c9be:	9b01      	ldr	r3, [sp, #4]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d0df      	beq.n	800c984 <__hexnan+0xd4>
 800c9c4:	f04f 32ff 	mov.w	r2, #4294967295
 800c9c8:	f1c3 0320 	rsb	r3, r3, #32
 800c9cc:	fa22 f303 	lsr.w	r3, r2, r3
 800c9d0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c9d4:	401a      	ands	r2, r3
 800c9d6:	f846 2c04 	str.w	r2, [r6, #-4]
 800c9da:	e7d3      	b.n	800c984 <__hexnan+0xd4>
 800c9dc:	3f04      	subs	r7, #4
 800c9de:	e7d1      	b.n	800c984 <__hexnan+0xd4>
 800c9e0:	2004      	movs	r0, #4
 800c9e2:	b007      	add	sp, #28
 800c9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9e8 <_localeconv_r>:
 800c9e8:	4800      	ldr	r0, [pc, #0]	; (800c9ec <_localeconv_r+0x4>)
 800c9ea:	4770      	bx	lr
 800c9ec:	2000016c 	.word	0x2000016c

0800c9f0 <malloc>:
 800c9f0:	4b02      	ldr	r3, [pc, #8]	; (800c9fc <malloc+0xc>)
 800c9f2:	4601      	mov	r1, r0
 800c9f4:	6818      	ldr	r0, [r3, #0]
 800c9f6:	f000 bd67 	b.w	800d4c8 <_malloc_r>
 800c9fa:	bf00      	nop
 800c9fc:	20000014 	.word	0x20000014

0800ca00 <__ascii_mbtowc>:
 800ca00:	b082      	sub	sp, #8
 800ca02:	b901      	cbnz	r1, 800ca06 <__ascii_mbtowc+0x6>
 800ca04:	a901      	add	r1, sp, #4
 800ca06:	b142      	cbz	r2, 800ca1a <__ascii_mbtowc+0x1a>
 800ca08:	b14b      	cbz	r3, 800ca1e <__ascii_mbtowc+0x1e>
 800ca0a:	7813      	ldrb	r3, [r2, #0]
 800ca0c:	600b      	str	r3, [r1, #0]
 800ca0e:	7812      	ldrb	r2, [r2, #0]
 800ca10:	1e10      	subs	r0, r2, #0
 800ca12:	bf18      	it	ne
 800ca14:	2001      	movne	r0, #1
 800ca16:	b002      	add	sp, #8
 800ca18:	4770      	bx	lr
 800ca1a:	4610      	mov	r0, r2
 800ca1c:	e7fb      	b.n	800ca16 <__ascii_mbtowc+0x16>
 800ca1e:	f06f 0001 	mvn.w	r0, #1
 800ca22:	e7f8      	b.n	800ca16 <__ascii_mbtowc+0x16>

0800ca24 <memcpy>:
 800ca24:	440a      	add	r2, r1
 800ca26:	4291      	cmp	r1, r2
 800ca28:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca2c:	d100      	bne.n	800ca30 <memcpy+0xc>
 800ca2e:	4770      	bx	lr
 800ca30:	b510      	push	{r4, lr}
 800ca32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca3a:	4291      	cmp	r1, r2
 800ca3c:	d1f9      	bne.n	800ca32 <memcpy+0xe>
 800ca3e:	bd10      	pop	{r4, pc}

0800ca40 <_Balloc>:
 800ca40:	b570      	push	{r4, r5, r6, lr}
 800ca42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ca44:	4604      	mov	r4, r0
 800ca46:	460d      	mov	r5, r1
 800ca48:	b976      	cbnz	r6, 800ca68 <_Balloc+0x28>
 800ca4a:	2010      	movs	r0, #16
 800ca4c:	f7ff ffd0 	bl	800c9f0 <malloc>
 800ca50:	4602      	mov	r2, r0
 800ca52:	6260      	str	r0, [r4, #36]	; 0x24
 800ca54:	b920      	cbnz	r0, 800ca60 <_Balloc+0x20>
 800ca56:	4b18      	ldr	r3, [pc, #96]	; (800cab8 <_Balloc+0x78>)
 800ca58:	4818      	ldr	r0, [pc, #96]	; (800cabc <_Balloc+0x7c>)
 800ca5a:	2166      	movs	r1, #102	; 0x66
 800ca5c:	f7fe fdaa 	bl	800b5b4 <__assert_func>
 800ca60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca64:	6006      	str	r6, [r0, #0]
 800ca66:	60c6      	str	r6, [r0, #12]
 800ca68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ca6a:	68f3      	ldr	r3, [r6, #12]
 800ca6c:	b183      	cbz	r3, 800ca90 <_Balloc+0x50>
 800ca6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca70:	68db      	ldr	r3, [r3, #12]
 800ca72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ca76:	b9b8      	cbnz	r0, 800caa8 <_Balloc+0x68>
 800ca78:	2101      	movs	r1, #1
 800ca7a:	fa01 f605 	lsl.w	r6, r1, r5
 800ca7e:	1d72      	adds	r2, r6, #5
 800ca80:	0092      	lsls	r2, r2, #2
 800ca82:	4620      	mov	r0, r4
 800ca84:	f000 fc9d 	bl	800d3c2 <_calloc_r>
 800ca88:	b160      	cbz	r0, 800caa4 <_Balloc+0x64>
 800ca8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca8e:	e00e      	b.n	800caae <_Balloc+0x6e>
 800ca90:	2221      	movs	r2, #33	; 0x21
 800ca92:	2104      	movs	r1, #4
 800ca94:	4620      	mov	r0, r4
 800ca96:	f000 fc94 	bl	800d3c2 <_calloc_r>
 800ca9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca9c:	60f0      	str	r0, [r6, #12]
 800ca9e:	68db      	ldr	r3, [r3, #12]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d1e4      	bne.n	800ca6e <_Balloc+0x2e>
 800caa4:	2000      	movs	r0, #0
 800caa6:	bd70      	pop	{r4, r5, r6, pc}
 800caa8:	6802      	ldr	r2, [r0, #0]
 800caaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800caae:	2300      	movs	r3, #0
 800cab0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cab4:	e7f7      	b.n	800caa6 <_Balloc+0x66>
 800cab6:	bf00      	nop
 800cab8:	0800e890 	.word	0x0800e890
 800cabc:	0800eb34 	.word	0x0800eb34

0800cac0 <_Bfree>:
 800cac0:	b570      	push	{r4, r5, r6, lr}
 800cac2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cac4:	4605      	mov	r5, r0
 800cac6:	460c      	mov	r4, r1
 800cac8:	b976      	cbnz	r6, 800cae8 <_Bfree+0x28>
 800caca:	2010      	movs	r0, #16
 800cacc:	f7ff ff90 	bl	800c9f0 <malloc>
 800cad0:	4602      	mov	r2, r0
 800cad2:	6268      	str	r0, [r5, #36]	; 0x24
 800cad4:	b920      	cbnz	r0, 800cae0 <_Bfree+0x20>
 800cad6:	4b09      	ldr	r3, [pc, #36]	; (800cafc <_Bfree+0x3c>)
 800cad8:	4809      	ldr	r0, [pc, #36]	; (800cb00 <_Bfree+0x40>)
 800cada:	218a      	movs	r1, #138	; 0x8a
 800cadc:	f7fe fd6a 	bl	800b5b4 <__assert_func>
 800cae0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cae4:	6006      	str	r6, [r0, #0]
 800cae6:	60c6      	str	r6, [r0, #12]
 800cae8:	b13c      	cbz	r4, 800cafa <_Bfree+0x3a>
 800caea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800caec:	6862      	ldr	r2, [r4, #4]
 800caee:	68db      	ldr	r3, [r3, #12]
 800caf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800caf4:	6021      	str	r1, [r4, #0]
 800caf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cafa:	bd70      	pop	{r4, r5, r6, pc}
 800cafc:	0800e890 	.word	0x0800e890
 800cb00:	0800eb34 	.word	0x0800eb34

0800cb04 <__multadd>:
 800cb04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb08:	690d      	ldr	r5, [r1, #16]
 800cb0a:	4607      	mov	r7, r0
 800cb0c:	460c      	mov	r4, r1
 800cb0e:	461e      	mov	r6, r3
 800cb10:	f101 0c14 	add.w	ip, r1, #20
 800cb14:	2000      	movs	r0, #0
 800cb16:	f8dc 3000 	ldr.w	r3, [ip]
 800cb1a:	b299      	uxth	r1, r3
 800cb1c:	fb02 6101 	mla	r1, r2, r1, r6
 800cb20:	0c1e      	lsrs	r6, r3, #16
 800cb22:	0c0b      	lsrs	r3, r1, #16
 800cb24:	fb02 3306 	mla	r3, r2, r6, r3
 800cb28:	b289      	uxth	r1, r1
 800cb2a:	3001      	adds	r0, #1
 800cb2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cb30:	4285      	cmp	r5, r0
 800cb32:	f84c 1b04 	str.w	r1, [ip], #4
 800cb36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cb3a:	dcec      	bgt.n	800cb16 <__multadd+0x12>
 800cb3c:	b30e      	cbz	r6, 800cb82 <__multadd+0x7e>
 800cb3e:	68a3      	ldr	r3, [r4, #8]
 800cb40:	42ab      	cmp	r3, r5
 800cb42:	dc19      	bgt.n	800cb78 <__multadd+0x74>
 800cb44:	6861      	ldr	r1, [r4, #4]
 800cb46:	4638      	mov	r0, r7
 800cb48:	3101      	adds	r1, #1
 800cb4a:	f7ff ff79 	bl	800ca40 <_Balloc>
 800cb4e:	4680      	mov	r8, r0
 800cb50:	b928      	cbnz	r0, 800cb5e <__multadd+0x5a>
 800cb52:	4602      	mov	r2, r0
 800cb54:	4b0c      	ldr	r3, [pc, #48]	; (800cb88 <__multadd+0x84>)
 800cb56:	480d      	ldr	r0, [pc, #52]	; (800cb8c <__multadd+0x88>)
 800cb58:	21b5      	movs	r1, #181	; 0xb5
 800cb5a:	f7fe fd2b 	bl	800b5b4 <__assert_func>
 800cb5e:	6922      	ldr	r2, [r4, #16]
 800cb60:	3202      	adds	r2, #2
 800cb62:	f104 010c 	add.w	r1, r4, #12
 800cb66:	0092      	lsls	r2, r2, #2
 800cb68:	300c      	adds	r0, #12
 800cb6a:	f7ff ff5b 	bl	800ca24 <memcpy>
 800cb6e:	4621      	mov	r1, r4
 800cb70:	4638      	mov	r0, r7
 800cb72:	f7ff ffa5 	bl	800cac0 <_Bfree>
 800cb76:	4644      	mov	r4, r8
 800cb78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cb7c:	3501      	adds	r5, #1
 800cb7e:	615e      	str	r6, [r3, #20]
 800cb80:	6125      	str	r5, [r4, #16]
 800cb82:	4620      	mov	r0, r4
 800cb84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb88:	0800eaa9 	.word	0x0800eaa9
 800cb8c:	0800eb34 	.word	0x0800eb34

0800cb90 <__s2b>:
 800cb90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb94:	460c      	mov	r4, r1
 800cb96:	4615      	mov	r5, r2
 800cb98:	461f      	mov	r7, r3
 800cb9a:	2209      	movs	r2, #9
 800cb9c:	3308      	adds	r3, #8
 800cb9e:	4606      	mov	r6, r0
 800cba0:	fb93 f3f2 	sdiv	r3, r3, r2
 800cba4:	2100      	movs	r1, #0
 800cba6:	2201      	movs	r2, #1
 800cba8:	429a      	cmp	r2, r3
 800cbaa:	db09      	blt.n	800cbc0 <__s2b+0x30>
 800cbac:	4630      	mov	r0, r6
 800cbae:	f7ff ff47 	bl	800ca40 <_Balloc>
 800cbb2:	b940      	cbnz	r0, 800cbc6 <__s2b+0x36>
 800cbb4:	4602      	mov	r2, r0
 800cbb6:	4b19      	ldr	r3, [pc, #100]	; (800cc1c <__s2b+0x8c>)
 800cbb8:	4819      	ldr	r0, [pc, #100]	; (800cc20 <__s2b+0x90>)
 800cbba:	21ce      	movs	r1, #206	; 0xce
 800cbbc:	f7fe fcfa 	bl	800b5b4 <__assert_func>
 800cbc0:	0052      	lsls	r2, r2, #1
 800cbc2:	3101      	adds	r1, #1
 800cbc4:	e7f0      	b.n	800cba8 <__s2b+0x18>
 800cbc6:	9b08      	ldr	r3, [sp, #32]
 800cbc8:	6143      	str	r3, [r0, #20]
 800cbca:	2d09      	cmp	r5, #9
 800cbcc:	f04f 0301 	mov.w	r3, #1
 800cbd0:	6103      	str	r3, [r0, #16]
 800cbd2:	dd16      	ble.n	800cc02 <__s2b+0x72>
 800cbd4:	f104 0909 	add.w	r9, r4, #9
 800cbd8:	46c8      	mov	r8, r9
 800cbda:	442c      	add	r4, r5
 800cbdc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cbe0:	4601      	mov	r1, r0
 800cbe2:	3b30      	subs	r3, #48	; 0x30
 800cbe4:	220a      	movs	r2, #10
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	f7ff ff8c 	bl	800cb04 <__multadd>
 800cbec:	45a0      	cmp	r8, r4
 800cbee:	d1f5      	bne.n	800cbdc <__s2b+0x4c>
 800cbf0:	f1a5 0408 	sub.w	r4, r5, #8
 800cbf4:	444c      	add	r4, r9
 800cbf6:	1b2d      	subs	r5, r5, r4
 800cbf8:	1963      	adds	r3, r4, r5
 800cbfa:	42bb      	cmp	r3, r7
 800cbfc:	db04      	blt.n	800cc08 <__s2b+0x78>
 800cbfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc02:	340a      	adds	r4, #10
 800cc04:	2509      	movs	r5, #9
 800cc06:	e7f6      	b.n	800cbf6 <__s2b+0x66>
 800cc08:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cc0c:	4601      	mov	r1, r0
 800cc0e:	3b30      	subs	r3, #48	; 0x30
 800cc10:	220a      	movs	r2, #10
 800cc12:	4630      	mov	r0, r6
 800cc14:	f7ff ff76 	bl	800cb04 <__multadd>
 800cc18:	e7ee      	b.n	800cbf8 <__s2b+0x68>
 800cc1a:	bf00      	nop
 800cc1c:	0800eaa9 	.word	0x0800eaa9
 800cc20:	0800eb34 	.word	0x0800eb34

0800cc24 <__hi0bits>:
 800cc24:	0c03      	lsrs	r3, r0, #16
 800cc26:	041b      	lsls	r3, r3, #16
 800cc28:	b9d3      	cbnz	r3, 800cc60 <__hi0bits+0x3c>
 800cc2a:	0400      	lsls	r0, r0, #16
 800cc2c:	2310      	movs	r3, #16
 800cc2e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cc32:	bf04      	itt	eq
 800cc34:	0200      	lsleq	r0, r0, #8
 800cc36:	3308      	addeq	r3, #8
 800cc38:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cc3c:	bf04      	itt	eq
 800cc3e:	0100      	lsleq	r0, r0, #4
 800cc40:	3304      	addeq	r3, #4
 800cc42:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cc46:	bf04      	itt	eq
 800cc48:	0080      	lsleq	r0, r0, #2
 800cc4a:	3302      	addeq	r3, #2
 800cc4c:	2800      	cmp	r0, #0
 800cc4e:	db05      	blt.n	800cc5c <__hi0bits+0x38>
 800cc50:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cc54:	f103 0301 	add.w	r3, r3, #1
 800cc58:	bf08      	it	eq
 800cc5a:	2320      	moveq	r3, #32
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	4770      	bx	lr
 800cc60:	2300      	movs	r3, #0
 800cc62:	e7e4      	b.n	800cc2e <__hi0bits+0xa>

0800cc64 <__lo0bits>:
 800cc64:	6803      	ldr	r3, [r0, #0]
 800cc66:	f013 0207 	ands.w	r2, r3, #7
 800cc6a:	4601      	mov	r1, r0
 800cc6c:	d00b      	beq.n	800cc86 <__lo0bits+0x22>
 800cc6e:	07da      	lsls	r2, r3, #31
 800cc70:	d423      	bmi.n	800ccba <__lo0bits+0x56>
 800cc72:	0798      	lsls	r0, r3, #30
 800cc74:	bf49      	itett	mi
 800cc76:	085b      	lsrmi	r3, r3, #1
 800cc78:	089b      	lsrpl	r3, r3, #2
 800cc7a:	2001      	movmi	r0, #1
 800cc7c:	600b      	strmi	r3, [r1, #0]
 800cc7e:	bf5c      	itt	pl
 800cc80:	600b      	strpl	r3, [r1, #0]
 800cc82:	2002      	movpl	r0, #2
 800cc84:	4770      	bx	lr
 800cc86:	b298      	uxth	r0, r3
 800cc88:	b9a8      	cbnz	r0, 800ccb6 <__lo0bits+0x52>
 800cc8a:	0c1b      	lsrs	r3, r3, #16
 800cc8c:	2010      	movs	r0, #16
 800cc8e:	b2da      	uxtb	r2, r3
 800cc90:	b90a      	cbnz	r2, 800cc96 <__lo0bits+0x32>
 800cc92:	3008      	adds	r0, #8
 800cc94:	0a1b      	lsrs	r3, r3, #8
 800cc96:	071a      	lsls	r2, r3, #28
 800cc98:	bf04      	itt	eq
 800cc9a:	091b      	lsreq	r3, r3, #4
 800cc9c:	3004      	addeq	r0, #4
 800cc9e:	079a      	lsls	r2, r3, #30
 800cca0:	bf04      	itt	eq
 800cca2:	089b      	lsreq	r3, r3, #2
 800cca4:	3002      	addeq	r0, #2
 800cca6:	07da      	lsls	r2, r3, #31
 800cca8:	d403      	bmi.n	800ccb2 <__lo0bits+0x4e>
 800ccaa:	085b      	lsrs	r3, r3, #1
 800ccac:	f100 0001 	add.w	r0, r0, #1
 800ccb0:	d005      	beq.n	800ccbe <__lo0bits+0x5a>
 800ccb2:	600b      	str	r3, [r1, #0]
 800ccb4:	4770      	bx	lr
 800ccb6:	4610      	mov	r0, r2
 800ccb8:	e7e9      	b.n	800cc8e <__lo0bits+0x2a>
 800ccba:	2000      	movs	r0, #0
 800ccbc:	4770      	bx	lr
 800ccbe:	2020      	movs	r0, #32
 800ccc0:	4770      	bx	lr
	...

0800ccc4 <__i2b>:
 800ccc4:	b510      	push	{r4, lr}
 800ccc6:	460c      	mov	r4, r1
 800ccc8:	2101      	movs	r1, #1
 800ccca:	f7ff feb9 	bl	800ca40 <_Balloc>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	b928      	cbnz	r0, 800ccde <__i2b+0x1a>
 800ccd2:	4b05      	ldr	r3, [pc, #20]	; (800cce8 <__i2b+0x24>)
 800ccd4:	4805      	ldr	r0, [pc, #20]	; (800ccec <__i2b+0x28>)
 800ccd6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ccda:	f7fe fc6b 	bl	800b5b4 <__assert_func>
 800ccde:	2301      	movs	r3, #1
 800cce0:	6144      	str	r4, [r0, #20]
 800cce2:	6103      	str	r3, [r0, #16]
 800cce4:	bd10      	pop	{r4, pc}
 800cce6:	bf00      	nop
 800cce8:	0800eaa9 	.word	0x0800eaa9
 800ccec:	0800eb34 	.word	0x0800eb34

0800ccf0 <__multiply>:
 800ccf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccf4:	4691      	mov	r9, r2
 800ccf6:	690a      	ldr	r2, [r1, #16]
 800ccf8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ccfc:	429a      	cmp	r2, r3
 800ccfe:	bfb8      	it	lt
 800cd00:	460b      	movlt	r3, r1
 800cd02:	460c      	mov	r4, r1
 800cd04:	bfbc      	itt	lt
 800cd06:	464c      	movlt	r4, r9
 800cd08:	4699      	movlt	r9, r3
 800cd0a:	6927      	ldr	r7, [r4, #16]
 800cd0c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cd10:	68a3      	ldr	r3, [r4, #8]
 800cd12:	6861      	ldr	r1, [r4, #4]
 800cd14:	eb07 060a 	add.w	r6, r7, sl
 800cd18:	42b3      	cmp	r3, r6
 800cd1a:	b085      	sub	sp, #20
 800cd1c:	bfb8      	it	lt
 800cd1e:	3101      	addlt	r1, #1
 800cd20:	f7ff fe8e 	bl	800ca40 <_Balloc>
 800cd24:	b930      	cbnz	r0, 800cd34 <__multiply+0x44>
 800cd26:	4602      	mov	r2, r0
 800cd28:	4b44      	ldr	r3, [pc, #272]	; (800ce3c <__multiply+0x14c>)
 800cd2a:	4845      	ldr	r0, [pc, #276]	; (800ce40 <__multiply+0x150>)
 800cd2c:	f240 115d 	movw	r1, #349	; 0x15d
 800cd30:	f7fe fc40 	bl	800b5b4 <__assert_func>
 800cd34:	f100 0514 	add.w	r5, r0, #20
 800cd38:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cd3c:	462b      	mov	r3, r5
 800cd3e:	2200      	movs	r2, #0
 800cd40:	4543      	cmp	r3, r8
 800cd42:	d321      	bcc.n	800cd88 <__multiply+0x98>
 800cd44:	f104 0314 	add.w	r3, r4, #20
 800cd48:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cd4c:	f109 0314 	add.w	r3, r9, #20
 800cd50:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cd54:	9202      	str	r2, [sp, #8]
 800cd56:	1b3a      	subs	r2, r7, r4
 800cd58:	3a15      	subs	r2, #21
 800cd5a:	f022 0203 	bic.w	r2, r2, #3
 800cd5e:	3204      	adds	r2, #4
 800cd60:	f104 0115 	add.w	r1, r4, #21
 800cd64:	428f      	cmp	r7, r1
 800cd66:	bf38      	it	cc
 800cd68:	2204      	movcc	r2, #4
 800cd6a:	9201      	str	r2, [sp, #4]
 800cd6c:	9a02      	ldr	r2, [sp, #8]
 800cd6e:	9303      	str	r3, [sp, #12]
 800cd70:	429a      	cmp	r2, r3
 800cd72:	d80c      	bhi.n	800cd8e <__multiply+0x9e>
 800cd74:	2e00      	cmp	r6, #0
 800cd76:	dd03      	ble.n	800cd80 <__multiply+0x90>
 800cd78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d05a      	beq.n	800ce36 <__multiply+0x146>
 800cd80:	6106      	str	r6, [r0, #16]
 800cd82:	b005      	add	sp, #20
 800cd84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd88:	f843 2b04 	str.w	r2, [r3], #4
 800cd8c:	e7d8      	b.n	800cd40 <__multiply+0x50>
 800cd8e:	f8b3 a000 	ldrh.w	sl, [r3]
 800cd92:	f1ba 0f00 	cmp.w	sl, #0
 800cd96:	d024      	beq.n	800cde2 <__multiply+0xf2>
 800cd98:	f104 0e14 	add.w	lr, r4, #20
 800cd9c:	46a9      	mov	r9, r5
 800cd9e:	f04f 0c00 	mov.w	ip, #0
 800cda2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cda6:	f8d9 1000 	ldr.w	r1, [r9]
 800cdaa:	fa1f fb82 	uxth.w	fp, r2
 800cdae:	b289      	uxth	r1, r1
 800cdb0:	fb0a 110b 	mla	r1, sl, fp, r1
 800cdb4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cdb8:	f8d9 2000 	ldr.w	r2, [r9]
 800cdbc:	4461      	add	r1, ip
 800cdbe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cdc2:	fb0a c20b 	mla	r2, sl, fp, ip
 800cdc6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cdca:	b289      	uxth	r1, r1
 800cdcc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cdd0:	4577      	cmp	r7, lr
 800cdd2:	f849 1b04 	str.w	r1, [r9], #4
 800cdd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cdda:	d8e2      	bhi.n	800cda2 <__multiply+0xb2>
 800cddc:	9a01      	ldr	r2, [sp, #4]
 800cdde:	f845 c002 	str.w	ip, [r5, r2]
 800cde2:	9a03      	ldr	r2, [sp, #12]
 800cde4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cde8:	3304      	adds	r3, #4
 800cdea:	f1b9 0f00 	cmp.w	r9, #0
 800cdee:	d020      	beq.n	800ce32 <__multiply+0x142>
 800cdf0:	6829      	ldr	r1, [r5, #0]
 800cdf2:	f104 0c14 	add.w	ip, r4, #20
 800cdf6:	46ae      	mov	lr, r5
 800cdf8:	f04f 0a00 	mov.w	sl, #0
 800cdfc:	f8bc b000 	ldrh.w	fp, [ip]
 800ce00:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ce04:	fb09 220b 	mla	r2, r9, fp, r2
 800ce08:	4492      	add	sl, r2
 800ce0a:	b289      	uxth	r1, r1
 800ce0c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ce10:	f84e 1b04 	str.w	r1, [lr], #4
 800ce14:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ce18:	f8be 1000 	ldrh.w	r1, [lr]
 800ce1c:	0c12      	lsrs	r2, r2, #16
 800ce1e:	fb09 1102 	mla	r1, r9, r2, r1
 800ce22:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ce26:	4567      	cmp	r7, ip
 800ce28:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ce2c:	d8e6      	bhi.n	800cdfc <__multiply+0x10c>
 800ce2e:	9a01      	ldr	r2, [sp, #4]
 800ce30:	50a9      	str	r1, [r5, r2]
 800ce32:	3504      	adds	r5, #4
 800ce34:	e79a      	b.n	800cd6c <__multiply+0x7c>
 800ce36:	3e01      	subs	r6, #1
 800ce38:	e79c      	b.n	800cd74 <__multiply+0x84>
 800ce3a:	bf00      	nop
 800ce3c:	0800eaa9 	.word	0x0800eaa9
 800ce40:	0800eb34 	.word	0x0800eb34

0800ce44 <__pow5mult>:
 800ce44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce48:	4615      	mov	r5, r2
 800ce4a:	f012 0203 	ands.w	r2, r2, #3
 800ce4e:	4606      	mov	r6, r0
 800ce50:	460f      	mov	r7, r1
 800ce52:	d007      	beq.n	800ce64 <__pow5mult+0x20>
 800ce54:	4c25      	ldr	r4, [pc, #148]	; (800ceec <__pow5mult+0xa8>)
 800ce56:	3a01      	subs	r2, #1
 800ce58:	2300      	movs	r3, #0
 800ce5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ce5e:	f7ff fe51 	bl	800cb04 <__multadd>
 800ce62:	4607      	mov	r7, r0
 800ce64:	10ad      	asrs	r5, r5, #2
 800ce66:	d03d      	beq.n	800cee4 <__pow5mult+0xa0>
 800ce68:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ce6a:	b97c      	cbnz	r4, 800ce8c <__pow5mult+0x48>
 800ce6c:	2010      	movs	r0, #16
 800ce6e:	f7ff fdbf 	bl	800c9f0 <malloc>
 800ce72:	4602      	mov	r2, r0
 800ce74:	6270      	str	r0, [r6, #36]	; 0x24
 800ce76:	b928      	cbnz	r0, 800ce84 <__pow5mult+0x40>
 800ce78:	4b1d      	ldr	r3, [pc, #116]	; (800cef0 <__pow5mult+0xac>)
 800ce7a:	481e      	ldr	r0, [pc, #120]	; (800cef4 <__pow5mult+0xb0>)
 800ce7c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ce80:	f7fe fb98 	bl	800b5b4 <__assert_func>
 800ce84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ce88:	6004      	str	r4, [r0, #0]
 800ce8a:	60c4      	str	r4, [r0, #12]
 800ce8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ce90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ce94:	b94c      	cbnz	r4, 800ceaa <__pow5mult+0x66>
 800ce96:	f240 2171 	movw	r1, #625	; 0x271
 800ce9a:	4630      	mov	r0, r6
 800ce9c:	f7ff ff12 	bl	800ccc4 <__i2b>
 800cea0:	2300      	movs	r3, #0
 800cea2:	f8c8 0008 	str.w	r0, [r8, #8]
 800cea6:	4604      	mov	r4, r0
 800cea8:	6003      	str	r3, [r0, #0]
 800ceaa:	f04f 0900 	mov.w	r9, #0
 800ceae:	07eb      	lsls	r3, r5, #31
 800ceb0:	d50a      	bpl.n	800cec8 <__pow5mult+0x84>
 800ceb2:	4639      	mov	r1, r7
 800ceb4:	4622      	mov	r2, r4
 800ceb6:	4630      	mov	r0, r6
 800ceb8:	f7ff ff1a 	bl	800ccf0 <__multiply>
 800cebc:	4639      	mov	r1, r7
 800cebe:	4680      	mov	r8, r0
 800cec0:	4630      	mov	r0, r6
 800cec2:	f7ff fdfd 	bl	800cac0 <_Bfree>
 800cec6:	4647      	mov	r7, r8
 800cec8:	106d      	asrs	r5, r5, #1
 800ceca:	d00b      	beq.n	800cee4 <__pow5mult+0xa0>
 800cecc:	6820      	ldr	r0, [r4, #0]
 800cece:	b938      	cbnz	r0, 800cee0 <__pow5mult+0x9c>
 800ced0:	4622      	mov	r2, r4
 800ced2:	4621      	mov	r1, r4
 800ced4:	4630      	mov	r0, r6
 800ced6:	f7ff ff0b 	bl	800ccf0 <__multiply>
 800ceda:	6020      	str	r0, [r4, #0]
 800cedc:	f8c0 9000 	str.w	r9, [r0]
 800cee0:	4604      	mov	r4, r0
 800cee2:	e7e4      	b.n	800ceae <__pow5mult+0x6a>
 800cee4:	4638      	mov	r0, r7
 800cee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ceea:	bf00      	nop
 800ceec:	0800ec80 	.word	0x0800ec80
 800cef0:	0800e890 	.word	0x0800e890
 800cef4:	0800eb34 	.word	0x0800eb34

0800cef8 <__lshift>:
 800cef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cefc:	460c      	mov	r4, r1
 800cefe:	6849      	ldr	r1, [r1, #4]
 800cf00:	6923      	ldr	r3, [r4, #16]
 800cf02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cf06:	68a3      	ldr	r3, [r4, #8]
 800cf08:	4607      	mov	r7, r0
 800cf0a:	4691      	mov	r9, r2
 800cf0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cf10:	f108 0601 	add.w	r6, r8, #1
 800cf14:	42b3      	cmp	r3, r6
 800cf16:	db0b      	blt.n	800cf30 <__lshift+0x38>
 800cf18:	4638      	mov	r0, r7
 800cf1a:	f7ff fd91 	bl	800ca40 <_Balloc>
 800cf1e:	4605      	mov	r5, r0
 800cf20:	b948      	cbnz	r0, 800cf36 <__lshift+0x3e>
 800cf22:	4602      	mov	r2, r0
 800cf24:	4b2a      	ldr	r3, [pc, #168]	; (800cfd0 <__lshift+0xd8>)
 800cf26:	482b      	ldr	r0, [pc, #172]	; (800cfd4 <__lshift+0xdc>)
 800cf28:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cf2c:	f7fe fb42 	bl	800b5b4 <__assert_func>
 800cf30:	3101      	adds	r1, #1
 800cf32:	005b      	lsls	r3, r3, #1
 800cf34:	e7ee      	b.n	800cf14 <__lshift+0x1c>
 800cf36:	2300      	movs	r3, #0
 800cf38:	f100 0114 	add.w	r1, r0, #20
 800cf3c:	f100 0210 	add.w	r2, r0, #16
 800cf40:	4618      	mov	r0, r3
 800cf42:	4553      	cmp	r3, sl
 800cf44:	db37      	blt.n	800cfb6 <__lshift+0xbe>
 800cf46:	6920      	ldr	r0, [r4, #16]
 800cf48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cf4c:	f104 0314 	add.w	r3, r4, #20
 800cf50:	f019 091f 	ands.w	r9, r9, #31
 800cf54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cf58:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cf5c:	d02f      	beq.n	800cfbe <__lshift+0xc6>
 800cf5e:	f1c9 0e20 	rsb	lr, r9, #32
 800cf62:	468a      	mov	sl, r1
 800cf64:	f04f 0c00 	mov.w	ip, #0
 800cf68:	681a      	ldr	r2, [r3, #0]
 800cf6a:	fa02 f209 	lsl.w	r2, r2, r9
 800cf6e:	ea42 020c 	orr.w	r2, r2, ip
 800cf72:	f84a 2b04 	str.w	r2, [sl], #4
 800cf76:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf7a:	4298      	cmp	r0, r3
 800cf7c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cf80:	d8f2      	bhi.n	800cf68 <__lshift+0x70>
 800cf82:	1b03      	subs	r3, r0, r4
 800cf84:	3b15      	subs	r3, #21
 800cf86:	f023 0303 	bic.w	r3, r3, #3
 800cf8a:	3304      	adds	r3, #4
 800cf8c:	f104 0215 	add.w	r2, r4, #21
 800cf90:	4290      	cmp	r0, r2
 800cf92:	bf38      	it	cc
 800cf94:	2304      	movcc	r3, #4
 800cf96:	f841 c003 	str.w	ip, [r1, r3]
 800cf9a:	f1bc 0f00 	cmp.w	ip, #0
 800cf9e:	d001      	beq.n	800cfa4 <__lshift+0xac>
 800cfa0:	f108 0602 	add.w	r6, r8, #2
 800cfa4:	3e01      	subs	r6, #1
 800cfa6:	4638      	mov	r0, r7
 800cfa8:	612e      	str	r6, [r5, #16]
 800cfaa:	4621      	mov	r1, r4
 800cfac:	f7ff fd88 	bl	800cac0 <_Bfree>
 800cfb0:	4628      	mov	r0, r5
 800cfb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800cfba:	3301      	adds	r3, #1
 800cfbc:	e7c1      	b.n	800cf42 <__lshift+0x4a>
 800cfbe:	3904      	subs	r1, #4
 800cfc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfc4:	f841 2f04 	str.w	r2, [r1, #4]!
 800cfc8:	4298      	cmp	r0, r3
 800cfca:	d8f9      	bhi.n	800cfc0 <__lshift+0xc8>
 800cfcc:	e7ea      	b.n	800cfa4 <__lshift+0xac>
 800cfce:	bf00      	nop
 800cfd0:	0800eaa9 	.word	0x0800eaa9
 800cfd4:	0800eb34 	.word	0x0800eb34

0800cfd8 <__mcmp>:
 800cfd8:	b530      	push	{r4, r5, lr}
 800cfda:	6902      	ldr	r2, [r0, #16]
 800cfdc:	690c      	ldr	r4, [r1, #16]
 800cfde:	1b12      	subs	r2, r2, r4
 800cfe0:	d10e      	bne.n	800d000 <__mcmp+0x28>
 800cfe2:	f100 0314 	add.w	r3, r0, #20
 800cfe6:	3114      	adds	r1, #20
 800cfe8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cfec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cff0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cff4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cff8:	42a5      	cmp	r5, r4
 800cffa:	d003      	beq.n	800d004 <__mcmp+0x2c>
 800cffc:	d305      	bcc.n	800d00a <__mcmp+0x32>
 800cffe:	2201      	movs	r2, #1
 800d000:	4610      	mov	r0, r2
 800d002:	bd30      	pop	{r4, r5, pc}
 800d004:	4283      	cmp	r3, r0
 800d006:	d3f3      	bcc.n	800cff0 <__mcmp+0x18>
 800d008:	e7fa      	b.n	800d000 <__mcmp+0x28>
 800d00a:	f04f 32ff 	mov.w	r2, #4294967295
 800d00e:	e7f7      	b.n	800d000 <__mcmp+0x28>

0800d010 <__mdiff>:
 800d010:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d014:	460c      	mov	r4, r1
 800d016:	4606      	mov	r6, r0
 800d018:	4611      	mov	r1, r2
 800d01a:	4620      	mov	r0, r4
 800d01c:	4690      	mov	r8, r2
 800d01e:	f7ff ffdb 	bl	800cfd8 <__mcmp>
 800d022:	1e05      	subs	r5, r0, #0
 800d024:	d110      	bne.n	800d048 <__mdiff+0x38>
 800d026:	4629      	mov	r1, r5
 800d028:	4630      	mov	r0, r6
 800d02a:	f7ff fd09 	bl	800ca40 <_Balloc>
 800d02e:	b930      	cbnz	r0, 800d03e <__mdiff+0x2e>
 800d030:	4b3a      	ldr	r3, [pc, #232]	; (800d11c <__mdiff+0x10c>)
 800d032:	4602      	mov	r2, r0
 800d034:	f240 2132 	movw	r1, #562	; 0x232
 800d038:	4839      	ldr	r0, [pc, #228]	; (800d120 <__mdiff+0x110>)
 800d03a:	f7fe fabb 	bl	800b5b4 <__assert_func>
 800d03e:	2301      	movs	r3, #1
 800d040:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d044:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d048:	bfa4      	itt	ge
 800d04a:	4643      	movge	r3, r8
 800d04c:	46a0      	movge	r8, r4
 800d04e:	4630      	mov	r0, r6
 800d050:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d054:	bfa6      	itte	ge
 800d056:	461c      	movge	r4, r3
 800d058:	2500      	movge	r5, #0
 800d05a:	2501      	movlt	r5, #1
 800d05c:	f7ff fcf0 	bl	800ca40 <_Balloc>
 800d060:	b920      	cbnz	r0, 800d06c <__mdiff+0x5c>
 800d062:	4b2e      	ldr	r3, [pc, #184]	; (800d11c <__mdiff+0x10c>)
 800d064:	4602      	mov	r2, r0
 800d066:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d06a:	e7e5      	b.n	800d038 <__mdiff+0x28>
 800d06c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d070:	6926      	ldr	r6, [r4, #16]
 800d072:	60c5      	str	r5, [r0, #12]
 800d074:	f104 0914 	add.w	r9, r4, #20
 800d078:	f108 0514 	add.w	r5, r8, #20
 800d07c:	f100 0e14 	add.w	lr, r0, #20
 800d080:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d084:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d088:	f108 0210 	add.w	r2, r8, #16
 800d08c:	46f2      	mov	sl, lr
 800d08e:	2100      	movs	r1, #0
 800d090:	f859 3b04 	ldr.w	r3, [r9], #4
 800d094:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d098:	fa1f f883 	uxth.w	r8, r3
 800d09c:	fa11 f18b 	uxtah	r1, r1, fp
 800d0a0:	0c1b      	lsrs	r3, r3, #16
 800d0a2:	eba1 0808 	sub.w	r8, r1, r8
 800d0a6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d0aa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d0ae:	fa1f f888 	uxth.w	r8, r8
 800d0b2:	1419      	asrs	r1, r3, #16
 800d0b4:	454e      	cmp	r6, r9
 800d0b6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d0ba:	f84a 3b04 	str.w	r3, [sl], #4
 800d0be:	d8e7      	bhi.n	800d090 <__mdiff+0x80>
 800d0c0:	1b33      	subs	r3, r6, r4
 800d0c2:	3b15      	subs	r3, #21
 800d0c4:	f023 0303 	bic.w	r3, r3, #3
 800d0c8:	3304      	adds	r3, #4
 800d0ca:	3415      	adds	r4, #21
 800d0cc:	42a6      	cmp	r6, r4
 800d0ce:	bf38      	it	cc
 800d0d0:	2304      	movcc	r3, #4
 800d0d2:	441d      	add	r5, r3
 800d0d4:	4473      	add	r3, lr
 800d0d6:	469e      	mov	lr, r3
 800d0d8:	462e      	mov	r6, r5
 800d0da:	4566      	cmp	r6, ip
 800d0dc:	d30e      	bcc.n	800d0fc <__mdiff+0xec>
 800d0de:	f10c 0203 	add.w	r2, ip, #3
 800d0e2:	1b52      	subs	r2, r2, r5
 800d0e4:	f022 0203 	bic.w	r2, r2, #3
 800d0e8:	3d03      	subs	r5, #3
 800d0ea:	45ac      	cmp	ip, r5
 800d0ec:	bf38      	it	cc
 800d0ee:	2200      	movcc	r2, #0
 800d0f0:	441a      	add	r2, r3
 800d0f2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d0f6:	b17b      	cbz	r3, 800d118 <__mdiff+0x108>
 800d0f8:	6107      	str	r7, [r0, #16]
 800d0fa:	e7a3      	b.n	800d044 <__mdiff+0x34>
 800d0fc:	f856 8b04 	ldr.w	r8, [r6], #4
 800d100:	fa11 f288 	uxtah	r2, r1, r8
 800d104:	1414      	asrs	r4, r2, #16
 800d106:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d10a:	b292      	uxth	r2, r2
 800d10c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d110:	f84e 2b04 	str.w	r2, [lr], #4
 800d114:	1421      	asrs	r1, r4, #16
 800d116:	e7e0      	b.n	800d0da <__mdiff+0xca>
 800d118:	3f01      	subs	r7, #1
 800d11a:	e7ea      	b.n	800d0f2 <__mdiff+0xe2>
 800d11c:	0800eaa9 	.word	0x0800eaa9
 800d120:	0800eb34 	.word	0x0800eb34

0800d124 <__ulp>:
 800d124:	b082      	sub	sp, #8
 800d126:	ed8d 0b00 	vstr	d0, [sp]
 800d12a:	9b01      	ldr	r3, [sp, #4]
 800d12c:	4912      	ldr	r1, [pc, #72]	; (800d178 <__ulp+0x54>)
 800d12e:	4019      	ands	r1, r3
 800d130:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d134:	2900      	cmp	r1, #0
 800d136:	dd05      	ble.n	800d144 <__ulp+0x20>
 800d138:	2200      	movs	r2, #0
 800d13a:	460b      	mov	r3, r1
 800d13c:	ec43 2b10 	vmov	d0, r2, r3
 800d140:	b002      	add	sp, #8
 800d142:	4770      	bx	lr
 800d144:	4249      	negs	r1, r1
 800d146:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d14a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d14e:	f04f 0200 	mov.w	r2, #0
 800d152:	f04f 0300 	mov.w	r3, #0
 800d156:	da04      	bge.n	800d162 <__ulp+0x3e>
 800d158:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d15c:	fa41 f300 	asr.w	r3, r1, r0
 800d160:	e7ec      	b.n	800d13c <__ulp+0x18>
 800d162:	f1a0 0114 	sub.w	r1, r0, #20
 800d166:	291e      	cmp	r1, #30
 800d168:	bfda      	itte	le
 800d16a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d16e:	fa20 f101 	lsrle.w	r1, r0, r1
 800d172:	2101      	movgt	r1, #1
 800d174:	460a      	mov	r2, r1
 800d176:	e7e1      	b.n	800d13c <__ulp+0x18>
 800d178:	7ff00000 	.word	0x7ff00000

0800d17c <__b2d>:
 800d17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d17e:	6905      	ldr	r5, [r0, #16]
 800d180:	f100 0714 	add.w	r7, r0, #20
 800d184:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d188:	1f2e      	subs	r6, r5, #4
 800d18a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d18e:	4620      	mov	r0, r4
 800d190:	f7ff fd48 	bl	800cc24 <__hi0bits>
 800d194:	f1c0 0320 	rsb	r3, r0, #32
 800d198:	280a      	cmp	r0, #10
 800d19a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d218 <__b2d+0x9c>
 800d19e:	600b      	str	r3, [r1, #0]
 800d1a0:	dc14      	bgt.n	800d1cc <__b2d+0x50>
 800d1a2:	f1c0 0e0b 	rsb	lr, r0, #11
 800d1a6:	fa24 f10e 	lsr.w	r1, r4, lr
 800d1aa:	42b7      	cmp	r7, r6
 800d1ac:	ea41 030c 	orr.w	r3, r1, ip
 800d1b0:	bf34      	ite	cc
 800d1b2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d1b6:	2100      	movcs	r1, #0
 800d1b8:	3015      	adds	r0, #21
 800d1ba:	fa04 f000 	lsl.w	r0, r4, r0
 800d1be:	fa21 f10e 	lsr.w	r1, r1, lr
 800d1c2:	ea40 0201 	orr.w	r2, r0, r1
 800d1c6:	ec43 2b10 	vmov	d0, r2, r3
 800d1ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1cc:	42b7      	cmp	r7, r6
 800d1ce:	bf3a      	itte	cc
 800d1d0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d1d4:	f1a5 0608 	subcc.w	r6, r5, #8
 800d1d8:	2100      	movcs	r1, #0
 800d1da:	380b      	subs	r0, #11
 800d1dc:	d017      	beq.n	800d20e <__b2d+0x92>
 800d1de:	f1c0 0c20 	rsb	ip, r0, #32
 800d1e2:	fa04 f500 	lsl.w	r5, r4, r0
 800d1e6:	42be      	cmp	r6, r7
 800d1e8:	fa21 f40c 	lsr.w	r4, r1, ip
 800d1ec:	ea45 0504 	orr.w	r5, r5, r4
 800d1f0:	bf8c      	ite	hi
 800d1f2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d1f6:	2400      	movls	r4, #0
 800d1f8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d1fc:	fa01 f000 	lsl.w	r0, r1, r0
 800d200:	fa24 f40c 	lsr.w	r4, r4, ip
 800d204:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d208:	ea40 0204 	orr.w	r2, r0, r4
 800d20c:	e7db      	b.n	800d1c6 <__b2d+0x4a>
 800d20e:	ea44 030c 	orr.w	r3, r4, ip
 800d212:	460a      	mov	r2, r1
 800d214:	e7d7      	b.n	800d1c6 <__b2d+0x4a>
 800d216:	bf00      	nop
 800d218:	3ff00000 	.word	0x3ff00000

0800d21c <__d2b>:
 800d21c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d220:	4689      	mov	r9, r1
 800d222:	2101      	movs	r1, #1
 800d224:	ec57 6b10 	vmov	r6, r7, d0
 800d228:	4690      	mov	r8, r2
 800d22a:	f7ff fc09 	bl	800ca40 <_Balloc>
 800d22e:	4604      	mov	r4, r0
 800d230:	b930      	cbnz	r0, 800d240 <__d2b+0x24>
 800d232:	4602      	mov	r2, r0
 800d234:	4b25      	ldr	r3, [pc, #148]	; (800d2cc <__d2b+0xb0>)
 800d236:	4826      	ldr	r0, [pc, #152]	; (800d2d0 <__d2b+0xb4>)
 800d238:	f240 310a 	movw	r1, #778	; 0x30a
 800d23c:	f7fe f9ba 	bl	800b5b4 <__assert_func>
 800d240:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d244:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d248:	bb35      	cbnz	r5, 800d298 <__d2b+0x7c>
 800d24a:	2e00      	cmp	r6, #0
 800d24c:	9301      	str	r3, [sp, #4]
 800d24e:	d028      	beq.n	800d2a2 <__d2b+0x86>
 800d250:	4668      	mov	r0, sp
 800d252:	9600      	str	r6, [sp, #0]
 800d254:	f7ff fd06 	bl	800cc64 <__lo0bits>
 800d258:	9900      	ldr	r1, [sp, #0]
 800d25a:	b300      	cbz	r0, 800d29e <__d2b+0x82>
 800d25c:	9a01      	ldr	r2, [sp, #4]
 800d25e:	f1c0 0320 	rsb	r3, r0, #32
 800d262:	fa02 f303 	lsl.w	r3, r2, r3
 800d266:	430b      	orrs	r3, r1
 800d268:	40c2      	lsrs	r2, r0
 800d26a:	6163      	str	r3, [r4, #20]
 800d26c:	9201      	str	r2, [sp, #4]
 800d26e:	9b01      	ldr	r3, [sp, #4]
 800d270:	61a3      	str	r3, [r4, #24]
 800d272:	2b00      	cmp	r3, #0
 800d274:	bf14      	ite	ne
 800d276:	2202      	movne	r2, #2
 800d278:	2201      	moveq	r2, #1
 800d27a:	6122      	str	r2, [r4, #16]
 800d27c:	b1d5      	cbz	r5, 800d2b4 <__d2b+0x98>
 800d27e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d282:	4405      	add	r5, r0
 800d284:	f8c9 5000 	str.w	r5, [r9]
 800d288:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d28c:	f8c8 0000 	str.w	r0, [r8]
 800d290:	4620      	mov	r0, r4
 800d292:	b003      	add	sp, #12
 800d294:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d298:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d29c:	e7d5      	b.n	800d24a <__d2b+0x2e>
 800d29e:	6161      	str	r1, [r4, #20]
 800d2a0:	e7e5      	b.n	800d26e <__d2b+0x52>
 800d2a2:	a801      	add	r0, sp, #4
 800d2a4:	f7ff fcde 	bl	800cc64 <__lo0bits>
 800d2a8:	9b01      	ldr	r3, [sp, #4]
 800d2aa:	6163      	str	r3, [r4, #20]
 800d2ac:	2201      	movs	r2, #1
 800d2ae:	6122      	str	r2, [r4, #16]
 800d2b0:	3020      	adds	r0, #32
 800d2b2:	e7e3      	b.n	800d27c <__d2b+0x60>
 800d2b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d2b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d2bc:	f8c9 0000 	str.w	r0, [r9]
 800d2c0:	6918      	ldr	r0, [r3, #16]
 800d2c2:	f7ff fcaf 	bl	800cc24 <__hi0bits>
 800d2c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d2ca:	e7df      	b.n	800d28c <__d2b+0x70>
 800d2cc:	0800eaa9 	.word	0x0800eaa9
 800d2d0:	0800eb34 	.word	0x0800eb34

0800d2d4 <__ratio>:
 800d2d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2d8:	4688      	mov	r8, r1
 800d2da:	4669      	mov	r1, sp
 800d2dc:	4681      	mov	r9, r0
 800d2de:	f7ff ff4d 	bl	800d17c <__b2d>
 800d2e2:	a901      	add	r1, sp, #4
 800d2e4:	4640      	mov	r0, r8
 800d2e6:	ec55 4b10 	vmov	r4, r5, d0
 800d2ea:	f7ff ff47 	bl	800d17c <__b2d>
 800d2ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d2f2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d2f6:	eba3 0c02 	sub.w	ip, r3, r2
 800d2fa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d2fe:	1a9b      	subs	r3, r3, r2
 800d300:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d304:	ec51 0b10 	vmov	r0, r1, d0
 800d308:	2b00      	cmp	r3, #0
 800d30a:	bfd6      	itet	le
 800d30c:	460a      	movle	r2, r1
 800d30e:	462a      	movgt	r2, r5
 800d310:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d314:	468b      	mov	fp, r1
 800d316:	462f      	mov	r7, r5
 800d318:	bfd4      	ite	le
 800d31a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d31e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d322:	4620      	mov	r0, r4
 800d324:	ee10 2a10 	vmov	r2, s0
 800d328:	465b      	mov	r3, fp
 800d32a:	4639      	mov	r1, r7
 800d32c:	f7f3 fac6 	bl	80008bc <__aeabi_ddiv>
 800d330:	ec41 0b10 	vmov	d0, r0, r1
 800d334:	b003      	add	sp, #12
 800d336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d33a <__copybits>:
 800d33a:	3901      	subs	r1, #1
 800d33c:	b570      	push	{r4, r5, r6, lr}
 800d33e:	1149      	asrs	r1, r1, #5
 800d340:	6914      	ldr	r4, [r2, #16]
 800d342:	3101      	adds	r1, #1
 800d344:	f102 0314 	add.w	r3, r2, #20
 800d348:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d34c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d350:	1f05      	subs	r5, r0, #4
 800d352:	42a3      	cmp	r3, r4
 800d354:	d30c      	bcc.n	800d370 <__copybits+0x36>
 800d356:	1aa3      	subs	r3, r4, r2
 800d358:	3b11      	subs	r3, #17
 800d35a:	f023 0303 	bic.w	r3, r3, #3
 800d35e:	3211      	adds	r2, #17
 800d360:	42a2      	cmp	r2, r4
 800d362:	bf88      	it	hi
 800d364:	2300      	movhi	r3, #0
 800d366:	4418      	add	r0, r3
 800d368:	2300      	movs	r3, #0
 800d36a:	4288      	cmp	r0, r1
 800d36c:	d305      	bcc.n	800d37a <__copybits+0x40>
 800d36e:	bd70      	pop	{r4, r5, r6, pc}
 800d370:	f853 6b04 	ldr.w	r6, [r3], #4
 800d374:	f845 6f04 	str.w	r6, [r5, #4]!
 800d378:	e7eb      	b.n	800d352 <__copybits+0x18>
 800d37a:	f840 3b04 	str.w	r3, [r0], #4
 800d37e:	e7f4      	b.n	800d36a <__copybits+0x30>

0800d380 <__any_on>:
 800d380:	f100 0214 	add.w	r2, r0, #20
 800d384:	6900      	ldr	r0, [r0, #16]
 800d386:	114b      	asrs	r3, r1, #5
 800d388:	4298      	cmp	r0, r3
 800d38a:	b510      	push	{r4, lr}
 800d38c:	db11      	blt.n	800d3b2 <__any_on+0x32>
 800d38e:	dd0a      	ble.n	800d3a6 <__any_on+0x26>
 800d390:	f011 011f 	ands.w	r1, r1, #31
 800d394:	d007      	beq.n	800d3a6 <__any_on+0x26>
 800d396:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d39a:	fa24 f001 	lsr.w	r0, r4, r1
 800d39e:	fa00 f101 	lsl.w	r1, r0, r1
 800d3a2:	428c      	cmp	r4, r1
 800d3a4:	d10b      	bne.n	800d3be <__any_on+0x3e>
 800d3a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d803      	bhi.n	800d3b6 <__any_on+0x36>
 800d3ae:	2000      	movs	r0, #0
 800d3b0:	bd10      	pop	{r4, pc}
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	e7f7      	b.n	800d3a6 <__any_on+0x26>
 800d3b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d3ba:	2900      	cmp	r1, #0
 800d3bc:	d0f5      	beq.n	800d3aa <__any_on+0x2a>
 800d3be:	2001      	movs	r0, #1
 800d3c0:	e7f6      	b.n	800d3b0 <__any_on+0x30>

0800d3c2 <_calloc_r>:
 800d3c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d3c4:	fba1 2402 	umull	r2, r4, r1, r2
 800d3c8:	b94c      	cbnz	r4, 800d3de <_calloc_r+0x1c>
 800d3ca:	4611      	mov	r1, r2
 800d3cc:	9201      	str	r2, [sp, #4]
 800d3ce:	f000 f87b 	bl	800d4c8 <_malloc_r>
 800d3d2:	9a01      	ldr	r2, [sp, #4]
 800d3d4:	4605      	mov	r5, r0
 800d3d6:	b930      	cbnz	r0, 800d3e6 <_calloc_r+0x24>
 800d3d8:	4628      	mov	r0, r5
 800d3da:	b003      	add	sp, #12
 800d3dc:	bd30      	pop	{r4, r5, pc}
 800d3de:	220c      	movs	r2, #12
 800d3e0:	6002      	str	r2, [r0, #0]
 800d3e2:	2500      	movs	r5, #0
 800d3e4:	e7f8      	b.n	800d3d8 <_calloc_r+0x16>
 800d3e6:	4621      	mov	r1, r4
 800d3e8:	f7fc fd08 	bl	8009dfc <memset>
 800d3ec:	e7f4      	b.n	800d3d8 <_calloc_r+0x16>
	...

0800d3f0 <_free_r>:
 800d3f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d3f2:	2900      	cmp	r1, #0
 800d3f4:	d044      	beq.n	800d480 <_free_r+0x90>
 800d3f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3fa:	9001      	str	r0, [sp, #4]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	f1a1 0404 	sub.w	r4, r1, #4
 800d402:	bfb8      	it	lt
 800d404:	18e4      	addlt	r4, r4, r3
 800d406:	f000 fec7 	bl	800e198 <__malloc_lock>
 800d40a:	4a1e      	ldr	r2, [pc, #120]	; (800d484 <_free_r+0x94>)
 800d40c:	9801      	ldr	r0, [sp, #4]
 800d40e:	6813      	ldr	r3, [r2, #0]
 800d410:	b933      	cbnz	r3, 800d420 <_free_r+0x30>
 800d412:	6063      	str	r3, [r4, #4]
 800d414:	6014      	str	r4, [r2, #0]
 800d416:	b003      	add	sp, #12
 800d418:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d41c:	f000 bec2 	b.w	800e1a4 <__malloc_unlock>
 800d420:	42a3      	cmp	r3, r4
 800d422:	d908      	bls.n	800d436 <_free_r+0x46>
 800d424:	6825      	ldr	r5, [r4, #0]
 800d426:	1961      	adds	r1, r4, r5
 800d428:	428b      	cmp	r3, r1
 800d42a:	bf01      	itttt	eq
 800d42c:	6819      	ldreq	r1, [r3, #0]
 800d42e:	685b      	ldreq	r3, [r3, #4]
 800d430:	1949      	addeq	r1, r1, r5
 800d432:	6021      	streq	r1, [r4, #0]
 800d434:	e7ed      	b.n	800d412 <_free_r+0x22>
 800d436:	461a      	mov	r2, r3
 800d438:	685b      	ldr	r3, [r3, #4]
 800d43a:	b10b      	cbz	r3, 800d440 <_free_r+0x50>
 800d43c:	42a3      	cmp	r3, r4
 800d43e:	d9fa      	bls.n	800d436 <_free_r+0x46>
 800d440:	6811      	ldr	r1, [r2, #0]
 800d442:	1855      	adds	r5, r2, r1
 800d444:	42a5      	cmp	r5, r4
 800d446:	d10b      	bne.n	800d460 <_free_r+0x70>
 800d448:	6824      	ldr	r4, [r4, #0]
 800d44a:	4421      	add	r1, r4
 800d44c:	1854      	adds	r4, r2, r1
 800d44e:	42a3      	cmp	r3, r4
 800d450:	6011      	str	r1, [r2, #0]
 800d452:	d1e0      	bne.n	800d416 <_free_r+0x26>
 800d454:	681c      	ldr	r4, [r3, #0]
 800d456:	685b      	ldr	r3, [r3, #4]
 800d458:	6053      	str	r3, [r2, #4]
 800d45a:	4421      	add	r1, r4
 800d45c:	6011      	str	r1, [r2, #0]
 800d45e:	e7da      	b.n	800d416 <_free_r+0x26>
 800d460:	d902      	bls.n	800d468 <_free_r+0x78>
 800d462:	230c      	movs	r3, #12
 800d464:	6003      	str	r3, [r0, #0]
 800d466:	e7d6      	b.n	800d416 <_free_r+0x26>
 800d468:	6825      	ldr	r5, [r4, #0]
 800d46a:	1961      	adds	r1, r4, r5
 800d46c:	428b      	cmp	r3, r1
 800d46e:	bf04      	itt	eq
 800d470:	6819      	ldreq	r1, [r3, #0]
 800d472:	685b      	ldreq	r3, [r3, #4]
 800d474:	6063      	str	r3, [r4, #4]
 800d476:	bf04      	itt	eq
 800d478:	1949      	addeq	r1, r1, r5
 800d47a:	6021      	streq	r1, [r4, #0]
 800d47c:	6054      	str	r4, [r2, #4]
 800d47e:	e7ca      	b.n	800d416 <_free_r+0x26>
 800d480:	b003      	add	sp, #12
 800d482:	bd30      	pop	{r4, r5, pc}
 800d484:	200005ec 	.word	0x200005ec

0800d488 <sbrk_aligned>:
 800d488:	b570      	push	{r4, r5, r6, lr}
 800d48a:	4e0e      	ldr	r6, [pc, #56]	; (800d4c4 <sbrk_aligned+0x3c>)
 800d48c:	460c      	mov	r4, r1
 800d48e:	6831      	ldr	r1, [r6, #0]
 800d490:	4605      	mov	r5, r0
 800d492:	b911      	cbnz	r1, 800d49a <sbrk_aligned+0x12>
 800d494:	f000 fb4c 	bl	800db30 <_sbrk_r>
 800d498:	6030      	str	r0, [r6, #0]
 800d49a:	4621      	mov	r1, r4
 800d49c:	4628      	mov	r0, r5
 800d49e:	f000 fb47 	bl	800db30 <_sbrk_r>
 800d4a2:	1c43      	adds	r3, r0, #1
 800d4a4:	d00a      	beq.n	800d4bc <sbrk_aligned+0x34>
 800d4a6:	1cc4      	adds	r4, r0, #3
 800d4a8:	f024 0403 	bic.w	r4, r4, #3
 800d4ac:	42a0      	cmp	r0, r4
 800d4ae:	d007      	beq.n	800d4c0 <sbrk_aligned+0x38>
 800d4b0:	1a21      	subs	r1, r4, r0
 800d4b2:	4628      	mov	r0, r5
 800d4b4:	f000 fb3c 	bl	800db30 <_sbrk_r>
 800d4b8:	3001      	adds	r0, #1
 800d4ba:	d101      	bne.n	800d4c0 <sbrk_aligned+0x38>
 800d4bc:	f04f 34ff 	mov.w	r4, #4294967295
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	bd70      	pop	{r4, r5, r6, pc}
 800d4c4:	200005f0 	.word	0x200005f0

0800d4c8 <_malloc_r>:
 800d4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4cc:	1ccd      	adds	r5, r1, #3
 800d4ce:	f025 0503 	bic.w	r5, r5, #3
 800d4d2:	3508      	adds	r5, #8
 800d4d4:	2d0c      	cmp	r5, #12
 800d4d6:	bf38      	it	cc
 800d4d8:	250c      	movcc	r5, #12
 800d4da:	2d00      	cmp	r5, #0
 800d4dc:	4607      	mov	r7, r0
 800d4de:	db01      	blt.n	800d4e4 <_malloc_r+0x1c>
 800d4e0:	42a9      	cmp	r1, r5
 800d4e2:	d905      	bls.n	800d4f0 <_malloc_r+0x28>
 800d4e4:	230c      	movs	r3, #12
 800d4e6:	603b      	str	r3, [r7, #0]
 800d4e8:	2600      	movs	r6, #0
 800d4ea:	4630      	mov	r0, r6
 800d4ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4f0:	4e2e      	ldr	r6, [pc, #184]	; (800d5ac <_malloc_r+0xe4>)
 800d4f2:	f000 fe51 	bl	800e198 <__malloc_lock>
 800d4f6:	6833      	ldr	r3, [r6, #0]
 800d4f8:	461c      	mov	r4, r3
 800d4fa:	bb34      	cbnz	r4, 800d54a <_malloc_r+0x82>
 800d4fc:	4629      	mov	r1, r5
 800d4fe:	4638      	mov	r0, r7
 800d500:	f7ff ffc2 	bl	800d488 <sbrk_aligned>
 800d504:	1c43      	adds	r3, r0, #1
 800d506:	4604      	mov	r4, r0
 800d508:	d14d      	bne.n	800d5a6 <_malloc_r+0xde>
 800d50a:	6834      	ldr	r4, [r6, #0]
 800d50c:	4626      	mov	r6, r4
 800d50e:	2e00      	cmp	r6, #0
 800d510:	d140      	bne.n	800d594 <_malloc_r+0xcc>
 800d512:	6823      	ldr	r3, [r4, #0]
 800d514:	4631      	mov	r1, r6
 800d516:	4638      	mov	r0, r7
 800d518:	eb04 0803 	add.w	r8, r4, r3
 800d51c:	f000 fb08 	bl	800db30 <_sbrk_r>
 800d520:	4580      	cmp	r8, r0
 800d522:	d13a      	bne.n	800d59a <_malloc_r+0xd2>
 800d524:	6821      	ldr	r1, [r4, #0]
 800d526:	3503      	adds	r5, #3
 800d528:	1a6d      	subs	r5, r5, r1
 800d52a:	f025 0503 	bic.w	r5, r5, #3
 800d52e:	3508      	adds	r5, #8
 800d530:	2d0c      	cmp	r5, #12
 800d532:	bf38      	it	cc
 800d534:	250c      	movcc	r5, #12
 800d536:	4629      	mov	r1, r5
 800d538:	4638      	mov	r0, r7
 800d53a:	f7ff ffa5 	bl	800d488 <sbrk_aligned>
 800d53e:	3001      	adds	r0, #1
 800d540:	d02b      	beq.n	800d59a <_malloc_r+0xd2>
 800d542:	6823      	ldr	r3, [r4, #0]
 800d544:	442b      	add	r3, r5
 800d546:	6023      	str	r3, [r4, #0]
 800d548:	e00e      	b.n	800d568 <_malloc_r+0xa0>
 800d54a:	6822      	ldr	r2, [r4, #0]
 800d54c:	1b52      	subs	r2, r2, r5
 800d54e:	d41e      	bmi.n	800d58e <_malloc_r+0xc6>
 800d550:	2a0b      	cmp	r2, #11
 800d552:	d916      	bls.n	800d582 <_malloc_r+0xba>
 800d554:	1961      	adds	r1, r4, r5
 800d556:	42a3      	cmp	r3, r4
 800d558:	6025      	str	r5, [r4, #0]
 800d55a:	bf18      	it	ne
 800d55c:	6059      	strne	r1, [r3, #4]
 800d55e:	6863      	ldr	r3, [r4, #4]
 800d560:	bf08      	it	eq
 800d562:	6031      	streq	r1, [r6, #0]
 800d564:	5162      	str	r2, [r4, r5]
 800d566:	604b      	str	r3, [r1, #4]
 800d568:	4638      	mov	r0, r7
 800d56a:	f104 060b 	add.w	r6, r4, #11
 800d56e:	f000 fe19 	bl	800e1a4 <__malloc_unlock>
 800d572:	f026 0607 	bic.w	r6, r6, #7
 800d576:	1d23      	adds	r3, r4, #4
 800d578:	1af2      	subs	r2, r6, r3
 800d57a:	d0b6      	beq.n	800d4ea <_malloc_r+0x22>
 800d57c:	1b9b      	subs	r3, r3, r6
 800d57e:	50a3      	str	r3, [r4, r2]
 800d580:	e7b3      	b.n	800d4ea <_malloc_r+0x22>
 800d582:	6862      	ldr	r2, [r4, #4]
 800d584:	42a3      	cmp	r3, r4
 800d586:	bf0c      	ite	eq
 800d588:	6032      	streq	r2, [r6, #0]
 800d58a:	605a      	strne	r2, [r3, #4]
 800d58c:	e7ec      	b.n	800d568 <_malloc_r+0xa0>
 800d58e:	4623      	mov	r3, r4
 800d590:	6864      	ldr	r4, [r4, #4]
 800d592:	e7b2      	b.n	800d4fa <_malloc_r+0x32>
 800d594:	4634      	mov	r4, r6
 800d596:	6876      	ldr	r6, [r6, #4]
 800d598:	e7b9      	b.n	800d50e <_malloc_r+0x46>
 800d59a:	230c      	movs	r3, #12
 800d59c:	603b      	str	r3, [r7, #0]
 800d59e:	4638      	mov	r0, r7
 800d5a0:	f000 fe00 	bl	800e1a4 <__malloc_unlock>
 800d5a4:	e7a1      	b.n	800d4ea <_malloc_r+0x22>
 800d5a6:	6025      	str	r5, [r4, #0]
 800d5a8:	e7de      	b.n	800d568 <_malloc_r+0xa0>
 800d5aa:	bf00      	nop
 800d5ac:	200005ec 	.word	0x200005ec

0800d5b0 <__ssputs_r>:
 800d5b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5b4:	688e      	ldr	r6, [r1, #8]
 800d5b6:	429e      	cmp	r6, r3
 800d5b8:	4682      	mov	sl, r0
 800d5ba:	460c      	mov	r4, r1
 800d5bc:	4690      	mov	r8, r2
 800d5be:	461f      	mov	r7, r3
 800d5c0:	d838      	bhi.n	800d634 <__ssputs_r+0x84>
 800d5c2:	898a      	ldrh	r2, [r1, #12]
 800d5c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d5c8:	d032      	beq.n	800d630 <__ssputs_r+0x80>
 800d5ca:	6825      	ldr	r5, [r4, #0]
 800d5cc:	6909      	ldr	r1, [r1, #16]
 800d5ce:	eba5 0901 	sub.w	r9, r5, r1
 800d5d2:	6965      	ldr	r5, [r4, #20]
 800d5d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5dc:	3301      	adds	r3, #1
 800d5de:	444b      	add	r3, r9
 800d5e0:	106d      	asrs	r5, r5, #1
 800d5e2:	429d      	cmp	r5, r3
 800d5e4:	bf38      	it	cc
 800d5e6:	461d      	movcc	r5, r3
 800d5e8:	0553      	lsls	r3, r2, #21
 800d5ea:	d531      	bpl.n	800d650 <__ssputs_r+0xa0>
 800d5ec:	4629      	mov	r1, r5
 800d5ee:	f7ff ff6b 	bl	800d4c8 <_malloc_r>
 800d5f2:	4606      	mov	r6, r0
 800d5f4:	b950      	cbnz	r0, 800d60c <__ssputs_r+0x5c>
 800d5f6:	230c      	movs	r3, #12
 800d5f8:	f8ca 3000 	str.w	r3, [sl]
 800d5fc:	89a3      	ldrh	r3, [r4, #12]
 800d5fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d602:	81a3      	strh	r3, [r4, #12]
 800d604:	f04f 30ff 	mov.w	r0, #4294967295
 800d608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d60c:	6921      	ldr	r1, [r4, #16]
 800d60e:	464a      	mov	r2, r9
 800d610:	f7ff fa08 	bl	800ca24 <memcpy>
 800d614:	89a3      	ldrh	r3, [r4, #12]
 800d616:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d61a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d61e:	81a3      	strh	r3, [r4, #12]
 800d620:	6126      	str	r6, [r4, #16]
 800d622:	6165      	str	r5, [r4, #20]
 800d624:	444e      	add	r6, r9
 800d626:	eba5 0509 	sub.w	r5, r5, r9
 800d62a:	6026      	str	r6, [r4, #0]
 800d62c:	60a5      	str	r5, [r4, #8]
 800d62e:	463e      	mov	r6, r7
 800d630:	42be      	cmp	r6, r7
 800d632:	d900      	bls.n	800d636 <__ssputs_r+0x86>
 800d634:	463e      	mov	r6, r7
 800d636:	6820      	ldr	r0, [r4, #0]
 800d638:	4632      	mov	r2, r6
 800d63a:	4641      	mov	r1, r8
 800d63c:	f000 fd92 	bl	800e164 <memmove>
 800d640:	68a3      	ldr	r3, [r4, #8]
 800d642:	1b9b      	subs	r3, r3, r6
 800d644:	60a3      	str	r3, [r4, #8]
 800d646:	6823      	ldr	r3, [r4, #0]
 800d648:	4433      	add	r3, r6
 800d64a:	6023      	str	r3, [r4, #0]
 800d64c:	2000      	movs	r0, #0
 800d64e:	e7db      	b.n	800d608 <__ssputs_r+0x58>
 800d650:	462a      	mov	r2, r5
 800d652:	f000 fdad 	bl	800e1b0 <_realloc_r>
 800d656:	4606      	mov	r6, r0
 800d658:	2800      	cmp	r0, #0
 800d65a:	d1e1      	bne.n	800d620 <__ssputs_r+0x70>
 800d65c:	6921      	ldr	r1, [r4, #16]
 800d65e:	4650      	mov	r0, sl
 800d660:	f7ff fec6 	bl	800d3f0 <_free_r>
 800d664:	e7c7      	b.n	800d5f6 <__ssputs_r+0x46>
	...

0800d668 <_svfiprintf_r>:
 800d668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d66c:	4698      	mov	r8, r3
 800d66e:	898b      	ldrh	r3, [r1, #12]
 800d670:	061b      	lsls	r3, r3, #24
 800d672:	b09d      	sub	sp, #116	; 0x74
 800d674:	4607      	mov	r7, r0
 800d676:	460d      	mov	r5, r1
 800d678:	4614      	mov	r4, r2
 800d67a:	d50e      	bpl.n	800d69a <_svfiprintf_r+0x32>
 800d67c:	690b      	ldr	r3, [r1, #16]
 800d67e:	b963      	cbnz	r3, 800d69a <_svfiprintf_r+0x32>
 800d680:	2140      	movs	r1, #64	; 0x40
 800d682:	f7ff ff21 	bl	800d4c8 <_malloc_r>
 800d686:	6028      	str	r0, [r5, #0]
 800d688:	6128      	str	r0, [r5, #16]
 800d68a:	b920      	cbnz	r0, 800d696 <_svfiprintf_r+0x2e>
 800d68c:	230c      	movs	r3, #12
 800d68e:	603b      	str	r3, [r7, #0]
 800d690:	f04f 30ff 	mov.w	r0, #4294967295
 800d694:	e0d1      	b.n	800d83a <_svfiprintf_r+0x1d2>
 800d696:	2340      	movs	r3, #64	; 0x40
 800d698:	616b      	str	r3, [r5, #20]
 800d69a:	2300      	movs	r3, #0
 800d69c:	9309      	str	r3, [sp, #36]	; 0x24
 800d69e:	2320      	movs	r3, #32
 800d6a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d6a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6a8:	2330      	movs	r3, #48	; 0x30
 800d6aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d854 <_svfiprintf_r+0x1ec>
 800d6ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d6b2:	f04f 0901 	mov.w	r9, #1
 800d6b6:	4623      	mov	r3, r4
 800d6b8:	469a      	mov	sl, r3
 800d6ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6be:	b10a      	cbz	r2, 800d6c4 <_svfiprintf_r+0x5c>
 800d6c0:	2a25      	cmp	r2, #37	; 0x25
 800d6c2:	d1f9      	bne.n	800d6b8 <_svfiprintf_r+0x50>
 800d6c4:	ebba 0b04 	subs.w	fp, sl, r4
 800d6c8:	d00b      	beq.n	800d6e2 <_svfiprintf_r+0x7a>
 800d6ca:	465b      	mov	r3, fp
 800d6cc:	4622      	mov	r2, r4
 800d6ce:	4629      	mov	r1, r5
 800d6d0:	4638      	mov	r0, r7
 800d6d2:	f7ff ff6d 	bl	800d5b0 <__ssputs_r>
 800d6d6:	3001      	adds	r0, #1
 800d6d8:	f000 80aa 	beq.w	800d830 <_svfiprintf_r+0x1c8>
 800d6dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6de:	445a      	add	r2, fp
 800d6e0:	9209      	str	r2, [sp, #36]	; 0x24
 800d6e2:	f89a 3000 	ldrb.w	r3, [sl]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	f000 80a2 	beq.w	800d830 <_svfiprintf_r+0x1c8>
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	f04f 32ff 	mov.w	r2, #4294967295
 800d6f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6f6:	f10a 0a01 	add.w	sl, sl, #1
 800d6fa:	9304      	str	r3, [sp, #16]
 800d6fc:	9307      	str	r3, [sp, #28]
 800d6fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d702:	931a      	str	r3, [sp, #104]	; 0x68
 800d704:	4654      	mov	r4, sl
 800d706:	2205      	movs	r2, #5
 800d708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d70c:	4851      	ldr	r0, [pc, #324]	; (800d854 <_svfiprintf_r+0x1ec>)
 800d70e:	f7f2 fd9f 	bl	8000250 <memchr>
 800d712:	9a04      	ldr	r2, [sp, #16]
 800d714:	b9d8      	cbnz	r0, 800d74e <_svfiprintf_r+0xe6>
 800d716:	06d0      	lsls	r0, r2, #27
 800d718:	bf44      	itt	mi
 800d71a:	2320      	movmi	r3, #32
 800d71c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d720:	0711      	lsls	r1, r2, #28
 800d722:	bf44      	itt	mi
 800d724:	232b      	movmi	r3, #43	; 0x2b
 800d726:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d72a:	f89a 3000 	ldrb.w	r3, [sl]
 800d72e:	2b2a      	cmp	r3, #42	; 0x2a
 800d730:	d015      	beq.n	800d75e <_svfiprintf_r+0xf6>
 800d732:	9a07      	ldr	r2, [sp, #28]
 800d734:	4654      	mov	r4, sl
 800d736:	2000      	movs	r0, #0
 800d738:	f04f 0c0a 	mov.w	ip, #10
 800d73c:	4621      	mov	r1, r4
 800d73e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d742:	3b30      	subs	r3, #48	; 0x30
 800d744:	2b09      	cmp	r3, #9
 800d746:	d94e      	bls.n	800d7e6 <_svfiprintf_r+0x17e>
 800d748:	b1b0      	cbz	r0, 800d778 <_svfiprintf_r+0x110>
 800d74a:	9207      	str	r2, [sp, #28]
 800d74c:	e014      	b.n	800d778 <_svfiprintf_r+0x110>
 800d74e:	eba0 0308 	sub.w	r3, r0, r8
 800d752:	fa09 f303 	lsl.w	r3, r9, r3
 800d756:	4313      	orrs	r3, r2
 800d758:	9304      	str	r3, [sp, #16]
 800d75a:	46a2      	mov	sl, r4
 800d75c:	e7d2      	b.n	800d704 <_svfiprintf_r+0x9c>
 800d75e:	9b03      	ldr	r3, [sp, #12]
 800d760:	1d19      	adds	r1, r3, #4
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	9103      	str	r1, [sp, #12]
 800d766:	2b00      	cmp	r3, #0
 800d768:	bfbb      	ittet	lt
 800d76a:	425b      	neglt	r3, r3
 800d76c:	f042 0202 	orrlt.w	r2, r2, #2
 800d770:	9307      	strge	r3, [sp, #28]
 800d772:	9307      	strlt	r3, [sp, #28]
 800d774:	bfb8      	it	lt
 800d776:	9204      	strlt	r2, [sp, #16]
 800d778:	7823      	ldrb	r3, [r4, #0]
 800d77a:	2b2e      	cmp	r3, #46	; 0x2e
 800d77c:	d10c      	bne.n	800d798 <_svfiprintf_r+0x130>
 800d77e:	7863      	ldrb	r3, [r4, #1]
 800d780:	2b2a      	cmp	r3, #42	; 0x2a
 800d782:	d135      	bne.n	800d7f0 <_svfiprintf_r+0x188>
 800d784:	9b03      	ldr	r3, [sp, #12]
 800d786:	1d1a      	adds	r2, r3, #4
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	9203      	str	r2, [sp, #12]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	bfb8      	it	lt
 800d790:	f04f 33ff 	movlt.w	r3, #4294967295
 800d794:	3402      	adds	r4, #2
 800d796:	9305      	str	r3, [sp, #20]
 800d798:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d864 <_svfiprintf_r+0x1fc>
 800d79c:	7821      	ldrb	r1, [r4, #0]
 800d79e:	2203      	movs	r2, #3
 800d7a0:	4650      	mov	r0, sl
 800d7a2:	f7f2 fd55 	bl	8000250 <memchr>
 800d7a6:	b140      	cbz	r0, 800d7ba <_svfiprintf_r+0x152>
 800d7a8:	2340      	movs	r3, #64	; 0x40
 800d7aa:	eba0 000a 	sub.w	r0, r0, sl
 800d7ae:	fa03 f000 	lsl.w	r0, r3, r0
 800d7b2:	9b04      	ldr	r3, [sp, #16]
 800d7b4:	4303      	orrs	r3, r0
 800d7b6:	3401      	adds	r4, #1
 800d7b8:	9304      	str	r3, [sp, #16]
 800d7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7be:	4826      	ldr	r0, [pc, #152]	; (800d858 <_svfiprintf_r+0x1f0>)
 800d7c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d7c4:	2206      	movs	r2, #6
 800d7c6:	f7f2 fd43 	bl	8000250 <memchr>
 800d7ca:	2800      	cmp	r0, #0
 800d7cc:	d038      	beq.n	800d840 <_svfiprintf_r+0x1d8>
 800d7ce:	4b23      	ldr	r3, [pc, #140]	; (800d85c <_svfiprintf_r+0x1f4>)
 800d7d0:	bb1b      	cbnz	r3, 800d81a <_svfiprintf_r+0x1b2>
 800d7d2:	9b03      	ldr	r3, [sp, #12]
 800d7d4:	3307      	adds	r3, #7
 800d7d6:	f023 0307 	bic.w	r3, r3, #7
 800d7da:	3308      	adds	r3, #8
 800d7dc:	9303      	str	r3, [sp, #12]
 800d7de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7e0:	4433      	add	r3, r6
 800d7e2:	9309      	str	r3, [sp, #36]	; 0x24
 800d7e4:	e767      	b.n	800d6b6 <_svfiprintf_r+0x4e>
 800d7e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7ea:	460c      	mov	r4, r1
 800d7ec:	2001      	movs	r0, #1
 800d7ee:	e7a5      	b.n	800d73c <_svfiprintf_r+0xd4>
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	3401      	adds	r4, #1
 800d7f4:	9305      	str	r3, [sp, #20]
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	f04f 0c0a 	mov.w	ip, #10
 800d7fc:	4620      	mov	r0, r4
 800d7fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d802:	3a30      	subs	r2, #48	; 0x30
 800d804:	2a09      	cmp	r2, #9
 800d806:	d903      	bls.n	800d810 <_svfiprintf_r+0x1a8>
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d0c5      	beq.n	800d798 <_svfiprintf_r+0x130>
 800d80c:	9105      	str	r1, [sp, #20]
 800d80e:	e7c3      	b.n	800d798 <_svfiprintf_r+0x130>
 800d810:	fb0c 2101 	mla	r1, ip, r1, r2
 800d814:	4604      	mov	r4, r0
 800d816:	2301      	movs	r3, #1
 800d818:	e7f0      	b.n	800d7fc <_svfiprintf_r+0x194>
 800d81a:	ab03      	add	r3, sp, #12
 800d81c:	9300      	str	r3, [sp, #0]
 800d81e:	462a      	mov	r2, r5
 800d820:	4b0f      	ldr	r3, [pc, #60]	; (800d860 <_svfiprintf_r+0x1f8>)
 800d822:	a904      	add	r1, sp, #16
 800d824:	4638      	mov	r0, r7
 800d826:	f7fc fb91 	bl	8009f4c <_printf_float>
 800d82a:	1c42      	adds	r2, r0, #1
 800d82c:	4606      	mov	r6, r0
 800d82e:	d1d6      	bne.n	800d7de <_svfiprintf_r+0x176>
 800d830:	89ab      	ldrh	r3, [r5, #12]
 800d832:	065b      	lsls	r3, r3, #25
 800d834:	f53f af2c 	bmi.w	800d690 <_svfiprintf_r+0x28>
 800d838:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d83a:	b01d      	add	sp, #116	; 0x74
 800d83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d840:	ab03      	add	r3, sp, #12
 800d842:	9300      	str	r3, [sp, #0]
 800d844:	462a      	mov	r2, r5
 800d846:	4b06      	ldr	r3, [pc, #24]	; (800d860 <_svfiprintf_r+0x1f8>)
 800d848:	a904      	add	r1, sp, #16
 800d84a:	4638      	mov	r0, r7
 800d84c:	f7fc fe22 	bl	800a494 <_printf_i>
 800d850:	e7eb      	b.n	800d82a <_svfiprintf_r+0x1c2>
 800d852:	bf00      	nop
 800d854:	0800ec8c 	.word	0x0800ec8c
 800d858:	0800ec96 	.word	0x0800ec96
 800d85c:	08009f4d 	.word	0x08009f4d
 800d860:	0800d5b1 	.word	0x0800d5b1
 800d864:	0800ec92 	.word	0x0800ec92

0800d868 <__sfputc_r>:
 800d868:	6893      	ldr	r3, [r2, #8]
 800d86a:	3b01      	subs	r3, #1
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	b410      	push	{r4}
 800d870:	6093      	str	r3, [r2, #8]
 800d872:	da08      	bge.n	800d886 <__sfputc_r+0x1e>
 800d874:	6994      	ldr	r4, [r2, #24]
 800d876:	42a3      	cmp	r3, r4
 800d878:	db01      	blt.n	800d87e <__sfputc_r+0x16>
 800d87a:	290a      	cmp	r1, #10
 800d87c:	d103      	bne.n	800d886 <__sfputc_r+0x1e>
 800d87e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d882:	f000 b979 	b.w	800db78 <__swbuf_r>
 800d886:	6813      	ldr	r3, [r2, #0]
 800d888:	1c58      	adds	r0, r3, #1
 800d88a:	6010      	str	r0, [r2, #0]
 800d88c:	7019      	strb	r1, [r3, #0]
 800d88e:	4608      	mov	r0, r1
 800d890:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d894:	4770      	bx	lr

0800d896 <__sfputs_r>:
 800d896:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d898:	4606      	mov	r6, r0
 800d89a:	460f      	mov	r7, r1
 800d89c:	4614      	mov	r4, r2
 800d89e:	18d5      	adds	r5, r2, r3
 800d8a0:	42ac      	cmp	r4, r5
 800d8a2:	d101      	bne.n	800d8a8 <__sfputs_r+0x12>
 800d8a4:	2000      	movs	r0, #0
 800d8a6:	e007      	b.n	800d8b8 <__sfputs_r+0x22>
 800d8a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8ac:	463a      	mov	r2, r7
 800d8ae:	4630      	mov	r0, r6
 800d8b0:	f7ff ffda 	bl	800d868 <__sfputc_r>
 800d8b4:	1c43      	adds	r3, r0, #1
 800d8b6:	d1f3      	bne.n	800d8a0 <__sfputs_r+0xa>
 800d8b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8bc <_vfiprintf_r>:
 800d8bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8c0:	460d      	mov	r5, r1
 800d8c2:	b09d      	sub	sp, #116	; 0x74
 800d8c4:	4614      	mov	r4, r2
 800d8c6:	4698      	mov	r8, r3
 800d8c8:	4606      	mov	r6, r0
 800d8ca:	b118      	cbz	r0, 800d8d4 <_vfiprintf_r+0x18>
 800d8cc:	6983      	ldr	r3, [r0, #24]
 800d8ce:	b90b      	cbnz	r3, 800d8d4 <_vfiprintf_r+0x18>
 800d8d0:	f000 fb42 	bl	800df58 <__sinit>
 800d8d4:	4b89      	ldr	r3, [pc, #548]	; (800dafc <_vfiprintf_r+0x240>)
 800d8d6:	429d      	cmp	r5, r3
 800d8d8:	d11b      	bne.n	800d912 <_vfiprintf_r+0x56>
 800d8da:	6875      	ldr	r5, [r6, #4]
 800d8dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8de:	07d9      	lsls	r1, r3, #31
 800d8e0:	d405      	bmi.n	800d8ee <_vfiprintf_r+0x32>
 800d8e2:	89ab      	ldrh	r3, [r5, #12]
 800d8e4:	059a      	lsls	r2, r3, #22
 800d8e6:	d402      	bmi.n	800d8ee <_vfiprintf_r+0x32>
 800d8e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8ea:	f000 fbd3 	bl	800e094 <__retarget_lock_acquire_recursive>
 800d8ee:	89ab      	ldrh	r3, [r5, #12]
 800d8f0:	071b      	lsls	r3, r3, #28
 800d8f2:	d501      	bpl.n	800d8f8 <_vfiprintf_r+0x3c>
 800d8f4:	692b      	ldr	r3, [r5, #16]
 800d8f6:	b9eb      	cbnz	r3, 800d934 <_vfiprintf_r+0x78>
 800d8f8:	4629      	mov	r1, r5
 800d8fa:	4630      	mov	r0, r6
 800d8fc:	f000 f99c 	bl	800dc38 <__swsetup_r>
 800d900:	b1c0      	cbz	r0, 800d934 <_vfiprintf_r+0x78>
 800d902:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d904:	07dc      	lsls	r4, r3, #31
 800d906:	d50e      	bpl.n	800d926 <_vfiprintf_r+0x6a>
 800d908:	f04f 30ff 	mov.w	r0, #4294967295
 800d90c:	b01d      	add	sp, #116	; 0x74
 800d90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d912:	4b7b      	ldr	r3, [pc, #492]	; (800db00 <_vfiprintf_r+0x244>)
 800d914:	429d      	cmp	r5, r3
 800d916:	d101      	bne.n	800d91c <_vfiprintf_r+0x60>
 800d918:	68b5      	ldr	r5, [r6, #8]
 800d91a:	e7df      	b.n	800d8dc <_vfiprintf_r+0x20>
 800d91c:	4b79      	ldr	r3, [pc, #484]	; (800db04 <_vfiprintf_r+0x248>)
 800d91e:	429d      	cmp	r5, r3
 800d920:	bf08      	it	eq
 800d922:	68f5      	ldreq	r5, [r6, #12]
 800d924:	e7da      	b.n	800d8dc <_vfiprintf_r+0x20>
 800d926:	89ab      	ldrh	r3, [r5, #12]
 800d928:	0598      	lsls	r0, r3, #22
 800d92a:	d4ed      	bmi.n	800d908 <_vfiprintf_r+0x4c>
 800d92c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d92e:	f000 fbb2 	bl	800e096 <__retarget_lock_release_recursive>
 800d932:	e7e9      	b.n	800d908 <_vfiprintf_r+0x4c>
 800d934:	2300      	movs	r3, #0
 800d936:	9309      	str	r3, [sp, #36]	; 0x24
 800d938:	2320      	movs	r3, #32
 800d93a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d93e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d942:	2330      	movs	r3, #48	; 0x30
 800d944:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800db08 <_vfiprintf_r+0x24c>
 800d948:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d94c:	f04f 0901 	mov.w	r9, #1
 800d950:	4623      	mov	r3, r4
 800d952:	469a      	mov	sl, r3
 800d954:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d958:	b10a      	cbz	r2, 800d95e <_vfiprintf_r+0xa2>
 800d95a:	2a25      	cmp	r2, #37	; 0x25
 800d95c:	d1f9      	bne.n	800d952 <_vfiprintf_r+0x96>
 800d95e:	ebba 0b04 	subs.w	fp, sl, r4
 800d962:	d00b      	beq.n	800d97c <_vfiprintf_r+0xc0>
 800d964:	465b      	mov	r3, fp
 800d966:	4622      	mov	r2, r4
 800d968:	4629      	mov	r1, r5
 800d96a:	4630      	mov	r0, r6
 800d96c:	f7ff ff93 	bl	800d896 <__sfputs_r>
 800d970:	3001      	adds	r0, #1
 800d972:	f000 80aa 	beq.w	800daca <_vfiprintf_r+0x20e>
 800d976:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d978:	445a      	add	r2, fp
 800d97a:	9209      	str	r2, [sp, #36]	; 0x24
 800d97c:	f89a 3000 	ldrb.w	r3, [sl]
 800d980:	2b00      	cmp	r3, #0
 800d982:	f000 80a2 	beq.w	800daca <_vfiprintf_r+0x20e>
 800d986:	2300      	movs	r3, #0
 800d988:	f04f 32ff 	mov.w	r2, #4294967295
 800d98c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d990:	f10a 0a01 	add.w	sl, sl, #1
 800d994:	9304      	str	r3, [sp, #16]
 800d996:	9307      	str	r3, [sp, #28]
 800d998:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d99c:	931a      	str	r3, [sp, #104]	; 0x68
 800d99e:	4654      	mov	r4, sl
 800d9a0:	2205      	movs	r2, #5
 800d9a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9a6:	4858      	ldr	r0, [pc, #352]	; (800db08 <_vfiprintf_r+0x24c>)
 800d9a8:	f7f2 fc52 	bl	8000250 <memchr>
 800d9ac:	9a04      	ldr	r2, [sp, #16]
 800d9ae:	b9d8      	cbnz	r0, 800d9e8 <_vfiprintf_r+0x12c>
 800d9b0:	06d1      	lsls	r1, r2, #27
 800d9b2:	bf44      	itt	mi
 800d9b4:	2320      	movmi	r3, #32
 800d9b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9ba:	0713      	lsls	r3, r2, #28
 800d9bc:	bf44      	itt	mi
 800d9be:	232b      	movmi	r3, #43	; 0x2b
 800d9c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9c4:	f89a 3000 	ldrb.w	r3, [sl]
 800d9c8:	2b2a      	cmp	r3, #42	; 0x2a
 800d9ca:	d015      	beq.n	800d9f8 <_vfiprintf_r+0x13c>
 800d9cc:	9a07      	ldr	r2, [sp, #28]
 800d9ce:	4654      	mov	r4, sl
 800d9d0:	2000      	movs	r0, #0
 800d9d2:	f04f 0c0a 	mov.w	ip, #10
 800d9d6:	4621      	mov	r1, r4
 800d9d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9dc:	3b30      	subs	r3, #48	; 0x30
 800d9de:	2b09      	cmp	r3, #9
 800d9e0:	d94e      	bls.n	800da80 <_vfiprintf_r+0x1c4>
 800d9e2:	b1b0      	cbz	r0, 800da12 <_vfiprintf_r+0x156>
 800d9e4:	9207      	str	r2, [sp, #28]
 800d9e6:	e014      	b.n	800da12 <_vfiprintf_r+0x156>
 800d9e8:	eba0 0308 	sub.w	r3, r0, r8
 800d9ec:	fa09 f303 	lsl.w	r3, r9, r3
 800d9f0:	4313      	orrs	r3, r2
 800d9f2:	9304      	str	r3, [sp, #16]
 800d9f4:	46a2      	mov	sl, r4
 800d9f6:	e7d2      	b.n	800d99e <_vfiprintf_r+0xe2>
 800d9f8:	9b03      	ldr	r3, [sp, #12]
 800d9fa:	1d19      	adds	r1, r3, #4
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	9103      	str	r1, [sp, #12]
 800da00:	2b00      	cmp	r3, #0
 800da02:	bfbb      	ittet	lt
 800da04:	425b      	neglt	r3, r3
 800da06:	f042 0202 	orrlt.w	r2, r2, #2
 800da0a:	9307      	strge	r3, [sp, #28]
 800da0c:	9307      	strlt	r3, [sp, #28]
 800da0e:	bfb8      	it	lt
 800da10:	9204      	strlt	r2, [sp, #16]
 800da12:	7823      	ldrb	r3, [r4, #0]
 800da14:	2b2e      	cmp	r3, #46	; 0x2e
 800da16:	d10c      	bne.n	800da32 <_vfiprintf_r+0x176>
 800da18:	7863      	ldrb	r3, [r4, #1]
 800da1a:	2b2a      	cmp	r3, #42	; 0x2a
 800da1c:	d135      	bne.n	800da8a <_vfiprintf_r+0x1ce>
 800da1e:	9b03      	ldr	r3, [sp, #12]
 800da20:	1d1a      	adds	r2, r3, #4
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	9203      	str	r2, [sp, #12]
 800da26:	2b00      	cmp	r3, #0
 800da28:	bfb8      	it	lt
 800da2a:	f04f 33ff 	movlt.w	r3, #4294967295
 800da2e:	3402      	adds	r4, #2
 800da30:	9305      	str	r3, [sp, #20]
 800da32:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800db18 <_vfiprintf_r+0x25c>
 800da36:	7821      	ldrb	r1, [r4, #0]
 800da38:	2203      	movs	r2, #3
 800da3a:	4650      	mov	r0, sl
 800da3c:	f7f2 fc08 	bl	8000250 <memchr>
 800da40:	b140      	cbz	r0, 800da54 <_vfiprintf_r+0x198>
 800da42:	2340      	movs	r3, #64	; 0x40
 800da44:	eba0 000a 	sub.w	r0, r0, sl
 800da48:	fa03 f000 	lsl.w	r0, r3, r0
 800da4c:	9b04      	ldr	r3, [sp, #16]
 800da4e:	4303      	orrs	r3, r0
 800da50:	3401      	adds	r4, #1
 800da52:	9304      	str	r3, [sp, #16]
 800da54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da58:	482c      	ldr	r0, [pc, #176]	; (800db0c <_vfiprintf_r+0x250>)
 800da5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da5e:	2206      	movs	r2, #6
 800da60:	f7f2 fbf6 	bl	8000250 <memchr>
 800da64:	2800      	cmp	r0, #0
 800da66:	d03f      	beq.n	800dae8 <_vfiprintf_r+0x22c>
 800da68:	4b29      	ldr	r3, [pc, #164]	; (800db10 <_vfiprintf_r+0x254>)
 800da6a:	bb1b      	cbnz	r3, 800dab4 <_vfiprintf_r+0x1f8>
 800da6c:	9b03      	ldr	r3, [sp, #12]
 800da6e:	3307      	adds	r3, #7
 800da70:	f023 0307 	bic.w	r3, r3, #7
 800da74:	3308      	adds	r3, #8
 800da76:	9303      	str	r3, [sp, #12]
 800da78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da7a:	443b      	add	r3, r7
 800da7c:	9309      	str	r3, [sp, #36]	; 0x24
 800da7e:	e767      	b.n	800d950 <_vfiprintf_r+0x94>
 800da80:	fb0c 3202 	mla	r2, ip, r2, r3
 800da84:	460c      	mov	r4, r1
 800da86:	2001      	movs	r0, #1
 800da88:	e7a5      	b.n	800d9d6 <_vfiprintf_r+0x11a>
 800da8a:	2300      	movs	r3, #0
 800da8c:	3401      	adds	r4, #1
 800da8e:	9305      	str	r3, [sp, #20]
 800da90:	4619      	mov	r1, r3
 800da92:	f04f 0c0a 	mov.w	ip, #10
 800da96:	4620      	mov	r0, r4
 800da98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da9c:	3a30      	subs	r2, #48	; 0x30
 800da9e:	2a09      	cmp	r2, #9
 800daa0:	d903      	bls.n	800daaa <_vfiprintf_r+0x1ee>
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d0c5      	beq.n	800da32 <_vfiprintf_r+0x176>
 800daa6:	9105      	str	r1, [sp, #20]
 800daa8:	e7c3      	b.n	800da32 <_vfiprintf_r+0x176>
 800daaa:	fb0c 2101 	mla	r1, ip, r1, r2
 800daae:	4604      	mov	r4, r0
 800dab0:	2301      	movs	r3, #1
 800dab2:	e7f0      	b.n	800da96 <_vfiprintf_r+0x1da>
 800dab4:	ab03      	add	r3, sp, #12
 800dab6:	9300      	str	r3, [sp, #0]
 800dab8:	462a      	mov	r2, r5
 800daba:	4b16      	ldr	r3, [pc, #88]	; (800db14 <_vfiprintf_r+0x258>)
 800dabc:	a904      	add	r1, sp, #16
 800dabe:	4630      	mov	r0, r6
 800dac0:	f7fc fa44 	bl	8009f4c <_printf_float>
 800dac4:	4607      	mov	r7, r0
 800dac6:	1c78      	adds	r0, r7, #1
 800dac8:	d1d6      	bne.n	800da78 <_vfiprintf_r+0x1bc>
 800daca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dacc:	07d9      	lsls	r1, r3, #31
 800dace:	d405      	bmi.n	800dadc <_vfiprintf_r+0x220>
 800dad0:	89ab      	ldrh	r3, [r5, #12]
 800dad2:	059a      	lsls	r2, r3, #22
 800dad4:	d402      	bmi.n	800dadc <_vfiprintf_r+0x220>
 800dad6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dad8:	f000 fadd 	bl	800e096 <__retarget_lock_release_recursive>
 800dadc:	89ab      	ldrh	r3, [r5, #12]
 800dade:	065b      	lsls	r3, r3, #25
 800dae0:	f53f af12 	bmi.w	800d908 <_vfiprintf_r+0x4c>
 800dae4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dae6:	e711      	b.n	800d90c <_vfiprintf_r+0x50>
 800dae8:	ab03      	add	r3, sp, #12
 800daea:	9300      	str	r3, [sp, #0]
 800daec:	462a      	mov	r2, r5
 800daee:	4b09      	ldr	r3, [pc, #36]	; (800db14 <_vfiprintf_r+0x258>)
 800daf0:	a904      	add	r1, sp, #16
 800daf2:	4630      	mov	r0, r6
 800daf4:	f7fc fcce 	bl	800a494 <_printf_i>
 800daf8:	e7e4      	b.n	800dac4 <_vfiprintf_r+0x208>
 800dafa:	bf00      	nop
 800dafc:	0800ecc0 	.word	0x0800ecc0
 800db00:	0800ece0 	.word	0x0800ece0
 800db04:	0800eca0 	.word	0x0800eca0
 800db08:	0800ec8c 	.word	0x0800ec8c
 800db0c:	0800ec96 	.word	0x0800ec96
 800db10:	08009f4d 	.word	0x08009f4d
 800db14:	0800d897 	.word	0x0800d897
 800db18:	0800ec92 	.word	0x0800ec92
 800db1c:	00000000 	.word	0x00000000

0800db20 <nan>:
 800db20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800db28 <nan+0x8>
 800db24:	4770      	bx	lr
 800db26:	bf00      	nop
 800db28:	00000000 	.word	0x00000000
 800db2c:	7ff80000 	.word	0x7ff80000

0800db30 <_sbrk_r>:
 800db30:	b538      	push	{r3, r4, r5, lr}
 800db32:	4d06      	ldr	r5, [pc, #24]	; (800db4c <_sbrk_r+0x1c>)
 800db34:	2300      	movs	r3, #0
 800db36:	4604      	mov	r4, r0
 800db38:	4608      	mov	r0, r1
 800db3a:	602b      	str	r3, [r5, #0]
 800db3c:	f7f4 fb22 	bl	8002184 <_sbrk>
 800db40:	1c43      	adds	r3, r0, #1
 800db42:	d102      	bne.n	800db4a <_sbrk_r+0x1a>
 800db44:	682b      	ldr	r3, [r5, #0]
 800db46:	b103      	cbz	r3, 800db4a <_sbrk_r+0x1a>
 800db48:	6023      	str	r3, [r4, #0]
 800db4a:	bd38      	pop	{r3, r4, r5, pc}
 800db4c:	200005f8 	.word	0x200005f8

0800db50 <strncmp>:
 800db50:	b510      	push	{r4, lr}
 800db52:	b17a      	cbz	r2, 800db74 <strncmp+0x24>
 800db54:	4603      	mov	r3, r0
 800db56:	3901      	subs	r1, #1
 800db58:	1884      	adds	r4, r0, r2
 800db5a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800db5e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800db62:	4290      	cmp	r0, r2
 800db64:	d101      	bne.n	800db6a <strncmp+0x1a>
 800db66:	42a3      	cmp	r3, r4
 800db68:	d101      	bne.n	800db6e <strncmp+0x1e>
 800db6a:	1a80      	subs	r0, r0, r2
 800db6c:	bd10      	pop	{r4, pc}
 800db6e:	2800      	cmp	r0, #0
 800db70:	d1f3      	bne.n	800db5a <strncmp+0xa>
 800db72:	e7fa      	b.n	800db6a <strncmp+0x1a>
 800db74:	4610      	mov	r0, r2
 800db76:	e7f9      	b.n	800db6c <strncmp+0x1c>

0800db78 <__swbuf_r>:
 800db78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db7a:	460e      	mov	r6, r1
 800db7c:	4614      	mov	r4, r2
 800db7e:	4605      	mov	r5, r0
 800db80:	b118      	cbz	r0, 800db8a <__swbuf_r+0x12>
 800db82:	6983      	ldr	r3, [r0, #24]
 800db84:	b90b      	cbnz	r3, 800db8a <__swbuf_r+0x12>
 800db86:	f000 f9e7 	bl	800df58 <__sinit>
 800db8a:	4b21      	ldr	r3, [pc, #132]	; (800dc10 <__swbuf_r+0x98>)
 800db8c:	429c      	cmp	r4, r3
 800db8e:	d12b      	bne.n	800dbe8 <__swbuf_r+0x70>
 800db90:	686c      	ldr	r4, [r5, #4]
 800db92:	69a3      	ldr	r3, [r4, #24]
 800db94:	60a3      	str	r3, [r4, #8]
 800db96:	89a3      	ldrh	r3, [r4, #12]
 800db98:	071a      	lsls	r2, r3, #28
 800db9a:	d52f      	bpl.n	800dbfc <__swbuf_r+0x84>
 800db9c:	6923      	ldr	r3, [r4, #16]
 800db9e:	b36b      	cbz	r3, 800dbfc <__swbuf_r+0x84>
 800dba0:	6923      	ldr	r3, [r4, #16]
 800dba2:	6820      	ldr	r0, [r4, #0]
 800dba4:	1ac0      	subs	r0, r0, r3
 800dba6:	6963      	ldr	r3, [r4, #20]
 800dba8:	b2f6      	uxtb	r6, r6
 800dbaa:	4283      	cmp	r3, r0
 800dbac:	4637      	mov	r7, r6
 800dbae:	dc04      	bgt.n	800dbba <__swbuf_r+0x42>
 800dbb0:	4621      	mov	r1, r4
 800dbb2:	4628      	mov	r0, r5
 800dbb4:	f000 f93c 	bl	800de30 <_fflush_r>
 800dbb8:	bb30      	cbnz	r0, 800dc08 <__swbuf_r+0x90>
 800dbba:	68a3      	ldr	r3, [r4, #8]
 800dbbc:	3b01      	subs	r3, #1
 800dbbe:	60a3      	str	r3, [r4, #8]
 800dbc0:	6823      	ldr	r3, [r4, #0]
 800dbc2:	1c5a      	adds	r2, r3, #1
 800dbc4:	6022      	str	r2, [r4, #0]
 800dbc6:	701e      	strb	r6, [r3, #0]
 800dbc8:	6963      	ldr	r3, [r4, #20]
 800dbca:	3001      	adds	r0, #1
 800dbcc:	4283      	cmp	r3, r0
 800dbce:	d004      	beq.n	800dbda <__swbuf_r+0x62>
 800dbd0:	89a3      	ldrh	r3, [r4, #12]
 800dbd2:	07db      	lsls	r3, r3, #31
 800dbd4:	d506      	bpl.n	800dbe4 <__swbuf_r+0x6c>
 800dbd6:	2e0a      	cmp	r6, #10
 800dbd8:	d104      	bne.n	800dbe4 <__swbuf_r+0x6c>
 800dbda:	4621      	mov	r1, r4
 800dbdc:	4628      	mov	r0, r5
 800dbde:	f000 f927 	bl	800de30 <_fflush_r>
 800dbe2:	b988      	cbnz	r0, 800dc08 <__swbuf_r+0x90>
 800dbe4:	4638      	mov	r0, r7
 800dbe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbe8:	4b0a      	ldr	r3, [pc, #40]	; (800dc14 <__swbuf_r+0x9c>)
 800dbea:	429c      	cmp	r4, r3
 800dbec:	d101      	bne.n	800dbf2 <__swbuf_r+0x7a>
 800dbee:	68ac      	ldr	r4, [r5, #8]
 800dbf0:	e7cf      	b.n	800db92 <__swbuf_r+0x1a>
 800dbf2:	4b09      	ldr	r3, [pc, #36]	; (800dc18 <__swbuf_r+0xa0>)
 800dbf4:	429c      	cmp	r4, r3
 800dbf6:	bf08      	it	eq
 800dbf8:	68ec      	ldreq	r4, [r5, #12]
 800dbfa:	e7ca      	b.n	800db92 <__swbuf_r+0x1a>
 800dbfc:	4621      	mov	r1, r4
 800dbfe:	4628      	mov	r0, r5
 800dc00:	f000 f81a 	bl	800dc38 <__swsetup_r>
 800dc04:	2800      	cmp	r0, #0
 800dc06:	d0cb      	beq.n	800dba0 <__swbuf_r+0x28>
 800dc08:	f04f 37ff 	mov.w	r7, #4294967295
 800dc0c:	e7ea      	b.n	800dbe4 <__swbuf_r+0x6c>
 800dc0e:	bf00      	nop
 800dc10:	0800ecc0 	.word	0x0800ecc0
 800dc14:	0800ece0 	.word	0x0800ece0
 800dc18:	0800eca0 	.word	0x0800eca0

0800dc1c <__ascii_wctomb>:
 800dc1c:	b149      	cbz	r1, 800dc32 <__ascii_wctomb+0x16>
 800dc1e:	2aff      	cmp	r2, #255	; 0xff
 800dc20:	bf85      	ittet	hi
 800dc22:	238a      	movhi	r3, #138	; 0x8a
 800dc24:	6003      	strhi	r3, [r0, #0]
 800dc26:	700a      	strbls	r2, [r1, #0]
 800dc28:	f04f 30ff 	movhi.w	r0, #4294967295
 800dc2c:	bf98      	it	ls
 800dc2e:	2001      	movls	r0, #1
 800dc30:	4770      	bx	lr
 800dc32:	4608      	mov	r0, r1
 800dc34:	4770      	bx	lr
	...

0800dc38 <__swsetup_r>:
 800dc38:	4b32      	ldr	r3, [pc, #200]	; (800dd04 <__swsetup_r+0xcc>)
 800dc3a:	b570      	push	{r4, r5, r6, lr}
 800dc3c:	681d      	ldr	r5, [r3, #0]
 800dc3e:	4606      	mov	r6, r0
 800dc40:	460c      	mov	r4, r1
 800dc42:	b125      	cbz	r5, 800dc4e <__swsetup_r+0x16>
 800dc44:	69ab      	ldr	r3, [r5, #24]
 800dc46:	b913      	cbnz	r3, 800dc4e <__swsetup_r+0x16>
 800dc48:	4628      	mov	r0, r5
 800dc4a:	f000 f985 	bl	800df58 <__sinit>
 800dc4e:	4b2e      	ldr	r3, [pc, #184]	; (800dd08 <__swsetup_r+0xd0>)
 800dc50:	429c      	cmp	r4, r3
 800dc52:	d10f      	bne.n	800dc74 <__swsetup_r+0x3c>
 800dc54:	686c      	ldr	r4, [r5, #4]
 800dc56:	89a3      	ldrh	r3, [r4, #12]
 800dc58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dc5c:	0719      	lsls	r1, r3, #28
 800dc5e:	d42c      	bmi.n	800dcba <__swsetup_r+0x82>
 800dc60:	06dd      	lsls	r5, r3, #27
 800dc62:	d411      	bmi.n	800dc88 <__swsetup_r+0x50>
 800dc64:	2309      	movs	r3, #9
 800dc66:	6033      	str	r3, [r6, #0]
 800dc68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dc6c:	81a3      	strh	r3, [r4, #12]
 800dc6e:	f04f 30ff 	mov.w	r0, #4294967295
 800dc72:	e03e      	b.n	800dcf2 <__swsetup_r+0xba>
 800dc74:	4b25      	ldr	r3, [pc, #148]	; (800dd0c <__swsetup_r+0xd4>)
 800dc76:	429c      	cmp	r4, r3
 800dc78:	d101      	bne.n	800dc7e <__swsetup_r+0x46>
 800dc7a:	68ac      	ldr	r4, [r5, #8]
 800dc7c:	e7eb      	b.n	800dc56 <__swsetup_r+0x1e>
 800dc7e:	4b24      	ldr	r3, [pc, #144]	; (800dd10 <__swsetup_r+0xd8>)
 800dc80:	429c      	cmp	r4, r3
 800dc82:	bf08      	it	eq
 800dc84:	68ec      	ldreq	r4, [r5, #12]
 800dc86:	e7e6      	b.n	800dc56 <__swsetup_r+0x1e>
 800dc88:	0758      	lsls	r0, r3, #29
 800dc8a:	d512      	bpl.n	800dcb2 <__swsetup_r+0x7a>
 800dc8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc8e:	b141      	cbz	r1, 800dca2 <__swsetup_r+0x6a>
 800dc90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dc94:	4299      	cmp	r1, r3
 800dc96:	d002      	beq.n	800dc9e <__swsetup_r+0x66>
 800dc98:	4630      	mov	r0, r6
 800dc9a:	f7ff fba9 	bl	800d3f0 <_free_r>
 800dc9e:	2300      	movs	r3, #0
 800dca0:	6363      	str	r3, [r4, #52]	; 0x34
 800dca2:	89a3      	ldrh	r3, [r4, #12]
 800dca4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dca8:	81a3      	strh	r3, [r4, #12]
 800dcaa:	2300      	movs	r3, #0
 800dcac:	6063      	str	r3, [r4, #4]
 800dcae:	6923      	ldr	r3, [r4, #16]
 800dcb0:	6023      	str	r3, [r4, #0]
 800dcb2:	89a3      	ldrh	r3, [r4, #12]
 800dcb4:	f043 0308 	orr.w	r3, r3, #8
 800dcb8:	81a3      	strh	r3, [r4, #12]
 800dcba:	6923      	ldr	r3, [r4, #16]
 800dcbc:	b94b      	cbnz	r3, 800dcd2 <__swsetup_r+0x9a>
 800dcbe:	89a3      	ldrh	r3, [r4, #12]
 800dcc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dcc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dcc8:	d003      	beq.n	800dcd2 <__swsetup_r+0x9a>
 800dcca:	4621      	mov	r1, r4
 800dccc:	4630      	mov	r0, r6
 800dcce:	f000 fa09 	bl	800e0e4 <__smakebuf_r>
 800dcd2:	89a0      	ldrh	r0, [r4, #12]
 800dcd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dcd8:	f010 0301 	ands.w	r3, r0, #1
 800dcdc:	d00a      	beq.n	800dcf4 <__swsetup_r+0xbc>
 800dcde:	2300      	movs	r3, #0
 800dce0:	60a3      	str	r3, [r4, #8]
 800dce2:	6963      	ldr	r3, [r4, #20]
 800dce4:	425b      	negs	r3, r3
 800dce6:	61a3      	str	r3, [r4, #24]
 800dce8:	6923      	ldr	r3, [r4, #16]
 800dcea:	b943      	cbnz	r3, 800dcfe <__swsetup_r+0xc6>
 800dcec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dcf0:	d1ba      	bne.n	800dc68 <__swsetup_r+0x30>
 800dcf2:	bd70      	pop	{r4, r5, r6, pc}
 800dcf4:	0781      	lsls	r1, r0, #30
 800dcf6:	bf58      	it	pl
 800dcf8:	6963      	ldrpl	r3, [r4, #20]
 800dcfa:	60a3      	str	r3, [r4, #8]
 800dcfc:	e7f4      	b.n	800dce8 <__swsetup_r+0xb0>
 800dcfe:	2000      	movs	r0, #0
 800dd00:	e7f7      	b.n	800dcf2 <__swsetup_r+0xba>
 800dd02:	bf00      	nop
 800dd04:	20000014 	.word	0x20000014
 800dd08:	0800ecc0 	.word	0x0800ecc0
 800dd0c:	0800ece0 	.word	0x0800ece0
 800dd10:	0800eca0 	.word	0x0800eca0

0800dd14 <abort>:
 800dd14:	b508      	push	{r3, lr}
 800dd16:	2006      	movs	r0, #6
 800dd18:	f000 faa2 	bl	800e260 <raise>
 800dd1c:	2001      	movs	r0, #1
 800dd1e:	f7f4 f9b9 	bl	8002094 <_exit>
	...

0800dd24 <__sflush_r>:
 800dd24:	898a      	ldrh	r2, [r1, #12]
 800dd26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd2a:	4605      	mov	r5, r0
 800dd2c:	0710      	lsls	r0, r2, #28
 800dd2e:	460c      	mov	r4, r1
 800dd30:	d458      	bmi.n	800dde4 <__sflush_r+0xc0>
 800dd32:	684b      	ldr	r3, [r1, #4]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	dc05      	bgt.n	800dd44 <__sflush_r+0x20>
 800dd38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	dc02      	bgt.n	800dd44 <__sflush_r+0x20>
 800dd3e:	2000      	movs	r0, #0
 800dd40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dd46:	2e00      	cmp	r6, #0
 800dd48:	d0f9      	beq.n	800dd3e <__sflush_r+0x1a>
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dd50:	682f      	ldr	r7, [r5, #0]
 800dd52:	602b      	str	r3, [r5, #0]
 800dd54:	d032      	beq.n	800ddbc <__sflush_r+0x98>
 800dd56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dd58:	89a3      	ldrh	r3, [r4, #12]
 800dd5a:	075a      	lsls	r2, r3, #29
 800dd5c:	d505      	bpl.n	800dd6a <__sflush_r+0x46>
 800dd5e:	6863      	ldr	r3, [r4, #4]
 800dd60:	1ac0      	subs	r0, r0, r3
 800dd62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dd64:	b10b      	cbz	r3, 800dd6a <__sflush_r+0x46>
 800dd66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dd68:	1ac0      	subs	r0, r0, r3
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	4602      	mov	r2, r0
 800dd6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dd70:	6a21      	ldr	r1, [r4, #32]
 800dd72:	4628      	mov	r0, r5
 800dd74:	47b0      	blx	r6
 800dd76:	1c43      	adds	r3, r0, #1
 800dd78:	89a3      	ldrh	r3, [r4, #12]
 800dd7a:	d106      	bne.n	800dd8a <__sflush_r+0x66>
 800dd7c:	6829      	ldr	r1, [r5, #0]
 800dd7e:	291d      	cmp	r1, #29
 800dd80:	d82c      	bhi.n	800dddc <__sflush_r+0xb8>
 800dd82:	4a2a      	ldr	r2, [pc, #168]	; (800de2c <__sflush_r+0x108>)
 800dd84:	40ca      	lsrs	r2, r1
 800dd86:	07d6      	lsls	r6, r2, #31
 800dd88:	d528      	bpl.n	800dddc <__sflush_r+0xb8>
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	6062      	str	r2, [r4, #4]
 800dd8e:	04d9      	lsls	r1, r3, #19
 800dd90:	6922      	ldr	r2, [r4, #16]
 800dd92:	6022      	str	r2, [r4, #0]
 800dd94:	d504      	bpl.n	800dda0 <__sflush_r+0x7c>
 800dd96:	1c42      	adds	r2, r0, #1
 800dd98:	d101      	bne.n	800dd9e <__sflush_r+0x7a>
 800dd9a:	682b      	ldr	r3, [r5, #0]
 800dd9c:	b903      	cbnz	r3, 800dda0 <__sflush_r+0x7c>
 800dd9e:	6560      	str	r0, [r4, #84]	; 0x54
 800dda0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dda2:	602f      	str	r7, [r5, #0]
 800dda4:	2900      	cmp	r1, #0
 800dda6:	d0ca      	beq.n	800dd3e <__sflush_r+0x1a>
 800dda8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ddac:	4299      	cmp	r1, r3
 800ddae:	d002      	beq.n	800ddb6 <__sflush_r+0x92>
 800ddb0:	4628      	mov	r0, r5
 800ddb2:	f7ff fb1d 	bl	800d3f0 <_free_r>
 800ddb6:	2000      	movs	r0, #0
 800ddb8:	6360      	str	r0, [r4, #52]	; 0x34
 800ddba:	e7c1      	b.n	800dd40 <__sflush_r+0x1c>
 800ddbc:	6a21      	ldr	r1, [r4, #32]
 800ddbe:	2301      	movs	r3, #1
 800ddc0:	4628      	mov	r0, r5
 800ddc2:	47b0      	blx	r6
 800ddc4:	1c41      	adds	r1, r0, #1
 800ddc6:	d1c7      	bne.n	800dd58 <__sflush_r+0x34>
 800ddc8:	682b      	ldr	r3, [r5, #0]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d0c4      	beq.n	800dd58 <__sflush_r+0x34>
 800ddce:	2b1d      	cmp	r3, #29
 800ddd0:	d001      	beq.n	800ddd6 <__sflush_r+0xb2>
 800ddd2:	2b16      	cmp	r3, #22
 800ddd4:	d101      	bne.n	800ddda <__sflush_r+0xb6>
 800ddd6:	602f      	str	r7, [r5, #0]
 800ddd8:	e7b1      	b.n	800dd3e <__sflush_r+0x1a>
 800ddda:	89a3      	ldrh	r3, [r4, #12]
 800dddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dde0:	81a3      	strh	r3, [r4, #12]
 800dde2:	e7ad      	b.n	800dd40 <__sflush_r+0x1c>
 800dde4:	690f      	ldr	r7, [r1, #16]
 800dde6:	2f00      	cmp	r7, #0
 800dde8:	d0a9      	beq.n	800dd3e <__sflush_r+0x1a>
 800ddea:	0793      	lsls	r3, r2, #30
 800ddec:	680e      	ldr	r6, [r1, #0]
 800ddee:	bf08      	it	eq
 800ddf0:	694b      	ldreq	r3, [r1, #20]
 800ddf2:	600f      	str	r7, [r1, #0]
 800ddf4:	bf18      	it	ne
 800ddf6:	2300      	movne	r3, #0
 800ddf8:	eba6 0807 	sub.w	r8, r6, r7
 800ddfc:	608b      	str	r3, [r1, #8]
 800ddfe:	f1b8 0f00 	cmp.w	r8, #0
 800de02:	dd9c      	ble.n	800dd3e <__sflush_r+0x1a>
 800de04:	6a21      	ldr	r1, [r4, #32]
 800de06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800de08:	4643      	mov	r3, r8
 800de0a:	463a      	mov	r2, r7
 800de0c:	4628      	mov	r0, r5
 800de0e:	47b0      	blx	r6
 800de10:	2800      	cmp	r0, #0
 800de12:	dc06      	bgt.n	800de22 <__sflush_r+0xfe>
 800de14:	89a3      	ldrh	r3, [r4, #12]
 800de16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de1a:	81a3      	strh	r3, [r4, #12]
 800de1c:	f04f 30ff 	mov.w	r0, #4294967295
 800de20:	e78e      	b.n	800dd40 <__sflush_r+0x1c>
 800de22:	4407      	add	r7, r0
 800de24:	eba8 0800 	sub.w	r8, r8, r0
 800de28:	e7e9      	b.n	800ddfe <__sflush_r+0xda>
 800de2a:	bf00      	nop
 800de2c:	20400001 	.word	0x20400001

0800de30 <_fflush_r>:
 800de30:	b538      	push	{r3, r4, r5, lr}
 800de32:	690b      	ldr	r3, [r1, #16]
 800de34:	4605      	mov	r5, r0
 800de36:	460c      	mov	r4, r1
 800de38:	b913      	cbnz	r3, 800de40 <_fflush_r+0x10>
 800de3a:	2500      	movs	r5, #0
 800de3c:	4628      	mov	r0, r5
 800de3e:	bd38      	pop	{r3, r4, r5, pc}
 800de40:	b118      	cbz	r0, 800de4a <_fflush_r+0x1a>
 800de42:	6983      	ldr	r3, [r0, #24]
 800de44:	b90b      	cbnz	r3, 800de4a <_fflush_r+0x1a>
 800de46:	f000 f887 	bl	800df58 <__sinit>
 800de4a:	4b14      	ldr	r3, [pc, #80]	; (800de9c <_fflush_r+0x6c>)
 800de4c:	429c      	cmp	r4, r3
 800de4e:	d11b      	bne.n	800de88 <_fflush_r+0x58>
 800de50:	686c      	ldr	r4, [r5, #4]
 800de52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d0ef      	beq.n	800de3a <_fflush_r+0xa>
 800de5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800de5c:	07d0      	lsls	r0, r2, #31
 800de5e:	d404      	bmi.n	800de6a <_fflush_r+0x3a>
 800de60:	0599      	lsls	r1, r3, #22
 800de62:	d402      	bmi.n	800de6a <_fflush_r+0x3a>
 800de64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de66:	f000 f915 	bl	800e094 <__retarget_lock_acquire_recursive>
 800de6a:	4628      	mov	r0, r5
 800de6c:	4621      	mov	r1, r4
 800de6e:	f7ff ff59 	bl	800dd24 <__sflush_r>
 800de72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800de74:	07da      	lsls	r2, r3, #31
 800de76:	4605      	mov	r5, r0
 800de78:	d4e0      	bmi.n	800de3c <_fflush_r+0xc>
 800de7a:	89a3      	ldrh	r3, [r4, #12]
 800de7c:	059b      	lsls	r3, r3, #22
 800de7e:	d4dd      	bmi.n	800de3c <_fflush_r+0xc>
 800de80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de82:	f000 f908 	bl	800e096 <__retarget_lock_release_recursive>
 800de86:	e7d9      	b.n	800de3c <_fflush_r+0xc>
 800de88:	4b05      	ldr	r3, [pc, #20]	; (800dea0 <_fflush_r+0x70>)
 800de8a:	429c      	cmp	r4, r3
 800de8c:	d101      	bne.n	800de92 <_fflush_r+0x62>
 800de8e:	68ac      	ldr	r4, [r5, #8]
 800de90:	e7df      	b.n	800de52 <_fflush_r+0x22>
 800de92:	4b04      	ldr	r3, [pc, #16]	; (800dea4 <_fflush_r+0x74>)
 800de94:	429c      	cmp	r4, r3
 800de96:	bf08      	it	eq
 800de98:	68ec      	ldreq	r4, [r5, #12]
 800de9a:	e7da      	b.n	800de52 <_fflush_r+0x22>
 800de9c:	0800ecc0 	.word	0x0800ecc0
 800dea0:	0800ece0 	.word	0x0800ece0
 800dea4:	0800eca0 	.word	0x0800eca0

0800dea8 <std>:
 800dea8:	2300      	movs	r3, #0
 800deaa:	b510      	push	{r4, lr}
 800deac:	4604      	mov	r4, r0
 800deae:	e9c0 3300 	strd	r3, r3, [r0]
 800deb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800deb6:	6083      	str	r3, [r0, #8]
 800deb8:	8181      	strh	r1, [r0, #12]
 800deba:	6643      	str	r3, [r0, #100]	; 0x64
 800debc:	81c2      	strh	r2, [r0, #14]
 800debe:	6183      	str	r3, [r0, #24]
 800dec0:	4619      	mov	r1, r3
 800dec2:	2208      	movs	r2, #8
 800dec4:	305c      	adds	r0, #92	; 0x5c
 800dec6:	f7fb ff99 	bl	8009dfc <memset>
 800deca:	4b05      	ldr	r3, [pc, #20]	; (800dee0 <std+0x38>)
 800decc:	6263      	str	r3, [r4, #36]	; 0x24
 800dece:	4b05      	ldr	r3, [pc, #20]	; (800dee4 <std+0x3c>)
 800ded0:	62a3      	str	r3, [r4, #40]	; 0x28
 800ded2:	4b05      	ldr	r3, [pc, #20]	; (800dee8 <std+0x40>)
 800ded4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ded6:	4b05      	ldr	r3, [pc, #20]	; (800deec <std+0x44>)
 800ded8:	6224      	str	r4, [r4, #32]
 800deda:	6323      	str	r3, [r4, #48]	; 0x30
 800dedc:	bd10      	pop	{r4, pc}
 800dede:	bf00      	nop
 800dee0:	0800e299 	.word	0x0800e299
 800dee4:	0800e2bb 	.word	0x0800e2bb
 800dee8:	0800e2f3 	.word	0x0800e2f3
 800deec:	0800e317 	.word	0x0800e317

0800def0 <_cleanup_r>:
 800def0:	4901      	ldr	r1, [pc, #4]	; (800def8 <_cleanup_r+0x8>)
 800def2:	f000 b8af 	b.w	800e054 <_fwalk_reent>
 800def6:	bf00      	nop
 800def8:	0800de31 	.word	0x0800de31

0800defc <__sfmoreglue>:
 800defc:	b570      	push	{r4, r5, r6, lr}
 800defe:	2268      	movs	r2, #104	; 0x68
 800df00:	1e4d      	subs	r5, r1, #1
 800df02:	4355      	muls	r5, r2
 800df04:	460e      	mov	r6, r1
 800df06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800df0a:	f7ff fadd 	bl	800d4c8 <_malloc_r>
 800df0e:	4604      	mov	r4, r0
 800df10:	b140      	cbz	r0, 800df24 <__sfmoreglue+0x28>
 800df12:	2100      	movs	r1, #0
 800df14:	e9c0 1600 	strd	r1, r6, [r0]
 800df18:	300c      	adds	r0, #12
 800df1a:	60a0      	str	r0, [r4, #8]
 800df1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800df20:	f7fb ff6c 	bl	8009dfc <memset>
 800df24:	4620      	mov	r0, r4
 800df26:	bd70      	pop	{r4, r5, r6, pc}

0800df28 <__sfp_lock_acquire>:
 800df28:	4801      	ldr	r0, [pc, #4]	; (800df30 <__sfp_lock_acquire+0x8>)
 800df2a:	f000 b8b3 	b.w	800e094 <__retarget_lock_acquire_recursive>
 800df2e:	bf00      	nop
 800df30:	200005f5 	.word	0x200005f5

0800df34 <__sfp_lock_release>:
 800df34:	4801      	ldr	r0, [pc, #4]	; (800df3c <__sfp_lock_release+0x8>)
 800df36:	f000 b8ae 	b.w	800e096 <__retarget_lock_release_recursive>
 800df3a:	bf00      	nop
 800df3c:	200005f5 	.word	0x200005f5

0800df40 <__sinit_lock_acquire>:
 800df40:	4801      	ldr	r0, [pc, #4]	; (800df48 <__sinit_lock_acquire+0x8>)
 800df42:	f000 b8a7 	b.w	800e094 <__retarget_lock_acquire_recursive>
 800df46:	bf00      	nop
 800df48:	200005f6 	.word	0x200005f6

0800df4c <__sinit_lock_release>:
 800df4c:	4801      	ldr	r0, [pc, #4]	; (800df54 <__sinit_lock_release+0x8>)
 800df4e:	f000 b8a2 	b.w	800e096 <__retarget_lock_release_recursive>
 800df52:	bf00      	nop
 800df54:	200005f6 	.word	0x200005f6

0800df58 <__sinit>:
 800df58:	b510      	push	{r4, lr}
 800df5a:	4604      	mov	r4, r0
 800df5c:	f7ff fff0 	bl	800df40 <__sinit_lock_acquire>
 800df60:	69a3      	ldr	r3, [r4, #24]
 800df62:	b11b      	cbz	r3, 800df6c <__sinit+0x14>
 800df64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df68:	f7ff bff0 	b.w	800df4c <__sinit_lock_release>
 800df6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800df70:	6523      	str	r3, [r4, #80]	; 0x50
 800df72:	4b13      	ldr	r3, [pc, #76]	; (800dfc0 <__sinit+0x68>)
 800df74:	4a13      	ldr	r2, [pc, #76]	; (800dfc4 <__sinit+0x6c>)
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	62a2      	str	r2, [r4, #40]	; 0x28
 800df7a:	42a3      	cmp	r3, r4
 800df7c:	bf04      	itt	eq
 800df7e:	2301      	moveq	r3, #1
 800df80:	61a3      	streq	r3, [r4, #24]
 800df82:	4620      	mov	r0, r4
 800df84:	f000 f820 	bl	800dfc8 <__sfp>
 800df88:	6060      	str	r0, [r4, #4]
 800df8a:	4620      	mov	r0, r4
 800df8c:	f000 f81c 	bl	800dfc8 <__sfp>
 800df90:	60a0      	str	r0, [r4, #8]
 800df92:	4620      	mov	r0, r4
 800df94:	f000 f818 	bl	800dfc8 <__sfp>
 800df98:	2200      	movs	r2, #0
 800df9a:	60e0      	str	r0, [r4, #12]
 800df9c:	2104      	movs	r1, #4
 800df9e:	6860      	ldr	r0, [r4, #4]
 800dfa0:	f7ff ff82 	bl	800dea8 <std>
 800dfa4:	68a0      	ldr	r0, [r4, #8]
 800dfa6:	2201      	movs	r2, #1
 800dfa8:	2109      	movs	r1, #9
 800dfaa:	f7ff ff7d 	bl	800dea8 <std>
 800dfae:	68e0      	ldr	r0, [r4, #12]
 800dfb0:	2202      	movs	r2, #2
 800dfb2:	2112      	movs	r1, #18
 800dfb4:	f7ff ff78 	bl	800dea8 <std>
 800dfb8:	2301      	movs	r3, #1
 800dfba:	61a3      	str	r3, [r4, #24]
 800dfbc:	e7d2      	b.n	800df64 <__sinit+0xc>
 800dfbe:	bf00      	nop
 800dfc0:	0800e804 	.word	0x0800e804
 800dfc4:	0800def1 	.word	0x0800def1

0800dfc8 <__sfp>:
 800dfc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfca:	4607      	mov	r7, r0
 800dfcc:	f7ff ffac 	bl	800df28 <__sfp_lock_acquire>
 800dfd0:	4b1e      	ldr	r3, [pc, #120]	; (800e04c <__sfp+0x84>)
 800dfd2:	681e      	ldr	r6, [r3, #0]
 800dfd4:	69b3      	ldr	r3, [r6, #24]
 800dfd6:	b913      	cbnz	r3, 800dfde <__sfp+0x16>
 800dfd8:	4630      	mov	r0, r6
 800dfda:	f7ff ffbd 	bl	800df58 <__sinit>
 800dfde:	3648      	adds	r6, #72	; 0x48
 800dfe0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dfe4:	3b01      	subs	r3, #1
 800dfe6:	d503      	bpl.n	800dff0 <__sfp+0x28>
 800dfe8:	6833      	ldr	r3, [r6, #0]
 800dfea:	b30b      	cbz	r3, 800e030 <__sfp+0x68>
 800dfec:	6836      	ldr	r6, [r6, #0]
 800dfee:	e7f7      	b.n	800dfe0 <__sfp+0x18>
 800dff0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dff4:	b9d5      	cbnz	r5, 800e02c <__sfp+0x64>
 800dff6:	4b16      	ldr	r3, [pc, #88]	; (800e050 <__sfp+0x88>)
 800dff8:	60e3      	str	r3, [r4, #12]
 800dffa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dffe:	6665      	str	r5, [r4, #100]	; 0x64
 800e000:	f000 f847 	bl	800e092 <__retarget_lock_init_recursive>
 800e004:	f7ff ff96 	bl	800df34 <__sfp_lock_release>
 800e008:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e00c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e010:	6025      	str	r5, [r4, #0]
 800e012:	61a5      	str	r5, [r4, #24]
 800e014:	2208      	movs	r2, #8
 800e016:	4629      	mov	r1, r5
 800e018:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e01c:	f7fb feee 	bl	8009dfc <memset>
 800e020:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e024:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e028:	4620      	mov	r0, r4
 800e02a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e02c:	3468      	adds	r4, #104	; 0x68
 800e02e:	e7d9      	b.n	800dfe4 <__sfp+0x1c>
 800e030:	2104      	movs	r1, #4
 800e032:	4638      	mov	r0, r7
 800e034:	f7ff ff62 	bl	800defc <__sfmoreglue>
 800e038:	4604      	mov	r4, r0
 800e03a:	6030      	str	r0, [r6, #0]
 800e03c:	2800      	cmp	r0, #0
 800e03e:	d1d5      	bne.n	800dfec <__sfp+0x24>
 800e040:	f7ff ff78 	bl	800df34 <__sfp_lock_release>
 800e044:	230c      	movs	r3, #12
 800e046:	603b      	str	r3, [r7, #0]
 800e048:	e7ee      	b.n	800e028 <__sfp+0x60>
 800e04a:	bf00      	nop
 800e04c:	0800e804 	.word	0x0800e804
 800e050:	ffff0001 	.word	0xffff0001

0800e054 <_fwalk_reent>:
 800e054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e058:	4606      	mov	r6, r0
 800e05a:	4688      	mov	r8, r1
 800e05c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e060:	2700      	movs	r7, #0
 800e062:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e066:	f1b9 0901 	subs.w	r9, r9, #1
 800e06a:	d505      	bpl.n	800e078 <_fwalk_reent+0x24>
 800e06c:	6824      	ldr	r4, [r4, #0]
 800e06e:	2c00      	cmp	r4, #0
 800e070:	d1f7      	bne.n	800e062 <_fwalk_reent+0xe>
 800e072:	4638      	mov	r0, r7
 800e074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e078:	89ab      	ldrh	r3, [r5, #12]
 800e07a:	2b01      	cmp	r3, #1
 800e07c:	d907      	bls.n	800e08e <_fwalk_reent+0x3a>
 800e07e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e082:	3301      	adds	r3, #1
 800e084:	d003      	beq.n	800e08e <_fwalk_reent+0x3a>
 800e086:	4629      	mov	r1, r5
 800e088:	4630      	mov	r0, r6
 800e08a:	47c0      	blx	r8
 800e08c:	4307      	orrs	r7, r0
 800e08e:	3568      	adds	r5, #104	; 0x68
 800e090:	e7e9      	b.n	800e066 <_fwalk_reent+0x12>

0800e092 <__retarget_lock_init_recursive>:
 800e092:	4770      	bx	lr

0800e094 <__retarget_lock_acquire_recursive>:
 800e094:	4770      	bx	lr

0800e096 <__retarget_lock_release_recursive>:
 800e096:	4770      	bx	lr

0800e098 <__swhatbuf_r>:
 800e098:	b570      	push	{r4, r5, r6, lr}
 800e09a:	460e      	mov	r6, r1
 800e09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0a0:	2900      	cmp	r1, #0
 800e0a2:	b096      	sub	sp, #88	; 0x58
 800e0a4:	4614      	mov	r4, r2
 800e0a6:	461d      	mov	r5, r3
 800e0a8:	da08      	bge.n	800e0bc <__swhatbuf_r+0x24>
 800e0aa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	602a      	str	r2, [r5, #0]
 800e0b2:	061a      	lsls	r2, r3, #24
 800e0b4:	d410      	bmi.n	800e0d8 <__swhatbuf_r+0x40>
 800e0b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e0ba:	e00e      	b.n	800e0da <__swhatbuf_r+0x42>
 800e0bc:	466a      	mov	r2, sp
 800e0be:	f000 f951 	bl	800e364 <_fstat_r>
 800e0c2:	2800      	cmp	r0, #0
 800e0c4:	dbf1      	blt.n	800e0aa <__swhatbuf_r+0x12>
 800e0c6:	9a01      	ldr	r2, [sp, #4]
 800e0c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e0cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e0d0:	425a      	negs	r2, r3
 800e0d2:	415a      	adcs	r2, r3
 800e0d4:	602a      	str	r2, [r5, #0]
 800e0d6:	e7ee      	b.n	800e0b6 <__swhatbuf_r+0x1e>
 800e0d8:	2340      	movs	r3, #64	; 0x40
 800e0da:	2000      	movs	r0, #0
 800e0dc:	6023      	str	r3, [r4, #0]
 800e0de:	b016      	add	sp, #88	; 0x58
 800e0e0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e0e4 <__smakebuf_r>:
 800e0e4:	898b      	ldrh	r3, [r1, #12]
 800e0e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e0e8:	079d      	lsls	r5, r3, #30
 800e0ea:	4606      	mov	r6, r0
 800e0ec:	460c      	mov	r4, r1
 800e0ee:	d507      	bpl.n	800e100 <__smakebuf_r+0x1c>
 800e0f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e0f4:	6023      	str	r3, [r4, #0]
 800e0f6:	6123      	str	r3, [r4, #16]
 800e0f8:	2301      	movs	r3, #1
 800e0fa:	6163      	str	r3, [r4, #20]
 800e0fc:	b002      	add	sp, #8
 800e0fe:	bd70      	pop	{r4, r5, r6, pc}
 800e100:	ab01      	add	r3, sp, #4
 800e102:	466a      	mov	r2, sp
 800e104:	f7ff ffc8 	bl	800e098 <__swhatbuf_r>
 800e108:	9900      	ldr	r1, [sp, #0]
 800e10a:	4605      	mov	r5, r0
 800e10c:	4630      	mov	r0, r6
 800e10e:	f7ff f9db 	bl	800d4c8 <_malloc_r>
 800e112:	b948      	cbnz	r0, 800e128 <__smakebuf_r+0x44>
 800e114:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e118:	059a      	lsls	r2, r3, #22
 800e11a:	d4ef      	bmi.n	800e0fc <__smakebuf_r+0x18>
 800e11c:	f023 0303 	bic.w	r3, r3, #3
 800e120:	f043 0302 	orr.w	r3, r3, #2
 800e124:	81a3      	strh	r3, [r4, #12]
 800e126:	e7e3      	b.n	800e0f0 <__smakebuf_r+0xc>
 800e128:	4b0d      	ldr	r3, [pc, #52]	; (800e160 <__smakebuf_r+0x7c>)
 800e12a:	62b3      	str	r3, [r6, #40]	; 0x28
 800e12c:	89a3      	ldrh	r3, [r4, #12]
 800e12e:	6020      	str	r0, [r4, #0]
 800e130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e134:	81a3      	strh	r3, [r4, #12]
 800e136:	9b00      	ldr	r3, [sp, #0]
 800e138:	6163      	str	r3, [r4, #20]
 800e13a:	9b01      	ldr	r3, [sp, #4]
 800e13c:	6120      	str	r0, [r4, #16]
 800e13e:	b15b      	cbz	r3, 800e158 <__smakebuf_r+0x74>
 800e140:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e144:	4630      	mov	r0, r6
 800e146:	f000 f91f 	bl	800e388 <_isatty_r>
 800e14a:	b128      	cbz	r0, 800e158 <__smakebuf_r+0x74>
 800e14c:	89a3      	ldrh	r3, [r4, #12]
 800e14e:	f023 0303 	bic.w	r3, r3, #3
 800e152:	f043 0301 	orr.w	r3, r3, #1
 800e156:	81a3      	strh	r3, [r4, #12]
 800e158:	89a0      	ldrh	r0, [r4, #12]
 800e15a:	4305      	orrs	r5, r0
 800e15c:	81a5      	strh	r5, [r4, #12]
 800e15e:	e7cd      	b.n	800e0fc <__smakebuf_r+0x18>
 800e160:	0800def1 	.word	0x0800def1

0800e164 <memmove>:
 800e164:	4288      	cmp	r0, r1
 800e166:	b510      	push	{r4, lr}
 800e168:	eb01 0402 	add.w	r4, r1, r2
 800e16c:	d902      	bls.n	800e174 <memmove+0x10>
 800e16e:	4284      	cmp	r4, r0
 800e170:	4623      	mov	r3, r4
 800e172:	d807      	bhi.n	800e184 <memmove+0x20>
 800e174:	1e43      	subs	r3, r0, #1
 800e176:	42a1      	cmp	r1, r4
 800e178:	d008      	beq.n	800e18c <memmove+0x28>
 800e17a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e17e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e182:	e7f8      	b.n	800e176 <memmove+0x12>
 800e184:	4402      	add	r2, r0
 800e186:	4601      	mov	r1, r0
 800e188:	428a      	cmp	r2, r1
 800e18a:	d100      	bne.n	800e18e <memmove+0x2a>
 800e18c:	bd10      	pop	{r4, pc}
 800e18e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e192:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e196:	e7f7      	b.n	800e188 <memmove+0x24>

0800e198 <__malloc_lock>:
 800e198:	4801      	ldr	r0, [pc, #4]	; (800e1a0 <__malloc_lock+0x8>)
 800e19a:	f7ff bf7b 	b.w	800e094 <__retarget_lock_acquire_recursive>
 800e19e:	bf00      	nop
 800e1a0:	200005f4 	.word	0x200005f4

0800e1a4 <__malloc_unlock>:
 800e1a4:	4801      	ldr	r0, [pc, #4]	; (800e1ac <__malloc_unlock+0x8>)
 800e1a6:	f7ff bf76 	b.w	800e096 <__retarget_lock_release_recursive>
 800e1aa:	bf00      	nop
 800e1ac:	200005f4 	.word	0x200005f4

0800e1b0 <_realloc_r>:
 800e1b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1b4:	4680      	mov	r8, r0
 800e1b6:	4614      	mov	r4, r2
 800e1b8:	460e      	mov	r6, r1
 800e1ba:	b921      	cbnz	r1, 800e1c6 <_realloc_r+0x16>
 800e1bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e1c0:	4611      	mov	r1, r2
 800e1c2:	f7ff b981 	b.w	800d4c8 <_malloc_r>
 800e1c6:	b92a      	cbnz	r2, 800e1d4 <_realloc_r+0x24>
 800e1c8:	f7ff f912 	bl	800d3f0 <_free_r>
 800e1cc:	4625      	mov	r5, r4
 800e1ce:	4628      	mov	r0, r5
 800e1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1d4:	f000 f8fa 	bl	800e3cc <_malloc_usable_size_r>
 800e1d8:	4284      	cmp	r4, r0
 800e1da:	4607      	mov	r7, r0
 800e1dc:	d802      	bhi.n	800e1e4 <_realloc_r+0x34>
 800e1de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e1e2:	d812      	bhi.n	800e20a <_realloc_r+0x5a>
 800e1e4:	4621      	mov	r1, r4
 800e1e6:	4640      	mov	r0, r8
 800e1e8:	f7ff f96e 	bl	800d4c8 <_malloc_r>
 800e1ec:	4605      	mov	r5, r0
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	d0ed      	beq.n	800e1ce <_realloc_r+0x1e>
 800e1f2:	42bc      	cmp	r4, r7
 800e1f4:	4622      	mov	r2, r4
 800e1f6:	4631      	mov	r1, r6
 800e1f8:	bf28      	it	cs
 800e1fa:	463a      	movcs	r2, r7
 800e1fc:	f7fe fc12 	bl	800ca24 <memcpy>
 800e200:	4631      	mov	r1, r6
 800e202:	4640      	mov	r0, r8
 800e204:	f7ff f8f4 	bl	800d3f0 <_free_r>
 800e208:	e7e1      	b.n	800e1ce <_realloc_r+0x1e>
 800e20a:	4635      	mov	r5, r6
 800e20c:	e7df      	b.n	800e1ce <_realloc_r+0x1e>

0800e20e <_raise_r>:
 800e20e:	291f      	cmp	r1, #31
 800e210:	b538      	push	{r3, r4, r5, lr}
 800e212:	4604      	mov	r4, r0
 800e214:	460d      	mov	r5, r1
 800e216:	d904      	bls.n	800e222 <_raise_r+0x14>
 800e218:	2316      	movs	r3, #22
 800e21a:	6003      	str	r3, [r0, #0]
 800e21c:	f04f 30ff 	mov.w	r0, #4294967295
 800e220:	bd38      	pop	{r3, r4, r5, pc}
 800e222:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e224:	b112      	cbz	r2, 800e22c <_raise_r+0x1e>
 800e226:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e22a:	b94b      	cbnz	r3, 800e240 <_raise_r+0x32>
 800e22c:	4620      	mov	r0, r4
 800e22e:	f000 f831 	bl	800e294 <_getpid_r>
 800e232:	462a      	mov	r2, r5
 800e234:	4601      	mov	r1, r0
 800e236:	4620      	mov	r0, r4
 800e238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e23c:	f000 b818 	b.w	800e270 <_kill_r>
 800e240:	2b01      	cmp	r3, #1
 800e242:	d00a      	beq.n	800e25a <_raise_r+0x4c>
 800e244:	1c59      	adds	r1, r3, #1
 800e246:	d103      	bne.n	800e250 <_raise_r+0x42>
 800e248:	2316      	movs	r3, #22
 800e24a:	6003      	str	r3, [r0, #0]
 800e24c:	2001      	movs	r0, #1
 800e24e:	e7e7      	b.n	800e220 <_raise_r+0x12>
 800e250:	2400      	movs	r4, #0
 800e252:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e256:	4628      	mov	r0, r5
 800e258:	4798      	blx	r3
 800e25a:	2000      	movs	r0, #0
 800e25c:	e7e0      	b.n	800e220 <_raise_r+0x12>
	...

0800e260 <raise>:
 800e260:	4b02      	ldr	r3, [pc, #8]	; (800e26c <raise+0xc>)
 800e262:	4601      	mov	r1, r0
 800e264:	6818      	ldr	r0, [r3, #0]
 800e266:	f7ff bfd2 	b.w	800e20e <_raise_r>
 800e26a:	bf00      	nop
 800e26c:	20000014 	.word	0x20000014

0800e270 <_kill_r>:
 800e270:	b538      	push	{r3, r4, r5, lr}
 800e272:	4d07      	ldr	r5, [pc, #28]	; (800e290 <_kill_r+0x20>)
 800e274:	2300      	movs	r3, #0
 800e276:	4604      	mov	r4, r0
 800e278:	4608      	mov	r0, r1
 800e27a:	4611      	mov	r1, r2
 800e27c:	602b      	str	r3, [r5, #0]
 800e27e:	f7f3 fef9 	bl	8002074 <_kill>
 800e282:	1c43      	adds	r3, r0, #1
 800e284:	d102      	bne.n	800e28c <_kill_r+0x1c>
 800e286:	682b      	ldr	r3, [r5, #0]
 800e288:	b103      	cbz	r3, 800e28c <_kill_r+0x1c>
 800e28a:	6023      	str	r3, [r4, #0]
 800e28c:	bd38      	pop	{r3, r4, r5, pc}
 800e28e:	bf00      	nop
 800e290:	200005f8 	.word	0x200005f8

0800e294 <_getpid_r>:
 800e294:	f7f3 bee6 	b.w	8002064 <_getpid>

0800e298 <__sread>:
 800e298:	b510      	push	{r4, lr}
 800e29a:	460c      	mov	r4, r1
 800e29c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2a0:	f000 f89c 	bl	800e3dc <_read_r>
 800e2a4:	2800      	cmp	r0, #0
 800e2a6:	bfab      	itete	ge
 800e2a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e2aa:	89a3      	ldrhlt	r3, [r4, #12]
 800e2ac:	181b      	addge	r3, r3, r0
 800e2ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e2b2:	bfac      	ite	ge
 800e2b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800e2b6:	81a3      	strhlt	r3, [r4, #12]
 800e2b8:	bd10      	pop	{r4, pc}

0800e2ba <__swrite>:
 800e2ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2be:	461f      	mov	r7, r3
 800e2c0:	898b      	ldrh	r3, [r1, #12]
 800e2c2:	05db      	lsls	r3, r3, #23
 800e2c4:	4605      	mov	r5, r0
 800e2c6:	460c      	mov	r4, r1
 800e2c8:	4616      	mov	r6, r2
 800e2ca:	d505      	bpl.n	800e2d8 <__swrite+0x1e>
 800e2cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2d0:	2302      	movs	r3, #2
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	f000 f868 	bl	800e3a8 <_lseek_r>
 800e2d8:	89a3      	ldrh	r3, [r4, #12]
 800e2da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e2e2:	81a3      	strh	r3, [r4, #12]
 800e2e4:	4632      	mov	r2, r6
 800e2e6:	463b      	mov	r3, r7
 800e2e8:	4628      	mov	r0, r5
 800e2ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2ee:	f000 b817 	b.w	800e320 <_write_r>

0800e2f2 <__sseek>:
 800e2f2:	b510      	push	{r4, lr}
 800e2f4:	460c      	mov	r4, r1
 800e2f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2fa:	f000 f855 	bl	800e3a8 <_lseek_r>
 800e2fe:	1c43      	adds	r3, r0, #1
 800e300:	89a3      	ldrh	r3, [r4, #12]
 800e302:	bf15      	itete	ne
 800e304:	6560      	strne	r0, [r4, #84]	; 0x54
 800e306:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e30a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e30e:	81a3      	strheq	r3, [r4, #12]
 800e310:	bf18      	it	ne
 800e312:	81a3      	strhne	r3, [r4, #12]
 800e314:	bd10      	pop	{r4, pc}

0800e316 <__sclose>:
 800e316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e31a:	f000 b813 	b.w	800e344 <_close_r>
	...

0800e320 <_write_r>:
 800e320:	b538      	push	{r3, r4, r5, lr}
 800e322:	4d07      	ldr	r5, [pc, #28]	; (800e340 <_write_r+0x20>)
 800e324:	4604      	mov	r4, r0
 800e326:	4608      	mov	r0, r1
 800e328:	4611      	mov	r1, r2
 800e32a:	2200      	movs	r2, #0
 800e32c:	602a      	str	r2, [r5, #0]
 800e32e:	461a      	mov	r2, r3
 800e330:	f7f3 fed7 	bl	80020e2 <_write>
 800e334:	1c43      	adds	r3, r0, #1
 800e336:	d102      	bne.n	800e33e <_write_r+0x1e>
 800e338:	682b      	ldr	r3, [r5, #0]
 800e33a:	b103      	cbz	r3, 800e33e <_write_r+0x1e>
 800e33c:	6023      	str	r3, [r4, #0]
 800e33e:	bd38      	pop	{r3, r4, r5, pc}
 800e340:	200005f8 	.word	0x200005f8

0800e344 <_close_r>:
 800e344:	b538      	push	{r3, r4, r5, lr}
 800e346:	4d06      	ldr	r5, [pc, #24]	; (800e360 <_close_r+0x1c>)
 800e348:	2300      	movs	r3, #0
 800e34a:	4604      	mov	r4, r0
 800e34c:	4608      	mov	r0, r1
 800e34e:	602b      	str	r3, [r5, #0]
 800e350:	f7f3 fee3 	bl	800211a <_close>
 800e354:	1c43      	adds	r3, r0, #1
 800e356:	d102      	bne.n	800e35e <_close_r+0x1a>
 800e358:	682b      	ldr	r3, [r5, #0]
 800e35a:	b103      	cbz	r3, 800e35e <_close_r+0x1a>
 800e35c:	6023      	str	r3, [r4, #0]
 800e35e:	bd38      	pop	{r3, r4, r5, pc}
 800e360:	200005f8 	.word	0x200005f8

0800e364 <_fstat_r>:
 800e364:	b538      	push	{r3, r4, r5, lr}
 800e366:	4d07      	ldr	r5, [pc, #28]	; (800e384 <_fstat_r+0x20>)
 800e368:	2300      	movs	r3, #0
 800e36a:	4604      	mov	r4, r0
 800e36c:	4608      	mov	r0, r1
 800e36e:	4611      	mov	r1, r2
 800e370:	602b      	str	r3, [r5, #0]
 800e372:	f7f3 fede 	bl	8002132 <_fstat>
 800e376:	1c43      	adds	r3, r0, #1
 800e378:	d102      	bne.n	800e380 <_fstat_r+0x1c>
 800e37a:	682b      	ldr	r3, [r5, #0]
 800e37c:	b103      	cbz	r3, 800e380 <_fstat_r+0x1c>
 800e37e:	6023      	str	r3, [r4, #0]
 800e380:	bd38      	pop	{r3, r4, r5, pc}
 800e382:	bf00      	nop
 800e384:	200005f8 	.word	0x200005f8

0800e388 <_isatty_r>:
 800e388:	b538      	push	{r3, r4, r5, lr}
 800e38a:	4d06      	ldr	r5, [pc, #24]	; (800e3a4 <_isatty_r+0x1c>)
 800e38c:	2300      	movs	r3, #0
 800e38e:	4604      	mov	r4, r0
 800e390:	4608      	mov	r0, r1
 800e392:	602b      	str	r3, [r5, #0]
 800e394:	f7f3 fedd 	bl	8002152 <_isatty>
 800e398:	1c43      	adds	r3, r0, #1
 800e39a:	d102      	bne.n	800e3a2 <_isatty_r+0x1a>
 800e39c:	682b      	ldr	r3, [r5, #0]
 800e39e:	b103      	cbz	r3, 800e3a2 <_isatty_r+0x1a>
 800e3a0:	6023      	str	r3, [r4, #0]
 800e3a2:	bd38      	pop	{r3, r4, r5, pc}
 800e3a4:	200005f8 	.word	0x200005f8

0800e3a8 <_lseek_r>:
 800e3a8:	b538      	push	{r3, r4, r5, lr}
 800e3aa:	4d07      	ldr	r5, [pc, #28]	; (800e3c8 <_lseek_r+0x20>)
 800e3ac:	4604      	mov	r4, r0
 800e3ae:	4608      	mov	r0, r1
 800e3b0:	4611      	mov	r1, r2
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	602a      	str	r2, [r5, #0]
 800e3b6:	461a      	mov	r2, r3
 800e3b8:	f7f3 fed6 	bl	8002168 <_lseek>
 800e3bc:	1c43      	adds	r3, r0, #1
 800e3be:	d102      	bne.n	800e3c6 <_lseek_r+0x1e>
 800e3c0:	682b      	ldr	r3, [r5, #0]
 800e3c2:	b103      	cbz	r3, 800e3c6 <_lseek_r+0x1e>
 800e3c4:	6023      	str	r3, [r4, #0]
 800e3c6:	bd38      	pop	{r3, r4, r5, pc}
 800e3c8:	200005f8 	.word	0x200005f8

0800e3cc <_malloc_usable_size_r>:
 800e3cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3d0:	1f18      	subs	r0, r3, #4
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	bfbc      	itt	lt
 800e3d6:	580b      	ldrlt	r3, [r1, r0]
 800e3d8:	18c0      	addlt	r0, r0, r3
 800e3da:	4770      	bx	lr

0800e3dc <_read_r>:
 800e3dc:	b538      	push	{r3, r4, r5, lr}
 800e3de:	4d07      	ldr	r5, [pc, #28]	; (800e3fc <_read_r+0x20>)
 800e3e0:	4604      	mov	r4, r0
 800e3e2:	4608      	mov	r0, r1
 800e3e4:	4611      	mov	r1, r2
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	602a      	str	r2, [r5, #0]
 800e3ea:	461a      	mov	r2, r3
 800e3ec:	f7f3 fe5c 	bl	80020a8 <_read>
 800e3f0:	1c43      	adds	r3, r0, #1
 800e3f2:	d102      	bne.n	800e3fa <_read_r+0x1e>
 800e3f4:	682b      	ldr	r3, [r5, #0]
 800e3f6:	b103      	cbz	r3, 800e3fa <_read_r+0x1e>
 800e3f8:	6023      	str	r3, [r4, #0]
 800e3fa:	bd38      	pop	{r3, r4, r5, pc}
 800e3fc:	200005f8 	.word	0x200005f8

0800e400 <_init>:
 800e400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e402:	bf00      	nop
 800e404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e406:	bc08      	pop	{r3}
 800e408:	469e      	mov	lr, r3
 800e40a:	4770      	bx	lr

0800e40c <_fini>:
 800e40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e40e:	bf00      	nop
 800e410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e412:	bc08      	pop	{r3}
 800e414:	469e      	mov	lr, r3
 800e416:	4770      	bx	lr
