<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='328' type='bool llvm::AArch64TargetLowering::isZExtFree(llvm::Type * Ty1, llvm::Type * Ty2) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2384' c='_ZNK4llvm18TargetLoweringBase10isZExtFreeEPNS_4TypeES2_'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8215' ll='8221' type='bool llvm::AArch64TargetLowering::isZExtFree(llvm::Type * Ty1, llvm::Type * Ty2) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8213'>// All 32-bit GPR operations implicitly zero the high-half of the corresponding
// 64-bit GPR.</doc>
