verilog work "full_adder.v"
verilog work "input_taker.v"
