# Week 4 ‚Äì CMOS Inverter Characteristics & Robustness (Sky130 + Ngspice)

This week focuses on understanding **CMOS inverter behavior** using **theoretical concepts + Ngspice simulations on Sky130 PDK**.  
We explore **static and dynamic characteristics, switching behavior, noise margin, and robustness against supply/device variations.**

---

## ‚úÖ Table of Contents

| Day | Topic | Key Focus |
|----|-------------------------------|-------------------------------|
| [Day1](./Day1 ) | NMOS Id‚ÄìVds Characteristics | Linear & Saturation regions, channel length modulation, SPICE simulation |
| [Day2](./Day2/Readme.md) | Velocity Saturation & Basic VTC | Short-channel effects, PMOS vs NMOS load line, CMOS VTC construction |
| [Day3](./Day3/Readme.md) | CMOS Switching Threshold & Dynamic Behavior | Vm calculation, delay analysis, rise/fall symmetry |
| [Day4](./Day4/Readme.md) | CMOS Noise Margin Evaluation | VOH, VOL, VIH, VIL, NML, NMH using VTC slope method |
| [Day5](./Day5/Readme.md) | Power Supply & Device Variation Robustness | VDD variation ‚Üí gain, W/L variation ‚Üí switching threshold shift |

---

## üîç What You Will Learn in Week 4

### ‚úÖ Day1 ‚Äì NMOS Drain Characteristics
- Id vs Vds (linear & saturation)
- First-order equation derivation
- Channel length modulation (Œª)
- Sky130 NMOS SPICE simulation

### ‚úÖ Day2 ‚Äì Velocity Saturation & CMOS VTC
- Why short-channel devices deviate (VSAT)
- Load-line method (NMOS & PMOS)
- CMOS inverter VTC curve construction
- Vin vs Vout static behavior

### ‚úÖ Day3 ‚Äì Switching Threshold (Vm) & Delay
- Condition: Id_NMOS = Id_PMOS
- Vm = point where Vin = Vout
- Analytical Vm formula
- Rise/Fall delay comparison
- Balanced inverter design (Wp/Wn ratio)

### ‚úÖ Day4 ‚Äì Noise Margin
- VOH, VOL, VIH, VIL extraction
- dVout/dVin = ‚Äì1 method
- NML & NMH calculation
- Effect of imbalance on noise immunity

### ‚úÖ Day5 ‚Äì Robustness Analysis
**(a) Power Supply Variation**
- VDD sweep
- Gain ‚àù VDD
- Lower VDD ‚Üí poor switching and noise margin

**(b) Device Size Variation**
- Changing Wp/Wn ratio
- Vm shift toward stronger device
- Balanced sizing ‚Üí Vm ‚âà VDD/2

---

## üéØ Final Outcome

By the end of Week 4, you will be able to:

‚úÖ Understand MOSFET behavior in-depth  
‚úÖ Build and analyze a CMOS inverter using Sky130 models  
‚úÖ Derive and simulate VTC, Vm, gain, noise margins  
‚úÖ Evaluate design robustness under real-world variations  
‚úÖ Apply these concepts in digital circuit design and timing optimization

---




