
---------- Begin Simulation Statistics ----------
final_tick                                 3714122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 565281                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887364                       # Number of bytes of host memory used
host_op_rate                                  1138487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.77                       # Real time elapsed on the host
host_tick_rate                             2093049911                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1003006                       # Number of instructions simulated
sim_ops                                       2020218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003714                       # Number of seconds simulated
sim_ticks                                  3714122000                       # Number of ticks simulated
system.cpu.Branches                            240620                       # Number of branches fetched
system.cpu.committedInsts                     1003006                       # Number of instructions committed
system.cpu.committedOps                       2020218                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      178451                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           266                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      135882                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           203                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1297462                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           178                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          3714115                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    3714115                       # Number of busy cycles
system.cpu.num_cc_register_reads              1579059                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              732125                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       202926                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  91353                       # Number of float alu accesses
system.cpu.num_fp_insts                         91353                       # number of float instructions
system.cpu.num_fp_register_reads               145093                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               65455                       # number of times the floating registers were written
system.cpu.num_func_calls                       28341                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1943201                       # Number of integer alu accesses
system.cpu.num_int_insts                      1943201                       # number of integer instructions
system.cpu.num_int_register_reads             3546739                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1572021                       # number of times the integer registers were written
system.cpu.num_load_insts                      177585                       # Number of load instructions
system.cpu.num_mem_refs                        313449                       # number of memory refs
system.cpu.num_store_insts                     135864                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 23148      1.15%      1.15% # Class of executed instruction
system.cpu.op_class::IntAlu                   1619083     80.14%     81.29% # Class of executed instruction
system.cpu.op_class::IntMult                     1189      0.06%     81.35% # Class of executed instruction
system.cpu.op_class::IntDiv                      1176      0.06%     81.40% # Class of executed instruction
system.cpu.op_class::FloatAdd                     782      0.04%     81.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1870      0.09%     81.53% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.53% # Class of executed instruction
system.cpu.op_class::SimdAlu                    30975      1.53%     83.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                       50      0.00%     83.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12648      0.63%     83.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                   15127      0.75%     84.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.44% # Class of executed instruction
system.cpu.op_class::SimdShift                    771      0.04%     84.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::MemRead                   165560      8.19%     92.68% # Class of executed instruction
system.cpu.op_class::MemWrite                  120253      5.95%     98.63% # Class of executed instruction
system.cpu.op_class::FloatMemRead               12025      0.60%     99.23% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              15611      0.77%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2020308                       # Class of executed instruction
system.cpu.workload.numSyscalls                    31                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          1291560                       # number of demand (read+write) hits
system.icache.demand_hits::total              1291560                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         1291560                       # number of overall hits
system.icache.overall_hits::total             1291560                       # number of overall hits
system.icache.demand_misses::.cpu.inst           5902                       # number of demand (read+write) misses
system.icache.demand_misses::total               5902                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          5902                       # number of overall misses
system.icache.overall_misses::total              5902                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    163508000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    163508000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    163508000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    163508000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      1297462                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          1297462                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      1297462                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         1297462                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.004549                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.004549                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.004549                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.004549                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 27703.829210                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 27703.829210                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 27703.829210                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 27703.829210                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         5902                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          5902                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         5902                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         5902                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    151704000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    151704000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    151704000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    151704000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.004549                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.004549                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.004549                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.004549                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 25703.829210                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 25703.829210                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 25703.829210                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 25703.829210                       # average overall mshr miss latency
system.icache.replacements                       5397                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         1291560                       # number of ReadReq hits
system.icache.ReadReq_hits::total             1291560                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          5902                       # number of ReadReq misses
system.icache.ReadReq_misses::total              5902                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    163508000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    163508000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      1297462                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         1297462                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.004549                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.004549                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 27703.829210                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 27703.829210                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         5902                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         5902                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    151704000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    151704000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004549                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.004549                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25703.829210                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 25703.829210                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               412.225153                       # Cycle average of tags in use
system.icache.tags.total_refs                  657101                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  5397                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                121.753011                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   412.225153                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.805127                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.805127                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               1303364                       # Number of tag accesses
system.icache.tags.data_accesses              1303364                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2834                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          548                       # Transaction distribution
system.membus.trans_dist::CleanEvict              923                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3412                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2834                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        13963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        13963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       434816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       434816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  434816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6246                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9909000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           33273250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          105856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          293888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              399744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       105856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         105856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        35072                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            35072                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1654                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4592                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 6246                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           548                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 548                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           28500949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           79127180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              107628129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      28500949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          28500949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9442878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9442878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9442878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          28500949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          79127180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             117071006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       547.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1654.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4577.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003171306250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            32                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            32                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                13931                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 498                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         6246                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         548                       # Number of write requests accepted
system.mem_ctrl.readBursts                       6246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                520                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                333                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                564                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                352                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                425                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                330                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               371                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               332                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               325                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               413                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               603                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               549                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 57                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  7                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                102                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 29                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 27                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               103                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                70                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                55                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.49                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      49302000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    31155000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                166133250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       7912.37                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 26662.37                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      4595                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      414                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.74                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 75.69                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   6246                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   548                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     6215                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      32                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1752                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     246.977169                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    148.963003                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    288.464335                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           773     44.12%     44.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          450     25.68%     69.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          178     10.16%     79.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           76      4.34%     84.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           56      3.20%     87.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           32      1.83%     89.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           25      1.43%     90.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           19      1.08%     91.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          143      8.16%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1752                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           32                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      190.218750                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      89.838450                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     292.141121                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63              13     40.62%     40.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             7     21.88%     62.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            3      9.38%     71.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            2      6.25%     78.12% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            3      9.38%     87.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            1      3.12%     90.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575            1      3.12%     93.75% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-703            1      3.12%     96.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1472-1535            1      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             32                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           32                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.562500                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.538900                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.913607                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                23     71.88%     71.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 9     28.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             32                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  398784                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      960                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    33920                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   399744                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 35072                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        107.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          9.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     107.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       9.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.91                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.84                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.07                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     3360401000                       # Total gap between requests
system.mem_ctrl.avgGap                      494613.04                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       105856                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       292928                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        33920                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 28500948.541808806360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 78868707.059165000916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 9132710.234074164182                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1654                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4592                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          548                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     44946250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    121187000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  59979425000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27174.27                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26390.90                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 109451505.47                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     73.90                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               6718740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               3571095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             23904720                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             1738260                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      293183280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         776794860                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy         772143360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          1878054315                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         505.652295                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   1999606000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    123840750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1590675250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               5790540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               3077745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             20584620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             1028340                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      293183280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         657374160                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy         872708160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          1853746845                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         499.107688                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   2261780000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    123840750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1328501250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           306489                       # number of demand (read+write) hits
system.dcache.demand_hits::total               306489                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          307136                       # number of overall hits
system.dcache.overall_hits::total              307136                       # number of overall hits
system.dcache.demand_misses::.cpu.data           6780                       # number of demand (read+write) misses
system.dcache.demand_misses::total               6780                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data          7107                       # number of overall misses
system.dcache.overall_misses::total              7107                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    340169000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    340169000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    340169000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    340169000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       313269                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           313269                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       314243                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          314243                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.021643                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.021643                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.022616                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.022616                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 50172.418879                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 50172.418879                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 47863.936964                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 47863.936964                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            5217                       # number of writebacks
system.dcache.writebacks::total                  5217                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data         6780                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total          6780                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data         7104                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total         7104                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    326611000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    326611000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    333755000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    333755000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.021643                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.021643                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.022607                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.022607                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 48172.713864                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 48172.713864                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 46981.278153                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 46981.278153                       # average overall mshr miss latency
system.dcache.replacements                       6591                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          174543                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              174543                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          2917                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              2917                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    101863000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    101863000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       177460                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          177460                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.016438                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.016438                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 34920.466232                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 34920.466232                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         2917                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         2917                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     96029000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     96029000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016438                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.016438                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32920.466232                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 32920.466232                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         131946                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             131946                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         3863                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             3863                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    238306000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    238306000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       135809                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         135809                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.028444                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.028444                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 61689.360601                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 61689.360601                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         3863                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         3863                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    230582000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    230582000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028444                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.028444                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59689.878333                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 59689.878333                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           647                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               647                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          327                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             327                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          974                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           974                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.335729                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.335729                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          324                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          324                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7144000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total      7144000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.332649                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.332649                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 22049.382716                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 22049.382716                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               498.577564                       # Cycle average of tags in use
system.dcache.tags.total_refs                  202639                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                  6591                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 30.744804                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   498.577564                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.973784                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.973784                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                321346                       # Number of tag accesses
system.dcache.tags.data_accesses               321346                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            4248                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2511                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6759                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           4248                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2511                       # number of overall hits
system.l2cache.overall_hits::total               6759                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1654                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4593                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              6247                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1654                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4593                       # number of overall misses
system.l2cache.overall_misses::total             6247                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    106702000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    292435000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    399137000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    106702000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    292435000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    399137000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         5902                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7104                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           13006                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5902                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7104                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          13006                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.280244                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.646537                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.480317                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.280244                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.646537                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.480317                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64511.487304                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 63669.714783                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 63892.588442                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64511.487304                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 63669.714783                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 63892.588442                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            548                       # number of writebacks
system.l2cache.writebacks::total                  548                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1654                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4593                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         6247                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1654                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4593                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         6247                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    103394000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    283251000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    386645000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    103394000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    283251000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    386645000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.280244                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.646537                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.480317                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.280244                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.646537                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.480317                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62511.487304                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61670.150229                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61892.908596                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62511.487304                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61670.150229                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61892.908596                       # average overall mshr miss latency
system.l2cache.replacements                      1230                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         5217                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5217                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         5217                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5217                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          241                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          241                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          450                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              450                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         3413                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3413                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    212804000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    212804000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         3863                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3863                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.883510                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.883510                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62351.010841                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62351.010841                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         3413                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3413                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    205980000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    205980000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.883510                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.883510                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60351.596836                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60351.596836                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         4248                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2061                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6309                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1654                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1180                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2834                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    106702000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     79631000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    186333000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5902                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         3241                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9143                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.280244                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.364085                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.309964                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64511.487304                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67483.898305                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65749.117855                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1654                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1180                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2834                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    103394000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     77271000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    180665000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.280244                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.364085                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.309964                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62511.487304                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65483.898305                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63749.117855                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3749.895499                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3326                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1230                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.704065                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.422973                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   878.221439                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2837.251086                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.053602                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.173172                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.228875                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         5131                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4898                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.313171                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                31355                       # Number of tag accesses
system.l2cache.tags.data_accesses               31355                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                9143                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          5217                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict              6771                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               3863                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              3862                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           9143                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        20798                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        17201                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   37999                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side       788480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       377728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  1166208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy            29510000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             45862000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            35515000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3714122000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3714122000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7517574000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 583257                       # Simulator instruction rate (inst/s)
host_mem_usage                                 909876                       # Number of bytes of host memory used
host_op_rate                                  1147588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.43                       # Real time elapsed on the host
host_tick_rate                             2192017556                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2000215                       # Number of instructions simulated
sim_ops                                       3935651                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007518                       # Number of seconds simulated
sim_ticks                                  7517574000                       # Number of ticks simulated
system.cpu.Branches                            454616                       # Number of branches fetched
system.cpu.committedInsts                     2000215                       # Number of instructions committed
system.cpu.committedOps                       3935651                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      430061                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           447                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      299903                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           326                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2614671                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           267                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          7517567                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    7517567                       # Number of busy cycles
system.cpu.num_cc_register_reads              2552752                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1310056                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       346053                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 113743                       # Number of float alu accesses
system.cpu.num_fp_insts                        113743                       # number of float instructions
system.cpu.num_fp_register_reads               172193                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               72152                       # number of times the floating registers were written
system.cpu.num_func_calls                       66422                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3847916                       # Number of integer alu accesses
system.cpu.num_int_insts                      3847916                       # number of integer instructions
system.cpu.num_int_register_reads             7344349                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3114590                       # number of times the integer registers were written
system.cpu.num_load_insts                      429156                       # Number of load instructions
system.cpu.num_mem_refs                        729040                       # number of memory refs
system.cpu.num_store_insts                     299884                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 26431      0.67%      0.67% # Class of executed instruction
system.cpu.op_class::IntAlu                   3100318     78.77%     79.44% # Class of executed instruction
system.cpu.op_class::IntMult                     4900      0.12%     79.57% # Class of executed instruction
system.cpu.op_class::IntDiv                      6670      0.17%     79.74% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1279      0.03%     79.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1870      0.05%     79.82% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdAlu                    32279      0.82%     80.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                       50      0.00%     80.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13096      0.33%     80.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                   19054      0.48%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.46% # Class of executed instruction
system.cpu.op_class::SimdShift                    771      0.02%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::MemRead                   416659     10.59%     92.06% # Class of executed instruction
system.cpu.op_class::MemWrite                  269028      6.84%     98.90% # Class of executed instruction
system.cpu.op_class::FloatMemRead               12497      0.32%     99.22% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              30856      0.78%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3935798                       # Class of executed instruction
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          2604918                       # number of demand (read+write) hits
system.icache.demand_hits::total              2604918                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         2604918                       # number of overall hits
system.icache.overall_hits::total             2604918                       # number of overall hits
system.icache.demand_misses::.cpu.inst           9753                       # number of demand (read+write) misses
system.icache.demand_misses::total               9753                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          9753                       # number of overall misses
system.icache.overall_misses::total              9753                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    260579000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    260579000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    260579000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    260579000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      2614671                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          2614671                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      2614671                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         2614671                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.003730                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.003730                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.003730                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.003730                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 26717.830411                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 26717.830411                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 26717.830411                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 26717.830411                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         9753                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          9753                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         9753                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         9753                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    241073000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    241073000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    241073000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    241073000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.003730                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.003730                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.003730                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.003730                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 24717.830411                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 24717.830411                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 24717.830411                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 24717.830411                       # average overall mshr miss latency
system.icache.replacements                       9242                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         2604918                       # number of ReadReq hits
system.icache.ReadReq_hits::total             2604918                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          9753                       # number of ReadReq misses
system.icache.ReadReq_misses::total              9753                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    260579000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    260579000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      2614671                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         2614671                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.003730                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.003730                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 26717.830411                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 26717.830411                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         9753                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         9753                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    241073000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    241073000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003730                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.003730                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24717.830411                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 24717.830411                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               461.011125                       # Cycle average of tags in use
system.icache.tags.total_refs                 2238797                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  9242                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                242.241614                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   461.011125                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.900412                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.900412                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               2624424                       # Number of tag accesses
system.icache.tags.data_accesses              2624424                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4063                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1581                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1584                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5567                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4063                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        22425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        22425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       717504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       717504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  717504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9630                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9630    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9630                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19119000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           51404250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          162240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          454080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              616320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       162240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         162240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       101184                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           101184                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2535                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7095                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 9630                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1581                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1581                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           21581430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           60402465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               81983895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      21581430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          21581430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        13459661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13459661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        13459661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          21581430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          60402465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              95443557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      1578.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2535.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      7074.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003447092500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            92                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            92                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                22665                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1463                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         9630                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1581                       # Number of write requests accepted
system.mem_ctrl.readBursts                       9630                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1581                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                724                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                383                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                414                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                579                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                791                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                512                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                461                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                548                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                606                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                596                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               624                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               496                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               556                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               643                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               985                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               691                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                131                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 45                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 46                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 48                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                163                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 34                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 62                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                112                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               105                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                32                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                61                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               177                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               230                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               181                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.40                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      86868250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    48045000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                267037000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9040.30                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27790.30                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      6667                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     1181                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.38                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 74.84                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   9630                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1581                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     9582                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      42                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      43                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      93                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      93                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      93                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      93                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      93                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      93                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      92                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3316                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     215.469240                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    134.682675                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    256.328199                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1607     48.46%     48.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          839     25.30%     73.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          319      9.62%     83.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          149      4.49%     87.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           96      2.90%     90.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           52      1.57%     92.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           38      1.15%     93.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           35      1.06%     94.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          181      5.46%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3316                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           92                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      103.456522                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      57.138887                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     185.473876                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63              55     59.78%     59.78% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127            21     22.83%     82.61% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            5      5.43%     88.04% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            4      4.35%     92.39% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            3      3.26%     95.65% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            1      1.09%     96.74% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575            1      1.09%     97.83% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-703            1      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1472-1535            1      1.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             92                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           92                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.902174                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.873392                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.995151                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                50     54.35%     54.35% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      1.09%     55.43% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                41     44.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             92                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  614976                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1344                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    99520                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   616320                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                101184                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         81.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         13.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      81.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      13.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.74                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.10                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     7512966000                       # Total gap between requests
system.mem_ctrl.avgGap                      670142.36                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       162240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       452736                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        99520                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 21581430.392304752022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 60223683.863969944417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 13238313.317567609251                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2535                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         7095                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         1581                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     71016250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    196020750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 162226516000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28014.30                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     27628.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 102610067.05                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     70.15                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12823440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6815820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             37106580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             5011200                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      593127600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1508748960                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        1616223360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          3779856960                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         502.802761                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   4187232500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    250900000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   3079441500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              10852800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               5768400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             31501680                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             3105900                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      593127600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1255857630                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        1829184480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          3729398490                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         496.090692                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   4742177250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    250900000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   2524496750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           712154                       # number of demand (read+write) hits
system.dcache.demand_hits::total               712154                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          712877                       # number of overall hits
system.dcache.overall_hits::total              712877                       # number of overall hits
system.dcache.demand_misses::.cpu.data          16522                       # number of demand (read+write) misses
system.dcache.demand_misses::total              16522                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         16940                       # number of overall misses
system.dcache.overall_misses::total             16940                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    599474000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    599474000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    599474000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    599474000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       728676                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           728676                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       729817                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          729817                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.022674                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.022674                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.023211                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.023211                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 36283.379736                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 36283.379736                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 35388.075561                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 35388.075561                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           14100                       # number of writebacks
system.dcache.writebacks::total                 14100                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               1                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              1                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        16521                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         16521                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        16913                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        16913                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    566420000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    566420000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    577960000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    577960000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.022673                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.022673                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.023174                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.023174                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 34284.849585                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 34284.849585                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 34172.530007                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 34172.530007                       # average overall mshr miss latency
system.dcache.replacements                      16400                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          419657                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              419657                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          9232                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              9232                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    192054000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    192054000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       428889                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          428889                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.021525                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.021525                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 20803.076256                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 20803.076256                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total              1                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data         9231                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         9231                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    173578000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    173578000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021523                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.021523                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18803.813238                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 18803.813238                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         292497                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             292497                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         7290                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             7290                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    407420000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    407420000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       299787                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         299787                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.024317                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.024317                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 55887.517147                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 55887.517147                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         7290                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         7290                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    392842000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    392842000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024317                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.024317                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53887.791495                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 53887.791495                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           723                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               723                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          418                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             418                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         1141                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          1141                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.366345                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.366345                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          392                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          392                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11540000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     11540000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.343558                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.343558                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29438.775510                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 29438.775510                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               505.368530                       # Cycle average of tags in use
system.dcache.tags.total_refs                  684419                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 16400                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 41.732866                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   505.368530                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.987048                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.987048                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                746729                       # Number of tag accesses
system.dcache.tags.data_accesses               746729                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            7218                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            9817                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               17035                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           7218                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           9817                       # number of overall hits
system.l2cache.overall_hits::total              17035                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2535                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7096                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              9631                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2535                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7096                       # number of overall misses
system.l2cache.overall_misses::total             9631                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    165695000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    460710000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    626405000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    165695000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    460710000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    626405000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         9753                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        16913                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           26666                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         9753                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        16913                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          26666                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.259920                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.419559                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.361172                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.259920                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.419559                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.361172                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65362.919132                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64925.310034                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65040.494237                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65362.919132                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64925.310034                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65040.494237                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1581                       # number of writebacks
system.l2cache.writebacks::total                 1581                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2535                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7096                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         9631                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2535                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7096                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         9631                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    160625000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    446520000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    607145000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    160625000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    446520000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    607145000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.259920                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.419559                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.361172                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.259920                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.419559                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.361172                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63362.919132                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62925.591883                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63040.701900                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63362.919132                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62925.591883                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63040.701900                       # average overall mshr miss latency
system.l2cache.replacements                      2807                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        14100                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        14100                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        14100                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        14100                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          358                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          358                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1722                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1722                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5568                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5568                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    354880000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    354880000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7290                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7290                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.763786                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.763786                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63735.632184                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63735.632184                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5568                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5568                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    343746000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    343746000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.763786                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.763786                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61735.991379                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61735.991379                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         7218                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8095                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        15313                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2535                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1528                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4063                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    165695000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    105830000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    271525000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         9753                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         9623                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19376                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.259920                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.158786                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.209692                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65362.919132                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69260.471204                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66828.698006                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2535                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1528                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4063                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    160625000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    102774000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    263399000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.259920                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.158786                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.209692                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63362.919132                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67260.471204                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64828.698006                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4786.914682                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9827                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2807                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.500891                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    55.752189                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1245.651754                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3485.510739                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003403                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.076029                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.212739                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.292170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         7069                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1083                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         5891                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.431458                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                62184                       # Number of tag accesses
system.l2cache.tags.data_accesses               62184                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               19376                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         14100                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             11542                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7290                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7289                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          19376                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        50225                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        28748                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   78973                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1984768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       624192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  2608960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy            48765000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            108708000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            84560000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7517574000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   7517574000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11685620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 570941                       # Simulator instruction rate (inst/s)
host_mem_usage                                 916196                       # Number of bytes of host memory used
host_op_rate                                  1133610                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.26                       # Real time elapsed on the host
host_tick_rate                             2223550661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3000440                       # Number of instructions simulated
sim_ops                                       5957536                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011686                       # Number of seconds simulated
sim_ticks                                 11685620000                       # Number of ticks simulated
system.cpu.Branches                            650538                       # Number of branches fetched
system.cpu.committedInsts                     3000440                       # Number of instructions committed
system.cpu.committedOps                       5957536                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      702668                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           813                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      500526                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           492                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3918187                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           290                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         11685613                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   11685613                       # Number of busy cycles
system.cpu.num_cc_register_reads              3568267                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1868141                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       469941                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 216582                       # Number of float alu accesses
system.cpu.num_fp_insts                        216582                       # number of float instructions
system.cpu.num_fp_register_reads               325550                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              135703                       # number of times the floating registers were written
system.cpu.num_func_calls                      120054                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5804208                       # Number of integer alu accesses
system.cpu.num_int_insts                      5804208                       # number of integer instructions
system.cpu.num_int_register_reads            11407695                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4701115                       # number of times the integer registers were written
system.cpu.num_load_insts                      701474                       # Number of load instructions
system.cpu.num_mem_refs                       1201964                       # number of memory refs
system.cpu.num_store_insts                     500490                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 41182      0.69%      0.69% # Class of executed instruction
system.cpu.op_class::IntAlu                   4554114     76.44%     77.13% # Class of executed instruction
system.cpu.op_class::IntMult                    15991      0.27%     77.40% # Class of executed instruction
system.cpu.op_class::IntDiv                     16986      0.29%     77.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2482      0.04%     77.73% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5114      0.09%     77.81% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.81% # Class of executed instruction
system.cpu.op_class::SimdAlu                    56420      0.95%     78.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                       74      0.00%     78.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                    25740      0.43%     79.19% # Class of executed instruction
system.cpu.op_class::SimdMisc                   36875      0.62%     79.81% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShift                    774      0.01%     79.82% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::MemRead                   676309     11.35%     91.18% # Class of executed instruction
system.cpu.op_class::MemWrite                  439746      7.38%     98.56% # Class of executed instruction
system.cpu.op_class::FloatMemRead               25165      0.42%     98.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              60744      1.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5957756                       # Class of executed instruction
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          3897664                       # number of demand (read+write) hits
system.icache.demand_hits::total              3897664                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         3897664                       # number of overall hits
system.icache.overall_hits::total             3897664                       # number of overall hits
system.icache.demand_misses::.cpu.inst          20523                       # number of demand (read+write) misses
system.icache.demand_misses::total              20523                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         20523                       # number of overall misses
system.icache.overall_misses::total             20523                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    423797000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    423797000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    423797000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    423797000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      3918187                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          3918187                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      3918187                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         3918187                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.005238                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.005238                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.005238                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.005238                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 20649.856259                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 20649.856259                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 20649.856259                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 20649.856259                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        20523                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         20523                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        20523                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        20523                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    382751000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    382751000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    382751000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    382751000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.005238                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.005238                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.005238                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.005238                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 18649.856259                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 18649.856259                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 18649.856259                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 18649.856259                       # average overall mshr miss latency
system.icache.replacements                      20011                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         3897664                       # number of ReadReq hits
system.icache.ReadReq_hits::total             3897664                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         20523                       # number of ReadReq misses
system.icache.ReadReq_misses::total             20523                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    423797000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    423797000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      3918187                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         3918187                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.005238                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.005238                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 20649.856259                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 20649.856259                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        20523                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        20523                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    382751000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    382751000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005238                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.005238                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18649.856259                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 18649.856259                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               479.164631                       # Cycle average of tags in use
system.icache.tags.total_refs                 3470099                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20011                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                173.409575                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   479.164631                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.935868                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.935868                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               3938710                       # Number of tag accesses
system.icache.tags.data_accesses              3938710                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2511                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2836                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10114                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5362                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        36299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        36299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15476                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30867000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           82866250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          204352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          786112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              990464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       204352                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         204352                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       160704                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           160704                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             3193                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            12283                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15476                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          2511                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                2511                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           17487476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           67271741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               84759217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      17487476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          17487476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        13752287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13752287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        13752287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          17487476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          67271741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              98511504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      2507.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      3193.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     12255.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003447092500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           145                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           145                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                36328                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                2346                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15476                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        2511                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      2511                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                726                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                769                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1004                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1077                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                991                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                912                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                885                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                907                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                938                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               887                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               825                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1007                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1349                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1109                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                144                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 51                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                133                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                283                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                160                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                193                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 75                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 98                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                153                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               159                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               107                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               131                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               253                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               298                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               202                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.86                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     153950750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    77240000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                443600750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9965.74                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28715.74                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      9722                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     1780                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  62.93                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 71.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15476                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  2511                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15418                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      85                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      86                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     146                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     145                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         6432                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     178.398010                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    119.122298                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    209.000478                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3480     54.10%     54.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1468     22.82%     76.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          699     10.87%     87.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          260      4.04%     91.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          186      2.89%     94.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           69      1.07%     95.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           46      0.72%     96.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           40      0.62%     97.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          184      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          6432                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      106.365517                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      69.793703                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     150.326765                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63              63     43.45%     43.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127            48     33.10%     76.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191           21     14.48%     91.03% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            6      4.14%     95.17% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            3      2.07%     97.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            1      0.69%     97.93% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575            1      0.69%     98.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-703            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1472-1535            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            145                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.165517                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.136998                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.986110                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                60     41.38%     41.38% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      0.69%     42.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                84     57.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            145                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  988672                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1792                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   159296                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   990464                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                160704                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         84.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         13.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      84.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      13.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.77                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.66                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.11                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    11683321000                       # Total gap between requests
system.mem_ctrl.avgGap                      649542.50                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       204352                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       784320                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       159296                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 17487476.060320291668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 67118389.952779561281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 13631797.029169183224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         3193                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        12283                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         2511                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     93558000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    350042750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 263900458500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29300.97                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28498.15                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 105097753.29                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     64.06                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              23147880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              12303390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             56927220                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             7313220                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      921960000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        2863824780                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2075636160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          5961112650                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         510.123780                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   5369169750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    390000000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   5926450250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              22798020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              12106050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             53371500                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             5679360                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      921960000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        2633120700                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2269913280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          5918948910                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         506.515607                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   5874730500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    390000000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   5420889500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1171387                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1171387                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1172110                       # number of overall hits
system.dcache.overall_hits::total             1172110                       # number of overall hits
system.dcache.demand_misses::.cpu.data          30446                       # number of demand (read+write) misses
system.dcache.demand_misses::total              30446                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         30864                       # number of overall misses
system.dcache.overall_misses::total             30864                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   1074719000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   1074719000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   1074719000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   1074719000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1201833                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1201833                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1202974                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1202974                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.025333                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.025333                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.025656                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.025656                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 35299.185443                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 35299.185443                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 34821.118455                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 34821.118455                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           26241                       # number of writebacks
system.dcache.writebacks::total                 26241                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               1                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              1                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        30445                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         30445                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        30837                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        30837                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1013817000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1013817000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1025357000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1025357000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.025332                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.025332                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.025634                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.025634                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 33299.950731                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 33299.950731                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 33250.867464                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 33250.867464                       # average overall mshr miss latency
system.dcache.replacements                      30324                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          683625                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              683625                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         17871                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             17871                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    331176000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    331176000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       701496                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          701496                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.025476                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.025476                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 18531.475575                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 18531.475575                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total              1                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        17870                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        17870                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    295422000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    295422000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025474                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.025474                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16531.729155                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 16531.729155                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         487762                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             487762                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        12575                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            12575                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    743543000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    743543000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       500337                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         500337                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.025133                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.025133                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 59128.667992                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 59128.667992                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        12575                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        12575                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    718395000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    718395000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025133                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.025133                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57128.827038                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 57128.827038                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           723                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               723                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          418                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             418                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         1141                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          1141                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.366345                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.366345                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          392                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          392                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11540000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     11540000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.343558                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.343558                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29438.775510                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 29438.775510                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               507.733854                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1178649                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 30324                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 38.868520                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   507.733854                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.991668                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.991668                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1233810                       # Number of tag accesses
system.dcache.tags.data_accesses              1233810                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           17330                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           18553                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               35883                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          17330                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          18553                       # number of overall hits
system.l2cache.overall_hits::total              35883                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          3193                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         12284                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             15477                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3193                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        12284                       # number of overall misses
system.l2cache.overall_misses::total            15477                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    212879000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    808556000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1021435000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    212879000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    808556000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1021435000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        20523                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        30837                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           51360                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        20523                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        30837                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          51360                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.155582                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.398353                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.301343                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.155582                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.398353                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.301343                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66670.529283                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65821.882123                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65996.963236                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66670.529283                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65821.882123                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65996.963236                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2511                       # number of writebacks
system.l2cache.writebacks::total                 2511                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         3193                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        12284                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        15477                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3193                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        12284                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        15477                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    206493000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    783990000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    990483000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    206493000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    783990000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    990483000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.155582                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.398353                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.301343                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.155582                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.398353                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.301343                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 64670.529283                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63822.044937                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63997.092460                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 64670.529283                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63822.044937                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63997.092460                       # average overall mshr miss latency
system.l2cache.replacements                      4807                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        26241                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        26241                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        26241                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        26241                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          540                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          540                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         2460                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2460                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        10115                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          10115                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    655515000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    655515000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        12575                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        12575                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.804374                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.804374                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64806.228374                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64806.228374                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        10115                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        10115                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    635287000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    635287000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.804374                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.804374                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62806.426100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62806.426100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        17330                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        16093                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        33423                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         3193                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    212879000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    153041000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    365920000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        20523                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        18262                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        38785                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.155582                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.118771                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.138249                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66670.529283                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70558.321807                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68243.192838                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3193                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5362                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    206493000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    148703000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    355196000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.155582                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.118771                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.138249                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 64670.529283                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68558.321807                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66243.192838                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             6308.715541                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27740                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4807                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.770751                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    80.619207                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1461.131846                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4766.964488                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004921                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.089180                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.290952                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.385053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        11018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7696                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2031                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.672485                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               117520                       # Number of tag accesses
system.l2cache.tags.data_accesses              117520                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               38785                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         26241                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             24094                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              12575                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             12574                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          38785                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        91997                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        61057                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  153054                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3652928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1313472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  4966400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           102615000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            206659000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           154180000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11685620000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  11685620000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                15655554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 569551                       # Simulator instruction rate (inst/s)
host_mem_usage                                 919744                       # Number of bytes of host memory used
host_op_rate                                  1137443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.03                       # Real time elapsed on the host
host_tick_rate                             2228336403                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4001401                       # Number of instructions simulated
sim_ops                                       7991267                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015656                       # Number of seconds simulated
sim_ticks                                 15655554000                       # Number of ticks simulated
system.cpu.Branches                            849007                       # Number of branches fetched
system.cpu.committedInsts                     4001401                       # Number of instructions committed
system.cpu.committedOps                       7991267                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      964064                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1636                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      669209                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           694                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     5210027                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           297                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         15655547                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   15655547                       # Number of busy cycles
system.cpu.num_cc_register_reads              4707725                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2470236                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       597405                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 327895                       # Number of float alu accesses
system.cpu.num_fp_insts                        327895                       # number of float instructions
system.cpu.num_fp_register_reads               502555                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              216888                       # number of times the floating registers were written
system.cpu.num_func_calls                      174910                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               7753595                       # Number of integer alu accesses
system.cpu.num_int_insts                      7753595                       # number of integer instructions
system.cpu.num_int_register_reads            15434326                       # number of times the integer registers were read
system.cpu.num_int_register_writes            6306962                       # number of times the integer registers were written
system.cpu.num_load_insts                      962607                       # Number of load instructions
system.cpu.num_mem_refs                       1631761                       # number of memory refs
system.cpu.num_store_insts                     669154                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 59970      0.75%      0.75% # Class of executed instruction
system.cpu.op_class::IntAlu                   6043947     75.63%     76.38% # Class of executed instruction
system.cpu.op_class::IntMult                    23657      0.30%     76.68% # Class of executed instruction
system.cpu.op_class::IntDiv                     28415      0.36%     77.03% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3307      0.04%     77.07% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.07% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.07% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.07% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.07% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.07% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.07% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.07% # Class of executed instruction
system.cpu.op_class::SimdAdd                     9066      0.11%     77.19% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.19% # Class of executed instruction
system.cpu.op_class::SimdAlu                    92152      1.15%     78.34% # Class of executed instruction
system.cpu.op_class::SimdCmp                       80      0.00%     78.34% # Class of executed instruction
system.cpu.op_class::SimdCvt                    42568      0.53%     78.87% # Class of executed instruction
system.cpu.op_class::SimdMisc                   54630      0.68%     79.56% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.56% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.56% # Class of executed instruction
system.cpu.op_class::SimdShift                   1946      0.02%     79.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::MemRead                   920476     11.52%     91.10% # Class of executed instruction
system.cpu.op_class::MemWrite                  591158      7.40%     98.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead               42131      0.53%     99.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              77996      0.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    7991539                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          5175806                       # number of demand (read+write) hits
system.icache.demand_hits::total              5175806                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         5175806                       # number of overall hits
system.icache.overall_hits::total             5175806                       # number of overall hits
system.icache.demand_misses::.cpu.inst          34221                       # number of demand (read+write) misses
system.icache.demand_misses::total              34221                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         34221                       # number of overall misses
system.icache.overall_misses::total             34221                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    593431000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    593431000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    593431000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    593431000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      5210027                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          5210027                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      5210027                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         5210027                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006568                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006568                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006568                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006568                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 17341.135560                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 17341.135560                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 17341.135560                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 17341.135560                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        34221                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         34221                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        34221                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        34221                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    524989000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    524989000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    524989000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    524989000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006568                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006568                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006568                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006568                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 15341.135560                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 15341.135560                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 15341.135560                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 15341.135560                       # average overall mshr miss latency
system.icache.replacements                      33709                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         5175806                       # number of ReadReq hits
system.icache.ReadReq_hits::total             5175806                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         34221                       # number of ReadReq misses
system.icache.ReadReq_misses::total             34221                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    593431000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    593431000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      5210027                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         5210027                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006568                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006568                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 17341.135560                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 17341.135560                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        34221                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        34221                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    524989000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    524989000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006568                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006568                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15341.135560                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 15341.135560                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               487.491021                       # Cycle average of tags in use
system.icache.tags.total_refs                 4389819                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 33709                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                130.226913                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   487.491021                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.952131                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.952131                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               5244248                       # Number of tag accesses
system.icache.tags.data_accesses              5244248                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3048                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3650                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13253                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6045                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        45294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        45294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1430144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1430144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1430144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19298                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19298    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19298                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38188000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          103468000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          221888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1013184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1235072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       221888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         221888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       195072                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           195072                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             3467                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            15831                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                19298                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          3048                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                3048                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14173117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           64717224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               78890341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14173117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14173117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        12460243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              12460243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        12460243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14173117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          64717224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              91350584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      3044.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      3467.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     15801.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003447092500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           175                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           175                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                45522                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                2852                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        19298                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        3048                       # Number of write requests accepted
system.mem_ctrl.readBursts                      19298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      3048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1277                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                933                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1315                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1342                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1204                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1315                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1204                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1098                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1523                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1256                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                150                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 50                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 69                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                163                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                325                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                172                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                248                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                197                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                126                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                182                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               183                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               147                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               295                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               338                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               214                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.97                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     202042000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    96340000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                563317000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10485.88                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29235.88                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     11554                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     2083                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  59.96                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 68.43                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  19298                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  3048                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    19238                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     113                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     114                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     176                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     176                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     175                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         8656                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     164.828096                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    113.949635                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    189.061262                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4832     55.82%     55.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1958     22.62%     78.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1000     11.55%     90.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          320      3.70%     93.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          196      2.26%     95.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           74      0.85%     96.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           48      0.55%     97.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           43      0.50%     97.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          185      2.14%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          8656                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      109.828571                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      76.196486                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     138.210502                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63              65     37.14%     37.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127            61     34.86%     72.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191           34     19.43%     91.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            8      4.57%     96.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            3      1.71%     97.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-703            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1472-1535            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            175                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.285714                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.258699                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.958070                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                62     35.43%     35.43% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      0.57%     36.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               112     64.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            175                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1233152                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1920                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   193600                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1235072                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                195072                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         78.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         12.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      78.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      12.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.71                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.62                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.10                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    15649506000                       # Total gap between requests
system.mem_ctrl.avgGap                      700326.95                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       221888                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1011264                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       193600                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 14173117.093141514808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 64594584.132889844477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 12366218.404024541378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         3467                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        15831                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         3048                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    103037000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    460280000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 355776387250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29719.35                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29074.60                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 116724536.50                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     61.12                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              30416400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              16166700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             70179060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             8618220                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1235426400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3911442600                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2717886720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          7990136100                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         510.370703                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   7028859000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    522600000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   8104095000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              31387440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              16682820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             67394460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             7172280                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1235426400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3619026900                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2964131520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          7941221820                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         507.246299                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   7670165250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    522600000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7462788750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1587532                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1587532                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1588255                       # number of overall hits
system.dcache.overall_hits::total             1588255                       # number of overall hits
system.dcache.demand_misses::.cpu.data          44328                       # number of demand (read+write) misses
system.dcache.demand_misses::total              44328                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         44746                       # number of overall misses
system.dcache.overall_misses::total             44746                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   1452688000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   1452688000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   1452688000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   1452688000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1631860                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1631860                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1633001                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1633001                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.027164                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.027164                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.027401                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.027401                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 32771.340913                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 32771.340913                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 32465.203594                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 32465.203594                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           37450                       # number of writebacks
system.dcache.writebacks::total                 37450                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               1                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              1                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        44327                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         44327                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        44719                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        44719                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1364022000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1364022000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   1375562000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   1375562000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.027163                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.027163                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.027385                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.027385                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 30771.809507                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 30771.809507                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 30760.124332                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 30760.124332                       # average overall mshr miss latency
system.dcache.replacements                      44206                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          934881                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              934881                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         28011                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             28011                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    472536000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    472536000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       962892                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          962892                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.029090                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.029090                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 16869.658349                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 16869.658349                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total              1                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        28010                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        28010                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    416502000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    416502000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029089                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.029089                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14869.760800                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 14869.760800                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         652651                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             652651                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        16317                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            16317                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    980152000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    980152000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       668968                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         668968                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.024391                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.024391                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 60069.375498                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 60069.375498                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        16317                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        16317                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    947520000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    947520000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024391                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.024391                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58069.498069                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 58069.498069                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           723                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               723                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          418                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             418                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         1141                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          1141                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.366345                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.366345                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          392                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          392                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11540000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     11540000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.343558                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.343558                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29438.775510                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 29438.775510                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               508.815663                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1592583                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 44206                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 36.026399                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   508.815663                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.993781                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.993781                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1677719                       # Number of tag accesses
system.dcache.tags.data_accesses              1677719                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           30754                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           28887                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               59641                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          30754                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          28887                       # number of overall hits
system.l2cache.overall_hits::total              59641                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          3467                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         15832                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             19299                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3467                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        15832                       # number of overall misses
system.l2cache.overall_misses::total            19299                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    232622000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   1051415000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1284037000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    232622000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   1051415000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1284037000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        34221                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        44719                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           78940                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        34221                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        44719                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          78940                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.101312                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.354033                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.244477                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.101312                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.354033                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.244477                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67096.048457                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66410.750379                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66533.861858                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67096.048457                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66410.750379                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66533.861858                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           3048                       # number of writebacks
system.l2cache.writebacks::total                 3048                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         3467                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        15832                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        19299                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3467                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        15832                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        19299                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    225688000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1019753000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1245441000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    225688000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1019753000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1245441000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.101312                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.354033                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.244477                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.101312                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.354033                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.244477                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 65096.048457                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64410.876705                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64533.965490                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 65096.048457                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64410.876705                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64533.965490                       # average overall mshr miss latency
system.l2cache.replacements                      6075                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        37450                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        37450                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        37450                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        37450                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          623                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          623                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3063                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3063                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        13254                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          13254                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    866604000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    866604000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        16317                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        16317                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.812282                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.812282                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65384.336804                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65384.336804                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        13254                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        13254                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    840098000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    840098000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.812282                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.812282                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63384.487702                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63384.487702                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        30754                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        25824                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        56578                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         3467                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2578                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         6045                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    232622000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    184811000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    417433000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        34221                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        28402                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        62623                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.101312                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.090768                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.096530                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67096.048457                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71687.742436                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69054.259719                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3467                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2578                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         6045                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    225688000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    179655000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    405343000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.101312                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090768                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.096530                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 65096.048457                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69687.742436                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67054.259719                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7813.070689                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  34929                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6075                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.749630                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    93.234106                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1500.883426                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6218.953157                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.091607                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.379575                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.476872                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        13611                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1029                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         9313                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3159                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.830750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               176541                       # Number of tag accesses
system.l2cache.tags.data_accesses              176541                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               62623                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         37450                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             40465                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              16317                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             16316                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          62623                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       133643                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       102151                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  235794                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      5258752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2190144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  7448896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           171105000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            306655000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           223590000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15655554000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  15655554000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19743248000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 571099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 929532                       # Number of bytes of host memory used
host_op_rate                                  1138252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.76                       # Real time elapsed on the host
host_tick_rate                             2255026783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9965606                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019743                       # Number of seconds simulated
sim_ticks                                 19743248000                       # Number of ticks simulated
system.cpu.Branches                           1055107                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9965606                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1148433                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2240                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      865763                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           934                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6485910                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           364                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         19743248                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   19743248                       # Number of busy cycles
system.cpu.num_cc_register_reads              5795737                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3170344                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       757531                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 400796                       # Number of float alu accesses
system.cpu.num_fp_insts                        400796                       # number of float instructions
system.cpu.num_fp_register_reads               612636                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              264846                       # number of times the floating registers were written
system.cpu.num_func_calls                      209194                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9678796                       # Number of integer alu accesses
system.cpu.num_int_insts                      9678796                       # number of integer instructions
system.cpu.num_int_register_reads            19082932                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7846681                       # number of times the integer registers were written
system.cpu.num_load_insts                     1146735                       # Number of load instructions
system.cpu.num_mem_refs                       2012399                       # number of memory refs
system.cpu.num_store_insts                     865664                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 70202      0.70%      0.70% # Class of executed instruction
system.cpu.op_class::IntAlu                   7565936     75.92%     76.62% # Class of executed instruction
system.cpu.op_class::IntMult                    34403      0.35%     76.97% # Class of executed instruction
system.cpu.op_class::IntDiv                     34245      0.34%     77.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4101      0.04%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10940      0.11%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAlu                   110866      1.11%     78.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                      164      0.00%     78.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                    52686      0.53%     79.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                   67700      0.68%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdShift                   2248      0.02%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::MemRead                  1094322     10.98%     90.79% # Class of executed instruction
system.cpu.op_class::MemWrite                  770881      7.74%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead               52413      0.53%     99.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              94783      0.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9965930                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6442358                       # number of demand (read+write) hits
system.icache.demand_hits::total              6442358                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6442358                       # number of overall hits
system.icache.overall_hits::total             6442358                       # number of overall hits
system.icache.demand_misses::.cpu.inst          43552                       # number of demand (read+write) misses
system.icache.demand_misses::total              43552                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         43552                       # number of overall misses
system.icache.overall_misses::total             43552                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    747422000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    747422000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    747422000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    747422000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6485910                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6485910                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6485910                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6485910                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006715                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006715                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006715                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006715                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 17161.599927                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 17161.599927                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 17161.599927                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 17161.599927                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        43552                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         43552                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        43552                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        43552                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    660318000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    660318000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    660318000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    660318000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006715                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006715                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006715                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006715                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 15161.599927                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 15161.599927                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 15161.599927                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 15161.599927                       # average overall mshr miss latency
system.icache.replacements                      43040                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6442358                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6442358                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         43552                       # number of ReadReq misses
system.icache.ReadReq_misses::total             43552                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    747422000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    747422000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6485910                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6485910                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006715                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006715                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 17161.599927                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 17161.599927                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        43552                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        43552                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    660318000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    660318000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006715                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006715                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15161.599927                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 15161.599927                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               492.565424                       # Cycle average of tags in use
system.icache.tags.total_refs                 6485910                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 43552                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                148.923356                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   492.565424                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.962042                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.962042                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6529462                       # Number of tag accesses
system.icache.tags.data_accesses              6529462                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7845                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8897                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5754                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20675                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20675                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7845                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        71691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        71691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      2394688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      2394688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2394688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28520                       # Request fanout histogram
system.membus.reqLayer2.occupancy            78759000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy          152678500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          271488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1553792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1825280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       271488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         271488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       569408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           569408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             4242                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            24278                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                28520                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          8897                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                8897                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           13750929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           78699918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               92450847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      13750929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          13750929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        28840645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              28840645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        28840645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          13750929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          78699918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             121291492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      8893.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      4242.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     24243.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003447092500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           505                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           505                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                70777                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                8385                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        28520                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        8897                       # Number of write requests accepted
system.mem_ctrl.readBursts                      28520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      8897                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1982                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1520                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1388                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1745                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1968                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1976                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2005                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1912                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1792                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1766                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1691                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1610                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1561                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1558                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2089                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1922                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                531                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                332                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                314                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                458                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                589                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                705                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                734                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                736                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                577                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                635                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               441                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               386                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               575                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               672                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               669                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.15                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     291018750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   142425000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                825112500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10216.56                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28966.56                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     17917                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     6896                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  62.90                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 77.54                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  28520                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  8897                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    28444                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       40                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     391                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     395                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     505                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     507                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     505                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     506                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     505                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     505                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     505                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        12536                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     190.550096                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    122.882831                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    231.177285                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          6654     53.08%     53.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2846     22.70%     75.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1386     11.06%     86.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          483      3.85%     90.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          305      2.43%     93.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          135      1.08%     94.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          104      0.83%     95.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          123      0.98%     96.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          500      3.99%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         12536                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          505                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       56.382178                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      35.531029                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      92.673339                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63             378     74.85%     74.85% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127            74     14.65%     89.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191           36      7.13%     96.63% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            9      1.78%     98.42% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            3      0.59%     99.01% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1      0.20%     99.21% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            1      0.20%     99.41% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575            1      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-703            1      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1472-1535            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            505                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          505                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.556436                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.535795                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.834097                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               111     21.98%     21.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 4      0.79%     22.77% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               388     76.83%     99.60% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            505                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1823040                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2240                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   567424                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1825280                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                569408                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         92.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         28.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      92.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      28.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.95                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.72                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.22                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    19743075000                       # Total gap between requests
system.mem_ctrl.avgGap                      527649.87                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       271488                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1551552                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       567424                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 13750928.925169758499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 78586461.558908641338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 28740154.608806006610                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         4242                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        24278                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         8897                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    128914500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    696198000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 455320537000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30390.03                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28676.09                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  51176861.53                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     66.38                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              43889580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              23327865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             99881460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            23317740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1558112400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5086672590                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        3297893760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         10133095395                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         513.243586                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   8521549000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    659100000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  10562599000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              45631740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              24246255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            103501440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            22962780                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1558112400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        4804163490                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        3535796160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         10094414265                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         511.284378                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   9141872500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    659100000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   9942275500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1952535                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1952535                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1954009                       # number of overall hits
system.dcache.overall_hits::total             1954009                       # number of overall hits
system.dcache.demand_misses::.cpu.data          58698                       # number of demand (read+write) misses
system.dcache.demand_misses::total              58698                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         59863                       # number of overall misses
system.dcache.overall_misses::total             59863                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   2098347000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   2098347000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   2098347000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   2098347000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2011233                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2011233                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2013872                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2013872                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.029185                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.029185                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.029725                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.029725                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 35748.185628                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 35748.185628                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 35052.486511                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 35052.486511                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           49797                       # number of writebacks
system.dcache.writebacks::total                 49797                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               8                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              8                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        58690                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         58690                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        59466                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        59466                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   1980557000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   1980557000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   2017567000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   2017567000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.029181                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.029181                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.029528                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.029528                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 33746.072585                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 33746.072585                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 33928.076548                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 33928.076548                       # average overall mshr miss latency
system.dcache.replacements                      58954                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1111351                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1111351                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         34405                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             34405                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    589998000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    589998000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1145756                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1145756                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.030028                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.030028                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 17148.612120                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 17148.612120                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total              8                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        34397                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        34397                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    520794000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    520794000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030021                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.030021                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15140.680873                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 15140.680873                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         841184                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             841184                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        24293                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            24293                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   1508349000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   1508349000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       865477                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         865477                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.028069                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.028069                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 62089.861277                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 62089.861277                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        24293                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        24293                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   1459763000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   1459763000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028069                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.028069                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60089.861277                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 60089.861277                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          1474                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              1474                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1165                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1165                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         2639                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          2639                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.441455                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.441455                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          776                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          776                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     37010000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     37010000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.294051                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.294051                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 47693.298969                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 47693.298969                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               509.474956                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2013475                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 59466                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 33.859264                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   509.474956                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.995068                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.995068                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2073338                       # Number of tag accesses
system.dcache.tags.data_accesses              2073338                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           39310                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           35188                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               74498                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          39310                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          35188                       # number of overall hits
system.l2cache.overall_hits::total              74498                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          4242                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         24278                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             28520                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         4242                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        24278                       # number of overall misses
system.l2cache.overall_misses::total            28520                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    287501000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   1602598000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1890099000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    287501000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   1602598000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1890099000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        43552                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        59466                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          103018                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        43552                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        59466                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         103018                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.097401                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.408267                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.276845                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.097401                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.408267                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.276845                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67774.870344                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66010.297389                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66272.755961                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67774.870344                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66010.297389                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66272.755961                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           8897                       # number of writebacks
system.l2cache.writebacks::total                 8897                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         4242                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        24278                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        28520                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         4242                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        24278                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        28520                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    279017000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1554042000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1833059000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    279017000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1554042000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1833059000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.097401                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.408267                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.276845                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.097401                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.408267                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.276845                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 65774.870344                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64010.297389                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64272.755961                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 65774.870344                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64010.297389                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64272.755961                       # average overall mshr miss latency
system.l2cache.replacements                     13676                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        49797                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        49797                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        49797                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        49797                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          975                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          975                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3618                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3618                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        20675                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          20675                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1343895000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1343895000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        24293                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        24293                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.851068                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.851068                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65000.967352                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65000.967352                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        20675                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        20675                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1302545000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1302545000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.851068                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.851068                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63000.967352                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63000.967352                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        39310                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        31570                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        70880                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         4242                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3603                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7845                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    287501000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    258703000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    546204000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        43552                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        35173                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        78725                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.097401                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.102437                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.099651                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67774.870344                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71802.109353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69624.474187                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         4242                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3603                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7845                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    279017000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    251497000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    530514000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.097401                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102437                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.099651                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 65774.870344                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69802.109353                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67624.474187                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             9240.397347                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 204037                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                29090                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.013991                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   101.733474                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1508.212348                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  7630.451525                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.006209                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.092054                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465726                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.563989                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        15414                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3497                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7601                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3931                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.940796                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               234102                       # Number of tag accesses
system.l2cache.tags.data_accesses              234102                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               78725                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         49797                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             52197                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              24293                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             24293                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          78725                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       177886                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       130144                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  308030                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      6992832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2787328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  9780160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           217760000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            404200000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           297330000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19743248000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  19743248000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
