module top (input clk, 
				input arstn, 
				input en, 
				input [3:0]preset, 
				output [6:0]display);
				
wire [3:0] count;

counter count_i(.clk(clk),.arstn(arstn),.en(en),.preset(preset),.count(count));

bcd bcd_i(.a(count),.display(display));
				
endmodule
