/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [11:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [19:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = _00_ | _01_;
  assign celloutsig_0_7z = celloutsig_0_4z[5] | in_data[36];
  assign celloutsig_1_5z = celloutsig_1_4z | in_data[160];
  assign celloutsig_1_3z = _02_ ^ in_data[136];
  assign celloutsig_1_9z = celloutsig_1_4z ^ celloutsig_1_5z;
  reg [11:0] _10_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 12'h000;
    else _10_ <= in_data[84:73];
  assign { _04_[11:9], _00_, _04_[7:3], _01_, _04_[1:0] } = _10_;
  reg [6:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 7'h00;
    else _11_ <= { in_data[168:166], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _03_[6:5], _02_, _03_[3:0] } = _11_;
  assign celloutsig_0_16z = in_data[28:3] == { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_5z = { in_data[62:47], celloutsig_0_0z } > { _01_, _04_[1:0], celloutsig_0_3z, _04_[11:9], _00_, _04_[7:3], _01_, _04_[1:0], celloutsig_0_0z };
  assign celloutsig_1_4z = { _03_[2:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } > in_data[151:137];
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_13z } <= { celloutsig_1_14z[3:0], celloutsig_1_5z, celloutsig_1_11z, _03_[6:5], _02_, _03_[3:0] };
  assign celloutsig_1_17z = in_data[155:143] <= { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_8z, _03_[6:5], _02_, _03_[3:0], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_10z = { _04_[7:3], celloutsig_0_5z, celloutsig_0_6z } <= { _04_[9], _00_, _04_[7:4], celloutsig_0_5z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z } <= { _03_[2:1], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[21:20], celloutsig_0_0z, celloutsig_0_0z } <= { _00_, _04_[7:5] };
  assign celloutsig_1_18z = celloutsig_1_8z & ~(celloutsig_1_17z);
  assign celloutsig_1_19z = celloutsig_1_16z[4] & ~(celloutsig_1_7z);
  assign celloutsig_0_6z = in_data[49] & ~(celloutsig_0_4z[6]);
  assign celloutsig_1_8z = celloutsig_1_2z[0] & ~(in_data[177]);
  assign celloutsig_1_11z = celloutsig_1_2z[9] & ~(_03_[2]);
  assign celloutsig_1_13z = _03_[2] & ~(celloutsig_1_6z);
  assign celloutsig_1_16z = { celloutsig_1_2z[4:1], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_12z } % { 1'h1, in_data[111], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_4z = { in_data[27:20], celloutsig_0_3z } % { 1'h1, _00_, _04_[7:3], _01_, _04_[1] };
  assign celloutsig_0_9z = { _04_[9], _00_, _04_[7:3], celloutsig_0_8z } % { 1'h1, _04_[9], _00_, _04_[7:5], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_15z = { _04_[9], _00_, _04_[7:5], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_14z } % { 1'h1, in_data[12:6] };
  assign celloutsig_1_2z = { _03_[3:1], _03_[6:5], _02_, _03_[3:0] } % { 1'h1, in_data[144:136] };
  assign celloutsig_0_13z = celloutsig_0_4z[8:4] !== { in_data[92], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_12z = { in_data[128:117], celloutsig_1_10z, celloutsig_1_11z } !== { celloutsig_1_2z[7:3], celloutsig_1_8z, _03_[6:5], _02_, _03_[3:0], celloutsig_1_3z };
  assign celloutsig_0_0z = | in_data[33:30];
  assign celloutsig_1_0z = | in_data[144:140];
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, _02_, celloutsig_1_3z, _03_[6:5], _03_[3:0], in_data[144:140] };
  assign celloutsig_1_10z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, _02_, celloutsig_1_3z, celloutsig_1_2z[8:7], _03_[6:5], _03_[3:0], in_data[144:140] };
  assign celloutsig_1_14z = { celloutsig_1_11z, _03_[6:5], _02_, _03_[3:0] } >> { celloutsig_1_4z, _03_[6:5], _02_, _03_[3:0] };
  assign celloutsig_0_8z = ~((celloutsig_0_2z & celloutsig_0_7z) | (celloutsig_0_0z & _04_[3]));
  assign celloutsig_0_14z = ~((celloutsig_0_10z & celloutsig_0_13z) | (in_data[20] & celloutsig_0_4z[4]));
  assign _03_[4] = _02_;
  assign { _04_[8], _04_[2] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
