<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2616</identifier><datestamp>2011-12-15T09:12:21Z</datestamp><dc:title>A novel low power multilevel current mode interconnect system</dc:title><dc:creator>JOSHI, S</dc:creator><dc:creator>SHARMA, D</dc:creator><dc:subject>readout circuit</dc:subject><dc:description>We propose circuits for low power high throughput multilevel current mode signaling using 2 bit simultaneous data transfer A novel design of the receiver for very low line voltage swings is discussed. The technique involves matching the receiver impedance to the line impedance thereby reducing the ringing on the wire. Simulation results show upto 50% reduction in latency and upto 100 times reduction in power over voltage mode buffer insertion techniques. We also show that the delays through this system are largely independent of the interconnect lengths. Data rates of upto 1Gb/s have been obtained. A power consumption model is derived for the system which matches the simulation results to within 5%.</dc:description><dc:publisher>IEEE COMPUTER SOC</dc:publisher><dc:date>2011-10-26T13:22:30Z</dc:date><dc:date>2011-12-15T09:12:21Z</dc:date><dc:date>2011-10-26T13:22:30Z</dc:date><dc:date>2011-12-15T09:12:21Z</dc:date><dc:date>2006</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>IEEE Computer Society Annual Symposium on VLSI, Proceedings: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES,122-127</dc:identifier><dc:identifier>0-7695-2533-4</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/16021</dc:identifier><dc:identifier>http://hdl.handle.net/100/2616</dc:identifier><dc:source>IEEE-Computer-Society Annual Symposium on VLSI,Karlsruhe, GERMANY,MAR 02-03, 2006</dc:source><dc:language>English</dc:language></oai_dc:dc>