m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen
voutputLevel
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1586319373
!i10b 1
!s100 9:k?DeN=gA@=]L15ooX1P1
IIO]U?KLD;Hg4RGfl>_>bR0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 outputLevel_sv_unit
S1
Z3 dC:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel
w1586319370
8C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv
FC:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1586319373.000000
!s107 C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
noutput@level
voutputLevel_tb
R0
R1
!i10b 1
!s100 LXC@:M?6<gl3Xic:BE_GV1
I]JO<8JV_QM^a6SJ]CEB]R0
R2
!s105 outputLevel_tb_sv_unit
S1
R3
w1586315715
8C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel_tb.sv
FC:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel_tb.sv|
!i113 1
R6
R7
noutput@level_tb
