// Seed: 234237759
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri  id_2,
    input tri  id_3,
    input wor  id_4
);
  wire id_6;
  wire [1 : 1] id_7;
  wire [-1  ^  -1 : ""] id_8;
  logic id_9;
  logic id_10;
  ;
  wire id_11;
  ;
  initial begin : LABEL_0
    id_9 <= module_0;
  end
  wire id_12;
  wire id_13;
  wire id_14;
  assign id_11 = id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd3,
    parameter id_2 = 32'd9
) (
    output supply1 id_0,
    input  supply1 _id_1,
    input  uwire   _id_2,
    output supply1 id_3,
    input  supply0 id_4,
    output supply1 id_5
    , id_7
);
  logic [id_2 : -1  ==  id_1] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
