ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB134:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c **** /* TIM1 init function */
  34:Core/Src/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/tim.c **** {
  29              		.loc 1 35 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 41 3 view .LVU1
  41              		.loc 1 41 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 42 3 is_stmt 1 view .LVU3
  48              		.loc 1 42 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51              		.loc 1 47 3 is_stmt 1 view .LVU5
  52              		.loc 1 47 18 is_stmt 0 view .LVU6
  53 0012 1748     		ldr	r0, .L9
  54 0014 174A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 16800-1;
  56              		.loc 1 48 3 is_stmt 1 view .LVU7
  57              		.loc 1 48 24 is_stmt 0 view .LVU8
  58 0018 44F29F12 		movw	r2, #16799
  59 001c 4260     		str	r2, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 49 3 is_stmt 1 view .LVU9
  61              		.loc 1 49 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.Period = 10-1;
  63              		.loc 1 50 3 is_stmt 1 view .LVU11
  64              		.loc 1 50 21 is_stmt 0 view .LVU12
  65 0020 0922     		movs	r2, #9
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 3


  66 0022 C260     		str	r2, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 51 3 is_stmt 1 view .LVU13
  68              		.loc 1 51 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 52 3 is_stmt 1 view .LVU15
  71              		.loc 1 52 32 is_stmt 0 view .LVU16
  72 0026 4361     		str	r3, [r0, #20]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 53 3 is_stmt 1 view .LVU17
  74              		.loc 1 53 32 is_stmt 0 view .LVU18
  75 0028 8361     		str	r3, [r0, #24]
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  76              		.loc 1 54 3 is_stmt 1 view .LVU19
  77              		.loc 1 54 7 is_stmt 0 view .LVU20
  78 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 54 6 discriminator 1 view .LVU21
  81 002e A8B9     		cbnz	r0, .L6
  82              	.L2:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 58 3 is_stmt 1 view .LVU22
  84              		.loc 1 58 34 is_stmt 0 view .LVU23
  85 0030 4FF48053 		mov	r3, #4096
  86 0034 0293     		str	r3, [sp, #8]
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 59 3 is_stmt 1 view .LVU24
  88              		.loc 1 59 7 is_stmt 0 view .LVU25
  89 0036 02A9     		add	r1, sp, #8
  90 0038 0D48     		ldr	r0, .L9
  91 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 59 6 discriminator 1 view .LVU26
  94 003e 80B9     		cbnz	r0, .L7
  95              	.L3:
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 63 3 is_stmt 1 view .LVU27
  97              		.loc 1 63 37 is_stmt 0 view .LVU28
  98 0040 0023     		movs	r3, #0
  99 0042 0093     		str	r3, [sp]
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 64 3 is_stmt 1 view .LVU29
 101              		.loc 1 64 33 is_stmt 0 view .LVU30
 102 0044 0193     		str	r3, [sp, #4]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 103              		.loc 1 65 3 is_stmt 1 view .LVU31
 104              		.loc 1 65 7 is_stmt 0 view .LVU32
 105 0046 6946     		mov	r1, sp
 106 0048 0948     		ldr	r0, .L9
 107 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 4


 108              	.LVL2:
 109              		.loc 1 65 6 discriminator 1 view .LVU33
 110 004e 58B9     		cbnz	r0, .L8
 111              	.L4:
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  70:Core/Src/tim.c **** HAL_TIM_Base_Start_IT(&htim1);
 112              		.loc 1 70 1 is_stmt 1 view .LVU34
 113 0050 0748     		ldr	r0, .L9
 114 0052 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 115              	.LVL3:
  71:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c **** }
 116              		.loc 1 73 1 is_stmt 0 view .LVU35
 117 0056 07B0     		add	sp, sp, #28
 118              	.LCFI2:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 4
 121              		@ sp needed
 122 0058 5DF804FB 		ldr	pc, [sp], #4
 123              	.L6:
 124              	.LCFI3:
 125              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 126              		.loc 1 56 5 is_stmt 1 view .LVU36
 127 005c FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129 0060 E6E7     		b	.L2
 130              	.L7:
  61:Core/Src/tim.c ****   }
 131              		.loc 1 61 5 view .LVU37
 132 0062 FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134 0066 EBE7     		b	.L3
 135              	.L8:
  67:Core/Src/tim.c ****   }
 136              		.loc 1 67 5 view .LVU38
 137 0068 FFF7FEFF 		bl	Error_Handler
 138              	.LVL6:
 139 006c F0E7     		b	.L4
 140              	.L10:
 141 006e 00BF     		.align	2
 142              	.L9:
 143 0070 00000000 		.word	htim1
 144 0074 00000140 		.word	1073807360
 145              		.cfi_endproc
 146              	.LFE134:
 148              		.section	.text.MX_TIM4_Init,"ax",%progbits
 149              		.align	1
 150              		.global	MX_TIM4_Init
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	MX_TIM4_Init:
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 5


 156              	.LFB135:
  74:Core/Src/tim.c **** /* TIM4 init function */
  75:Core/Src/tim.c **** void MX_TIM4_Init(void)
  76:Core/Src/tim.c **** {
 157              		.loc 1 76 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 24
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161 0000 00B5     		push	{lr}
 162              	.LCFI4:
 163              		.cfi_def_cfa_offset 4
 164              		.cfi_offset 14, -4
 165 0002 87B0     		sub	sp, sp, #28
 166              	.LCFI5:
 167              		.cfi_def_cfa_offset 32
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 168              		.loc 1 82 3 view .LVU40
 169              		.loc 1 82 26 is_stmt 0 view .LVU41
 170 0004 0023     		movs	r3, #0
 171 0006 0293     		str	r3, [sp, #8]
 172 0008 0393     		str	r3, [sp, #12]
 173 000a 0493     		str	r3, [sp, #16]
 174 000c 0593     		str	r3, [sp, #20]
  83:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 175              		.loc 1 83 3 is_stmt 1 view .LVU42
 176              		.loc 1 83 27 is_stmt 0 view .LVU43
 177 000e 0093     		str	r3, [sp]
 178 0010 0193     		str	r3, [sp, #4]
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  88:Core/Src/tim.c ****   htim4.Instance = TIM4;
 179              		.loc 1 88 3 is_stmt 1 view .LVU44
 180              		.loc 1 88 18 is_stmt 0 view .LVU45
 181 0012 1648     		ldr	r0, .L19
 182 0014 164A     		ldr	r2, .L19+4
 183 0016 0260     		str	r2, [r0]
  89:Core/Src/tim.c ****   htim4.Init.Prescaler = 16800-1;
 184              		.loc 1 89 3 is_stmt 1 view .LVU46
 185              		.loc 1 89 24 is_stmt 0 view .LVU47
 186 0018 44F29F12 		movw	r2, #16799
 187 001c 4260     		str	r2, [r0, #4]
  90:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 188              		.loc 1 90 3 is_stmt 1 view .LVU48
 189              		.loc 1 90 26 is_stmt 0 view .LVU49
 190 001e 8360     		str	r3, [r0, #8]
  91:Core/Src/tim.c ****   htim4.Init.Period = 10-1;
 191              		.loc 1 91 3 is_stmt 1 view .LVU50
 192              		.loc 1 91 21 is_stmt 0 view .LVU51
 193 0020 0922     		movs	r2, #9
 194 0022 C260     		str	r2, [r0, #12]
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 6


  92:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 195              		.loc 1 92 3 is_stmt 1 view .LVU52
 196              		.loc 1 92 28 is_stmt 0 view .LVU53
 197 0024 0361     		str	r3, [r0, #16]
  93:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 198              		.loc 1 93 3 is_stmt 1 view .LVU54
 199              		.loc 1 93 32 is_stmt 0 view .LVU55
 200 0026 8361     		str	r3, [r0, #24]
  94:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 201              		.loc 1 94 3 is_stmt 1 view .LVU56
 202              		.loc 1 94 7 is_stmt 0 view .LVU57
 203 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 204              	.LVL7:
 205              		.loc 1 94 6 discriminator 1 view .LVU58
 206 002c A8B9     		cbnz	r0, .L16
 207              	.L12:
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 208              		.loc 1 98 3 is_stmt 1 view .LVU59
 209              		.loc 1 98 34 is_stmt 0 view .LVU60
 210 002e 4FF48053 		mov	r3, #4096
 211 0032 0293     		str	r3, [sp, #8]
  99:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 212              		.loc 1 99 3 is_stmt 1 view .LVU61
 213              		.loc 1 99 7 is_stmt 0 view .LVU62
 214 0034 02A9     		add	r1, sp, #8
 215 0036 0D48     		ldr	r0, .L19
 216 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 217              	.LVL8:
 218              		.loc 1 99 6 discriminator 1 view .LVU63
 219 003c 80B9     		cbnz	r0, .L17
 220              	.L13:
 100:Core/Src/tim.c ****   {
 101:Core/Src/tim.c ****     Error_Handler();
 102:Core/Src/tim.c ****   }
 103:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 221              		.loc 1 103 3 is_stmt 1 view .LVU64
 222              		.loc 1 103 37 is_stmt 0 view .LVU65
 223 003e 0023     		movs	r3, #0
 224 0040 0093     		str	r3, [sp]
 104:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 225              		.loc 1 104 3 is_stmt 1 view .LVU66
 226              		.loc 1 104 33 is_stmt 0 view .LVU67
 227 0042 0193     		str	r3, [sp, #4]
 105:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 228              		.loc 1 105 3 is_stmt 1 view .LVU68
 229              		.loc 1 105 7 is_stmt 0 view .LVU69
 230 0044 6946     		mov	r1, sp
 231 0046 0948     		ldr	r0, .L19
 232 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 233              	.LVL9:
 234              		.loc 1 105 6 discriminator 1 view .LVU70
 235 004c 58B9     		cbnz	r0, .L18
 236              	.L14:
 106:Core/Src/tim.c ****   {
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 7


 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 110:Core/Src/tim.c **** HAL_TIM_Base_Start_IT(&htim4);
 237              		.loc 1 110 1 is_stmt 1 view .LVU71
 238 004e 0748     		ldr	r0, .L19
 239 0050 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 240              	.LVL10:
 111:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** }
 241              		.loc 1 113 1 is_stmt 0 view .LVU72
 242 0054 07B0     		add	sp, sp, #28
 243              	.LCFI6:
 244              		.cfi_remember_state
 245              		.cfi_def_cfa_offset 4
 246              		@ sp needed
 247 0056 5DF804FB 		ldr	pc, [sp], #4
 248              	.L16:
 249              	.LCFI7:
 250              		.cfi_restore_state
  96:Core/Src/tim.c ****   }
 251              		.loc 1 96 5 is_stmt 1 view .LVU73
 252 005a FFF7FEFF 		bl	Error_Handler
 253              	.LVL11:
 254 005e E6E7     		b	.L12
 255              	.L17:
 101:Core/Src/tim.c ****   }
 256              		.loc 1 101 5 view .LVU74
 257 0060 FFF7FEFF 		bl	Error_Handler
 258              	.LVL12:
 259 0064 EBE7     		b	.L13
 260              	.L18:
 107:Core/Src/tim.c ****   }
 261              		.loc 1 107 5 view .LVU75
 262 0066 FFF7FEFF 		bl	Error_Handler
 263              	.LVL13:
 264 006a F0E7     		b	.L14
 265              	.L20:
 266              		.align	2
 267              	.L19:
 268 006c 00000000 		.word	htim4
 269 0070 00080040 		.word	1073743872
 270              		.cfi_endproc
 271              	.LFE135:
 273              		.section	.text.MX_TIM8_Init,"ax",%progbits
 274              		.align	1
 275              		.global	MX_TIM8_Init
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 280              	MX_TIM8_Init:
 281              	.LFB137:
 114:Core/Src/tim.c **** /* TIM5 init function */
 115:Core/Src/tim.c **** void MX_TIM5_Init(void)
 116:Core/Src/tim.c **** {
 117:Core/Src/tim.c **** 
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 8


 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 124:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 129:Core/Src/tim.c ****   htim5.Instance = TIM5;
 130:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 131:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 132:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 133:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 134:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 135:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****     Error_Handler();
 138:Core/Src/tim.c ****   }
 139:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 140:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 149:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 150:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****     Error_Handler();
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 155:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 156:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 157:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 158:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 167:Core/Src/tim.c ****   {
 168:Core/Src/tim.c ****     Error_Handler();
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 171:Core/Src/tim.c **** HAL_TIM_Base_Start_IT(&htim5);
 172:Core/Src/tim.c **** HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_1);
 173:Core/Src/tim.c **** HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_2);
 174:Core/Src/tim.c **** HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_3);
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 9


 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 177:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim5);
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c **** }
 180:Core/Src/tim.c **** /* TIM8 init function */
 181:Core/Src/tim.c **** void MX_TIM8_Init(void)
 182:Core/Src/tim.c **** {
 282              		.loc 1 182 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 24
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 00B5     		push	{lr}
 287              	.LCFI8:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 14, -4
 290 0002 87B0     		sub	sp, sp, #28
 291              	.LCFI9:
 292              		.cfi_def_cfa_offset 32
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 293              		.loc 1 188 3 view .LVU77
 294              		.loc 1 188 26 is_stmt 0 view .LVU78
 295 0004 0023     		movs	r3, #0
 296 0006 0293     		str	r3, [sp, #8]
 297 0008 0393     		str	r3, [sp, #12]
 298 000a 0493     		str	r3, [sp, #16]
 299 000c 0593     		str	r3, [sp, #20]
 189:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 300              		.loc 1 189 3 is_stmt 1 view .LVU79
 301              		.loc 1 189 27 is_stmt 0 view .LVU80
 302 000e 0093     		str	r3, [sp]
 303 0010 0193     		str	r3, [sp, #4]
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 194:Core/Src/tim.c ****   htim8.Instance = TIM8;
 304              		.loc 1 194 3 is_stmt 1 view .LVU81
 305              		.loc 1 194 18 is_stmt 0 view .LVU82
 306 0012 1748     		ldr	r0, .L29
 307 0014 174A     		ldr	r2, .L29+4
 308 0016 0260     		str	r2, [r0]
 195:Core/Src/tim.c ****   htim8.Init.Prescaler = 16800-1;
 309              		.loc 1 195 3 is_stmt 1 view .LVU83
 310              		.loc 1 195 24 is_stmt 0 view .LVU84
 311 0018 44F29F12 		movw	r2, #16799
 312 001c 4260     		str	r2, [r0, #4]
 196:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 313              		.loc 1 196 3 is_stmt 1 view .LVU85
 314              		.loc 1 196 26 is_stmt 0 view .LVU86
 315 001e 8360     		str	r3, [r0, #8]
 197:Core/Src/tim.c ****   htim8.Init.Period = 10-1;
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 10


 316              		.loc 1 197 3 is_stmt 1 view .LVU87
 317              		.loc 1 197 21 is_stmt 0 view .LVU88
 318 0020 0922     		movs	r2, #9
 319 0022 C260     		str	r2, [r0, #12]
 198:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 320              		.loc 1 198 3 is_stmt 1 view .LVU89
 321              		.loc 1 198 28 is_stmt 0 view .LVU90
 322 0024 0361     		str	r3, [r0, #16]
 199:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 323              		.loc 1 199 3 is_stmt 1 view .LVU91
 324              		.loc 1 199 32 is_stmt 0 view .LVU92
 325 0026 4361     		str	r3, [r0, #20]
 200:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 326              		.loc 1 200 3 is_stmt 1 view .LVU93
 327              		.loc 1 200 32 is_stmt 0 view .LVU94
 328 0028 8361     		str	r3, [r0, #24]
 201:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 329              		.loc 1 201 3 is_stmt 1 view .LVU95
 330              		.loc 1 201 7 is_stmt 0 view .LVU96
 331 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 332              	.LVL14:
 333              		.loc 1 201 6 discriminator 1 view .LVU97
 334 002e A8B9     		cbnz	r0, .L26
 335              	.L22:
 202:Core/Src/tim.c ****   {
 203:Core/Src/tim.c ****     Error_Handler();
 204:Core/Src/tim.c ****   }
 205:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 336              		.loc 1 205 3 is_stmt 1 view .LVU98
 337              		.loc 1 205 34 is_stmt 0 view .LVU99
 338 0030 4FF48053 		mov	r3, #4096
 339 0034 0293     		str	r3, [sp, #8]
 206:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 340              		.loc 1 206 3 is_stmt 1 view .LVU100
 341              		.loc 1 206 7 is_stmt 0 view .LVU101
 342 0036 02A9     		add	r1, sp, #8
 343 0038 0D48     		ldr	r0, .L29
 344 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 345              	.LVL15:
 346              		.loc 1 206 6 discriminator 1 view .LVU102
 347 003e 80B9     		cbnz	r0, .L27
 348              	.L23:
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****     Error_Handler();
 209:Core/Src/tim.c ****   }
 210:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 349              		.loc 1 210 3 is_stmt 1 view .LVU103
 350              		.loc 1 210 37 is_stmt 0 view .LVU104
 351 0040 0023     		movs	r3, #0
 352 0042 0093     		str	r3, [sp]
 211:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 353              		.loc 1 211 3 is_stmt 1 view .LVU105
 354              		.loc 1 211 33 is_stmt 0 view .LVU106
 355 0044 0193     		str	r3, [sp, #4]
 212:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 356              		.loc 1 212 3 is_stmt 1 view .LVU107
 357              		.loc 1 212 7 is_stmt 0 view .LVU108
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 11


 358 0046 6946     		mov	r1, sp
 359 0048 0948     		ldr	r0, .L29
 360 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 361              	.LVL16:
 362              		.loc 1 212 6 discriminator 1 view .LVU109
 363 004e 58B9     		cbnz	r0, .L28
 364              	.L24:
 213:Core/Src/tim.c ****   {
 214:Core/Src/tim.c ****     Error_Handler();
 215:Core/Src/tim.c ****   }
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 217:Core/Src/tim.c **** HAL_TIM_Base_Start_IT(&htim8);
 365              		.loc 1 217 1 is_stmt 1 view .LVU110
 366 0050 0748     		ldr	r0, .L29
 367 0052 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 368              	.LVL17:
 218:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c **** }
 369              		.loc 1 220 1 is_stmt 0 view .LVU111
 370 0056 07B0     		add	sp, sp, #28
 371              	.LCFI10:
 372              		.cfi_remember_state
 373              		.cfi_def_cfa_offset 4
 374              		@ sp needed
 375 0058 5DF804FB 		ldr	pc, [sp], #4
 376              	.L26:
 377              	.LCFI11:
 378              		.cfi_restore_state
 203:Core/Src/tim.c ****   }
 379              		.loc 1 203 5 is_stmt 1 view .LVU112
 380 005c FFF7FEFF 		bl	Error_Handler
 381              	.LVL18:
 382 0060 E6E7     		b	.L22
 383              	.L27:
 208:Core/Src/tim.c ****   }
 384              		.loc 1 208 5 view .LVU113
 385 0062 FFF7FEFF 		bl	Error_Handler
 386              	.LVL19:
 387 0066 EBE7     		b	.L23
 388              	.L28:
 214:Core/Src/tim.c ****   }
 389              		.loc 1 214 5 view .LVU114
 390 0068 FFF7FEFF 		bl	Error_Handler
 391              	.LVL20:
 392 006c F0E7     		b	.L24
 393              	.L30:
 394 006e 00BF     		.align	2
 395              	.L29:
 396 0070 00000000 		.word	htim8
 397 0074 00040140 		.word	1073808384
 398              		.cfi_endproc
 399              	.LFE137:
 401              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 402              		.align	1
 403              		.global	HAL_TIM_Base_MspInit
 404              		.syntax unified
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 12


 405              		.thumb
 406              		.thumb_func
 408              	HAL_TIM_Base_MspInit:
 409              	.LVL21:
 410              	.LFB139:
 221:Core/Src/tim.c **** /* TIM10 init function */
 222:Core/Src/tim.c **** void MX_TIM10_Init(void)
 223:Core/Src/tim.c **** {
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 234:Core/Src/tim.c ****   htim10.Instance = TIM10;
 235:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 236:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 237:Core/Src/tim.c ****   htim10.Init.Period = 4999;
 238:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 239:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 240:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 241:Core/Src/tim.c ****   {
 242:Core/Src/tim.c ****     Error_Handler();
 243:Core/Src/tim.c ****   }
 244:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****     Error_Handler();
 247:Core/Src/tim.c ****   }
 248:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 249:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 250:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 251:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 252:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 253:Core/Src/tim.c ****   {
 254:Core/Src/tim.c ****     Error_Handler();
 255:Core/Src/tim.c ****   }
 256:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 257:Core/Src/tim.c **** 
 258:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 259:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim10);
 260:Core/Src/tim.c **** 
 261:Core/Src/tim.c **** }
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 264:Core/Src/tim.c **** {
 411              		.loc 1 264 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 24
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		.loc 1 264 1 is_stmt 0 view .LVU116
 416 0000 00B5     		push	{lr}
 417              	.LCFI12:
 418              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 13


 419              		.cfi_offset 14, -4
 420 0002 87B0     		sub	sp, sp, #28
 421              	.LCFI13:
 422              		.cfi_def_cfa_offset 32
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 423              		.loc 1 266 3 is_stmt 1 view .LVU117
 424              		.loc 1 266 20 is_stmt 0 view .LVU118
 425 0004 0368     		ldr	r3, [r0]
 426              		.loc 1 266 5 view .LVU119
 427 0006 374A     		ldr	r2, .L43
 428 0008 9342     		cmp	r3, r2
 429 000a 0ED0     		beq	.L38
 267:Core/Src/tim.c ****   {
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 271:Core/Src/tim.c ****     /* TIM1 clock enable */
 272:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 275:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 276:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 280:Core/Src/tim.c ****   }
 281:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 430              		.loc 1 281 8 is_stmt 1 view .LVU120
 431              		.loc 1 281 10 is_stmt 0 view .LVU121
 432 000c 364A     		ldr	r2, .L43+4
 433 000e 9342     		cmp	r3, r2
 434 0010 1FD0     		beq	.L39
 282:Core/Src/tim.c ****   {
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 286:Core/Src/tim.c ****     /* TIM4 clock enable */
 287:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 290:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 291:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 295:Core/Src/tim.c ****   }
 296:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 435              		.loc 1 296 8 is_stmt 1 view .LVU122
 436              		.loc 1 296 10 is_stmt 0 view .LVU123
 437 0012 364A     		ldr	r2, .L43+8
 438 0014 9342     		cmp	r3, r2
 439 0016 30D0     		beq	.L40
 297:Core/Src/tim.c ****   {
 298:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 14


 301:Core/Src/tim.c ****     /* TIM5 clock enable */
 302:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 303:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 306:Core/Src/tim.c ****   }
 307:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 440              		.loc 1 307 8 is_stmt 1 view .LVU124
 441              		.loc 1 307 10 is_stmt 0 view .LVU125
 442 0018 354A     		ldr	r2, .L43+12
 443 001a 9342     		cmp	r3, r2
 444 001c 3AD0     		beq	.L41
 308:Core/Src/tim.c ****   {
 309:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 310:Core/Src/tim.c **** 
 311:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 312:Core/Src/tim.c ****     /* TIM8 clock enable */
 313:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****     /* TIM8 interrupt Init */
 316:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 317:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 321:Core/Src/tim.c ****   }
 322:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 445              		.loc 1 322 8 is_stmt 1 view .LVU126
 446              		.loc 1 322 10 is_stmt 0 view .LVU127
 447 001e 354A     		ldr	r2, .L43+16
 448 0020 9342     		cmp	r3, r2
 449 0022 4BD0     		beq	.L42
 450              	.LVL22:
 451              	.L31:
 323:Core/Src/tim.c ****   {
 324:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 327:Core/Src/tim.c ****     /* TIM10 clock enable */
 328:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****     /* TIM10 interrupt Init */
 331:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 332:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 333:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 334:Core/Src/tim.c **** 
 335:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 336:Core/Src/tim.c ****   }
 337:Core/Src/tim.c **** }
 452              		.loc 1 337 1 view .LVU128
 453 0024 07B0     		add	sp, sp, #28
 454              	.LCFI14:
 455              		.cfi_remember_state
 456              		.cfi_def_cfa_offset 4
 457              		@ sp needed
 458 0026 5DF804FB 		ldr	pc, [sp], #4
 459              	.LVL23:
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 15


 460              	.L38:
 461              	.LCFI15:
 462              		.cfi_restore_state
 272:Core/Src/tim.c **** 
 463              		.loc 1 272 5 is_stmt 1 view .LVU129
 464              	.LBB2:
 272:Core/Src/tim.c **** 
 465              		.loc 1 272 5 view .LVU130
 466 002a 0021     		movs	r1, #0
 467 002c 0191     		str	r1, [sp, #4]
 272:Core/Src/tim.c **** 
 468              		.loc 1 272 5 view .LVU131
 469 002e 324B     		ldr	r3, .L43+20
 470 0030 5A6C     		ldr	r2, [r3, #68]
 471 0032 42F00102 		orr	r2, r2, #1
 472 0036 5A64     		str	r2, [r3, #68]
 272:Core/Src/tim.c **** 
 473              		.loc 1 272 5 view .LVU132
 474 0038 5B6C     		ldr	r3, [r3, #68]
 475 003a 03F00103 		and	r3, r3, #1
 476 003e 0193     		str	r3, [sp, #4]
 272:Core/Src/tim.c **** 
 477              		.loc 1 272 5 view .LVU133
 478 0040 019B     		ldr	r3, [sp, #4]
 479              	.LBE2:
 272:Core/Src/tim.c **** 
 480              		.loc 1 272 5 view .LVU134
 275:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 481              		.loc 1 275 5 view .LVU135
 482 0042 0A46     		mov	r2, r1
 483 0044 1920     		movs	r0, #25
 484              	.LVL24:
 275:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 485              		.loc 1 275 5 is_stmt 0 view .LVU136
 486 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 487              	.LVL25:
 276:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 488              		.loc 1 276 5 is_stmt 1 view .LVU137
 489 004a 1920     		movs	r0, #25
 490 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 491              	.LVL26:
 492 0050 E8E7     		b	.L31
 493              	.LVL27:
 494              	.L39:
 287:Core/Src/tim.c **** 
 495              		.loc 1 287 5 view .LVU138
 496              	.LBB3:
 287:Core/Src/tim.c **** 
 497              		.loc 1 287 5 view .LVU139
 498 0052 0021     		movs	r1, #0
 499 0054 0291     		str	r1, [sp, #8]
 287:Core/Src/tim.c **** 
 500              		.loc 1 287 5 view .LVU140
 501 0056 284B     		ldr	r3, .L43+20
 502 0058 1A6C     		ldr	r2, [r3, #64]
 503 005a 42F00402 		orr	r2, r2, #4
 504 005e 1A64     		str	r2, [r3, #64]
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 16


 287:Core/Src/tim.c **** 
 505              		.loc 1 287 5 view .LVU141
 506 0060 1B6C     		ldr	r3, [r3, #64]
 507 0062 03F00403 		and	r3, r3, #4
 508 0066 0293     		str	r3, [sp, #8]
 287:Core/Src/tim.c **** 
 509              		.loc 1 287 5 view .LVU142
 510 0068 029B     		ldr	r3, [sp, #8]
 511              	.LBE3:
 287:Core/Src/tim.c **** 
 512              		.loc 1 287 5 view .LVU143
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 513              		.loc 1 290 5 view .LVU144
 514 006a 0A46     		mov	r2, r1
 515 006c 1E20     		movs	r0, #30
 516              	.LVL28:
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 517              		.loc 1 290 5 is_stmt 0 view .LVU145
 518 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 519              	.LVL29:
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 520              		.loc 1 291 5 is_stmt 1 view .LVU146
 521 0072 1E20     		movs	r0, #30
 522 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 523              	.LVL30:
 524 0078 D4E7     		b	.L31
 525              	.LVL31:
 526              	.L40:
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 527              		.loc 1 302 5 view .LVU147
 528              	.LBB4:
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 529              		.loc 1 302 5 view .LVU148
 530 007a 0023     		movs	r3, #0
 531 007c 0393     		str	r3, [sp, #12]
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 532              		.loc 1 302 5 view .LVU149
 533 007e 1E4B     		ldr	r3, .L43+20
 534 0080 1A6C     		ldr	r2, [r3, #64]
 535 0082 42F00802 		orr	r2, r2, #8
 536 0086 1A64     		str	r2, [r3, #64]
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 537              		.loc 1 302 5 view .LVU150
 538 0088 1B6C     		ldr	r3, [r3, #64]
 539 008a 03F00803 		and	r3, r3, #8
 540 008e 0393     		str	r3, [sp, #12]
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 541              		.loc 1 302 5 view .LVU151
 542 0090 039B     		ldr	r3, [sp, #12]
 543              	.LBE4:
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 544              		.loc 1 302 5 view .LVU152
 545 0092 C7E7     		b	.L31
 546              	.L41:
 313:Core/Src/tim.c **** 
 547              		.loc 1 313 5 view .LVU153
 548              	.LBB5:
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 17


 313:Core/Src/tim.c **** 
 549              		.loc 1 313 5 view .LVU154
 550 0094 0021     		movs	r1, #0
 551 0096 0491     		str	r1, [sp, #16]
 313:Core/Src/tim.c **** 
 552              		.loc 1 313 5 view .LVU155
 553 0098 174B     		ldr	r3, .L43+20
 554 009a 5A6C     		ldr	r2, [r3, #68]
 555 009c 42F00202 		orr	r2, r2, #2
 556 00a0 5A64     		str	r2, [r3, #68]
 313:Core/Src/tim.c **** 
 557              		.loc 1 313 5 view .LVU156
 558 00a2 5B6C     		ldr	r3, [r3, #68]
 559 00a4 03F00203 		and	r3, r3, #2
 560 00a8 0493     		str	r3, [sp, #16]
 313:Core/Src/tim.c **** 
 561              		.loc 1 313 5 view .LVU157
 562 00aa 049B     		ldr	r3, [sp, #16]
 563              	.LBE5:
 313:Core/Src/tim.c **** 
 564              		.loc 1 313 5 view .LVU158
 316:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 565              		.loc 1 316 5 view .LVU159
 566 00ac 0A46     		mov	r2, r1
 567 00ae 2C20     		movs	r0, #44
 568              	.LVL32:
 316:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 569              		.loc 1 316 5 is_stmt 0 view .LVU160
 570 00b0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 571              	.LVL33:
 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 572              		.loc 1 317 5 is_stmt 1 view .LVU161
 573 00b4 2C20     		movs	r0, #44
 574 00b6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 575              	.LVL34:
 576 00ba B3E7     		b	.L31
 577              	.LVL35:
 578              	.L42:
 328:Core/Src/tim.c **** 
 579              		.loc 1 328 5 view .LVU162
 580              	.LBB6:
 328:Core/Src/tim.c **** 
 581              		.loc 1 328 5 view .LVU163
 582 00bc 0021     		movs	r1, #0
 583 00be 0591     		str	r1, [sp, #20]
 328:Core/Src/tim.c **** 
 584              		.loc 1 328 5 view .LVU164
 585 00c0 0D4B     		ldr	r3, .L43+20
 586 00c2 5A6C     		ldr	r2, [r3, #68]
 587 00c4 42F40032 		orr	r2, r2, #131072
 588 00c8 5A64     		str	r2, [r3, #68]
 328:Core/Src/tim.c **** 
 589              		.loc 1 328 5 view .LVU165
 590 00ca 5B6C     		ldr	r3, [r3, #68]
 591 00cc 03F40033 		and	r3, r3, #131072
 592 00d0 0593     		str	r3, [sp, #20]
 328:Core/Src/tim.c **** 
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 18


 593              		.loc 1 328 5 view .LVU166
 594 00d2 059B     		ldr	r3, [sp, #20]
 595              	.LBE6:
 328:Core/Src/tim.c **** 
 596              		.loc 1 328 5 view .LVU167
 331:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 597              		.loc 1 331 5 view .LVU168
 598 00d4 0A46     		mov	r2, r1
 599 00d6 1920     		movs	r0, #25
 600              	.LVL36:
 331:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 601              		.loc 1 331 5 is_stmt 0 view .LVU169
 602 00d8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 603              	.LVL37:
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 604              		.loc 1 332 5 is_stmt 1 view .LVU170
 605 00dc 1920     		movs	r0, #25
 606 00de FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 607              	.LVL38:
 608              		.loc 1 337 1 is_stmt 0 view .LVU171
 609 00e2 9FE7     		b	.L31
 610              	.L44:
 611              		.align	2
 612              	.L43:
 613 00e4 00000140 		.word	1073807360
 614 00e8 00080040 		.word	1073743872
 615 00ec 000C0040 		.word	1073744896
 616 00f0 00040140 		.word	1073808384
 617 00f4 00440140 		.word	1073824768
 618 00f8 00380240 		.word	1073887232
 619              		.cfi_endproc
 620              	.LFE139:
 622              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 623              		.align	1
 624              		.global	HAL_TIM_MspPostInit
 625              		.syntax unified
 626              		.thumb
 627              		.thumb_func
 629              	HAL_TIM_MspPostInit:
 630              	.LVL39:
 631              	.LFB140:
 338:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 339:Core/Src/tim.c **** {
 632              		.loc 1 339 1 is_stmt 1 view -0
 633              		.cfi_startproc
 634              		@ args = 0, pretend = 0, frame = 32
 635              		@ frame_needed = 0, uses_anonymous_args = 0
 636              		.loc 1 339 1 is_stmt 0 view .LVU173
 637 0000 00B5     		push	{lr}
 638              	.LCFI16:
 639              		.cfi_def_cfa_offset 4
 640              		.cfi_offset 14, -4
 641 0002 89B0     		sub	sp, sp, #36
 642              	.LCFI17:
 643              		.cfi_def_cfa_offset 40
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 19


 644              		.loc 1 341 3 is_stmt 1 view .LVU174
 645              		.loc 1 341 20 is_stmt 0 view .LVU175
 646 0004 0023     		movs	r3, #0
 647 0006 0393     		str	r3, [sp, #12]
 648 0008 0493     		str	r3, [sp, #16]
 649 000a 0593     		str	r3, [sp, #20]
 650 000c 0693     		str	r3, [sp, #24]
 651 000e 0793     		str	r3, [sp, #28]
 342:Core/Src/tim.c ****   if(timHandle->Instance==TIM5)
 652              		.loc 1 342 3 is_stmt 1 view .LVU176
 653              		.loc 1 342 15 is_stmt 0 view .LVU177
 654 0010 0368     		ldr	r3, [r0]
 655              		.loc 1 342 5 view .LVU178
 656 0012 1B4A     		ldr	r2, .L51
 657 0014 9342     		cmp	r3, r2
 658 0016 05D0     		beq	.L49
 343:Core/Src/tim.c ****   {
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 347:Core/Src/tim.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 348:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 349:Core/Src/tim.c ****     PH12     ------> TIM5_CH3
 350:Core/Src/tim.c ****     PH11     ------> TIM5_CH2
 351:Core/Src/tim.c ****     PH10     ------> TIM5_CH1
 352:Core/Src/tim.c ****     */
 353:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 354:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 356:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 357:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 358:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c ****   else if(timHandle->Instance==TIM10)
 659              		.loc 1 364 8 is_stmt 1 view .LVU179
 660              		.loc 1 364 10 is_stmt 0 view .LVU180
 661 0018 1A4A     		ldr	r2, .L51+4
 662 001a 9342     		cmp	r3, r2
 663 001c 19D0     		beq	.L50
 664              	.LVL40:
 665              	.L45:
 365:Core/Src/tim.c ****   {
 366:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 0 */
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 0 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 371:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 372:Core/Src/tim.c ****     PF6     ------> TIM10_CH1
 373:Core/Src/tim.c ****     */
 374:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 375:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 20


 377:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 378:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 379:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 1 */
 382:Core/Src/tim.c **** 
 383:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 1 */
 384:Core/Src/tim.c ****   }
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c **** }
 666              		.loc 1 386 1 view .LVU181
 667 001e 09B0     		add	sp, sp, #36
 668              	.LCFI18:
 669              		.cfi_remember_state
 670              		.cfi_def_cfa_offset 4
 671              		@ sp needed
 672 0020 5DF804FB 		ldr	pc, [sp], #4
 673              	.LVL41:
 674              	.L49:
 675              	.LCFI19:
 676              		.cfi_restore_state
 347:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 677              		.loc 1 347 5 is_stmt 1 view .LVU182
 678              	.LBB7:
 347:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 679              		.loc 1 347 5 view .LVU183
 680 0024 0023     		movs	r3, #0
 681 0026 0193     		str	r3, [sp, #4]
 347:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 682              		.loc 1 347 5 view .LVU184
 683 0028 174B     		ldr	r3, .L51+8
 684 002a 1A6B     		ldr	r2, [r3, #48]
 685 002c 42F08002 		orr	r2, r2, #128
 686 0030 1A63     		str	r2, [r3, #48]
 347:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 687              		.loc 1 347 5 view .LVU185
 688 0032 1B6B     		ldr	r3, [r3, #48]
 689 0034 03F08003 		and	r3, r3, #128
 690 0038 0193     		str	r3, [sp, #4]
 347:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 691              		.loc 1 347 5 view .LVU186
 692 003a 019B     		ldr	r3, [sp, #4]
 693              	.LBE7:
 347:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 694              		.loc 1 347 5 view .LVU187
 353:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 695              		.loc 1 353 5 view .LVU188
 353:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 696              		.loc 1 353 25 is_stmt 0 view .LVU189
 697 003c 4FF4E053 		mov	r3, #7168
 698 0040 0393     		str	r3, [sp, #12]
 354:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 699              		.loc 1 354 5 is_stmt 1 view .LVU190
 354:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 700              		.loc 1 354 26 is_stmt 0 view .LVU191
 701 0042 0223     		movs	r3, #2
 702 0044 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 21


 355:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 703              		.loc 1 355 5 is_stmt 1 view .LVU192
 356:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 704              		.loc 1 356 5 view .LVU193
 357:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 705              		.loc 1 357 5 view .LVU194
 357:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 706              		.loc 1 357 31 is_stmt 0 view .LVU195
 707 0046 0793     		str	r3, [sp, #28]
 358:Core/Src/tim.c **** 
 708              		.loc 1 358 5 is_stmt 1 view .LVU196
 709 0048 03A9     		add	r1, sp, #12
 710 004a 1048     		ldr	r0, .L51+12
 711              	.LVL42:
 358:Core/Src/tim.c **** 
 712              		.loc 1 358 5 is_stmt 0 view .LVU197
 713 004c FFF7FEFF 		bl	HAL_GPIO_Init
 714              	.LVL43:
 715 0050 E5E7     		b	.L45
 716              	.LVL44:
 717              	.L50:
 370:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 718              		.loc 1 370 5 is_stmt 1 view .LVU198
 719              	.LBB8:
 370:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 720              		.loc 1 370 5 view .LVU199
 721 0052 0023     		movs	r3, #0
 722 0054 0293     		str	r3, [sp, #8]
 370:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 723              		.loc 1 370 5 view .LVU200
 724 0056 0C4B     		ldr	r3, .L51+8
 725 0058 1A6B     		ldr	r2, [r3, #48]
 726 005a 42F02002 		orr	r2, r2, #32
 727 005e 1A63     		str	r2, [r3, #48]
 370:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 728              		.loc 1 370 5 view .LVU201
 729 0060 1B6B     		ldr	r3, [r3, #48]
 730 0062 03F02003 		and	r3, r3, #32
 731 0066 0293     		str	r3, [sp, #8]
 370:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 732              		.loc 1 370 5 view .LVU202
 733 0068 029B     		ldr	r3, [sp, #8]
 734              	.LBE8:
 370:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 735              		.loc 1 370 5 view .LVU203
 374:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 736              		.loc 1 374 5 view .LVU204
 374:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 737              		.loc 1 374 25 is_stmt 0 view .LVU205
 738 006a 4023     		movs	r3, #64
 739 006c 0393     		str	r3, [sp, #12]
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 740              		.loc 1 375 5 is_stmt 1 view .LVU206
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 741              		.loc 1 375 26 is_stmt 0 view .LVU207
 742 006e 0223     		movs	r3, #2
 743 0070 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 22


 376:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 744              		.loc 1 376 5 is_stmt 1 view .LVU208
 377:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 745              		.loc 1 377 5 view .LVU209
 378:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 746              		.loc 1 378 5 view .LVU210
 378:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 747              		.loc 1 378 31 is_stmt 0 view .LVU211
 748 0072 0323     		movs	r3, #3
 749 0074 0793     		str	r3, [sp, #28]
 379:Core/Src/tim.c **** 
 750              		.loc 1 379 5 is_stmt 1 view .LVU212
 751 0076 03A9     		add	r1, sp, #12
 752 0078 0548     		ldr	r0, .L51+16
 753              	.LVL45:
 379:Core/Src/tim.c **** 
 754              		.loc 1 379 5 is_stmt 0 view .LVU213
 755 007a FFF7FEFF 		bl	HAL_GPIO_Init
 756              	.LVL46:
 757              		.loc 1 386 1 view .LVU214
 758 007e CEE7     		b	.L45
 759              	.L52:
 760              		.align	2
 761              	.L51:
 762 0080 000C0040 		.word	1073744896
 763 0084 00440140 		.word	1073824768
 764 0088 00380240 		.word	1073887232
 765 008c 001C0240 		.word	1073880064
 766 0090 00140240 		.word	1073878016
 767              		.cfi_endproc
 768              	.LFE140:
 770              		.section	.text.MX_TIM5_Init,"ax",%progbits
 771              		.align	1
 772              		.global	MX_TIM5_Init
 773              		.syntax unified
 774              		.thumb
 775              		.thumb_func
 777              	MX_TIM5_Init:
 778              	.LFB136:
 116:Core/Src/tim.c **** 
 779              		.loc 1 116 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 56
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783 0000 10B5     		push	{r4, lr}
 784              	.LCFI20:
 785              		.cfi_def_cfa_offset 8
 786              		.cfi_offset 4, -8
 787              		.cfi_offset 14, -4
 788 0002 8EB0     		sub	sp, sp, #56
 789              	.LCFI21:
 790              		.cfi_def_cfa_offset 64
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 791              		.loc 1 122 3 view .LVU216
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 792              		.loc 1 122 26 is_stmt 0 view .LVU217
 793 0004 0023     		movs	r3, #0
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 23


 794 0006 0A93     		str	r3, [sp, #40]
 795 0008 0B93     		str	r3, [sp, #44]
 796 000a 0C93     		str	r3, [sp, #48]
 797 000c 0D93     		str	r3, [sp, #52]
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 798              		.loc 1 123 3 is_stmt 1 view .LVU218
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 799              		.loc 1 123 27 is_stmt 0 view .LVU219
 800 000e 0893     		str	r3, [sp, #32]
 801 0010 0993     		str	r3, [sp, #36]
 124:Core/Src/tim.c **** 
 802              		.loc 1 124 3 is_stmt 1 view .LVU220
 124:Core/Src/tim.c **** 
 803              		.loc 1 124 22 is_stmt 0 view .LVU221
 804 0012 0193     		str	r3, [sp, #4]
 805 0014 0293     		str	r3, [sp, #8]
 806 0016 0393     		str	r3, [sp, #12]
 807 0018 0493     		str	r3, [sp, #16]
 808 001a 0593     		str	r3, [sp, #20]
 809 001c 0693     		str	r3, [sp, #24]
 810 001e 0793     		str	r3, [sp, #28]
 129:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 811              		.loc 1 129 3 is_stmt 1 view .LVU222
 129:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 812              		.loc 1 129 18 is_stmt 0 view .LVU223
 813 0020 3348     		ldr	r0, .L69
 814 0022 344A     		ldr	r2, .L69+4
 815 0024 0260     		str	r2, [r0]
 130:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 816              		.loc 1 130 3 is_stmt 1 view .LVU224
 130:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 817              		.loc 1 130 24 is_stmt 0 view .LVU225
 818 0026 4360     		str	r3, [r0, #4]
 131:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 819              		.loc 1 131 3 is_stmt 1 view .LVU226
 131:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 820              		.loc 1 131 26 is_stmt 0 view .LVU227
 821 0028 8360     		str	r3, [r0, #8]
 132:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 822              		.loc 1 132 3 is_stmt 1 view .LVU228
 132:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 823              		.loc 1 132 21 is_stmt 0 view .LVU229
 824 002a 4FF6FF72 		movw	r2, #65535
 825 002e C260     		str	r2, [r0, #12]
 133:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 826              		.loc 1 133 3 is_stmt 1 view .LVU230
 133:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 827              		.loc 1 133 28 is_stmt 0 view .LVU231
 828 0030 0361     		str	r3, [r0, #16]
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 829              		.loc 1 134 3 is_stmt 1 view .LVU232
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 830              		.loc 1 134 32 is_stmt 0 view .LVU233
 831 0032 8361     		str	r3, [r0, #24]
 135:Core/Src/tim.c ****   {
 832              		.loc 1 135 3 is_stmt 1 view .LVU234
 135:Core/Src/tim.c ****   {
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 24


 833              		.loc 1 135 7 is_stmt 0 view .LVU235
 834 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 835              	.LVL47:
 135:Core/Src/tim.c ****   {
 836              		.loc 1 135 6 discriminator 1 view .LVU236
 837 0038 0028     		cmp	r0, #0
 838 003a 43D1     		bne	.L62
 839              	.L54:
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 840              		.loc 1 139 3 is_stmt 1 view .LVU237
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 841              		.loc 1 139 34 is_stmt 0 view .LVU238
 842 003c 4FF48053 		mov	r3, #4096
 843 0040 0A93     		str	r3, [sp, #40]
 140:Core/Src/tim.c ****   {
 844              		.loc 1 140 3 is_stmt 1 view .LVU239
 140:Core/Src/tim.c ****   {
 845              		.loc 1 140 7 is_stmt 0 view .LVU240
 846 0042 0AA9     		add	r1, sp, #40
 847 0044 2A48     		ldr	r0, .L69
 848 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 849              	.LVL48:
 140:Core/Src/tim.c ****   {
 850              		.loc 1 140 6 discriminator 1 view .LVU241
 851 004a 0028     		cmp	r0, #0
 852 004c 3DD1     		bne	.L63
 853              	.L55:
 144:Core/Src/tim.c ****   {
 854              		.loc 1 144 3 is_stmt 1 view .LVU242
 144:Core/Src/tim.c ****   {
 855              		.loc 1 144 7 is_stmt 0 view .LVU243
 856 004e 2848     		ldr	r0, .L69
 857 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 858              	.LVL49:
 144:Core/Src/tim.c ****   {
 859              		.loc 1 144 6 discriminator 1 view .LVU244
 860 0054 0028     		cmp	r0, #0
 861 0056 3BD1     		bne	.L64
 862              	.L56:
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 863              		.loc 1 148 3 is_stmt 1 view .LVU245
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 864              		.loc 1 148 37 is_stmt 0 view .LVU246
 865 0058 0023     		movs	r3, #0
 866 005a 0893     		str	r3, [sp, #32]
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 867              		.loc 1 149 3 is_stmt 1 view .LVU247
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 868              		.loc 1 149 33 is_stmt 0 view .LVU248
 869 005c 0993     		str	r3, [sp, #36]
 150:Core/Src/tim.c ****   {
 870              		.loc 1 150 3 is_stmt 1 view .LVU249
 150:Core/Src/tim.c ****   {
 871              		.loc 1 150 7 is_stmt 0 view .LVU250
 872 005e 08A9     		add	r1, sp, #32
 873 0060 2348     		ldr	r0, .L69
 874 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 25


 875              	.LVL50:
 150:Core/Src/tim.c ****   {
 876              		.loc 1 150 6 discriminator 1 view .LVU251
 877 0066 0028     		cmp	r0, #0
 878 0068 35D1     		bne	.L65
 879              	.L57:
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 880              		.loc 1 154 3 is_stmt 1 view .LVU252
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 881              		.loc 1 154 20 is_stmt 0 view .LVU253
 882 006a 6023     		movs	r3, #96
 883 006c 0193     		str	r3, [sp, #4]
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 884              		.loc 1 155 3 is_stmt 1 view .LVU254
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 885              		.loc 1 155 19 is_stmt 0 view .LVU255
 886 006e 0022     		movs	r2, #0
 887 0070 0292     		str	r2, [sp, #8]
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 888              		.loc 1 156 3 is_stmt 1 view .LVU256
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 889              		.loc 1 156 24 is_stmt 0 view .LVU257
 890 0072 0392     		str	r2, [sp, #12]
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 891              		.loc 1 157 3 is_stmt 1 view .LVU258
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 892              		.loc 1 157 24 is_stmt 0 view .LVU259
 893 0074 0592     		str	r2, [sp, #20]
 158:Core/Src/tim.c ****   {
 894              		.loc 1 158 3 is_stmt 1 view .LVU260
 158:Core/Src/tim.c ****   {
 895              		.loc 1 158 7 is_stmt 0 view .LVU261
 896 0076 01A9     		add	r1, sp, #4
 897 0078 1D48     		ldr	r0, .L69
 898 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 899              	.LVL51:
 158:Core/Src/tim.c ****   {
 900              		.loc 1 158 6 discriminator 1 view .LVU262
 901 007e 68BB     		cbnz	r0, .L66
 902              	.L58:
 162:Core/Src/tim.c ****   {
 903              		.loc 1 162 3 is_stmt 1 view .LVU263
 162:Core/Src/tim.c ****   {
 904              		.loc 1 162 7 is_stmt 0 view .LVU264
 905 0080 0422     		movs	r2, #4
 906 0082 0DEB0201 		add	r1, sp, r2
 907 0086 1A48     		ldr	r0, .L69
 908 0088 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 909              	.LVL52:
 162:Core/Src/tim.c ****   {
 910              		.loc 1 162 6 discriminator 1 view .LVU265
 911 008c 48BB     		cbnz	r0, .L67
 912              	.L59:
 166:Core/Src/tim.c ****   {
 913              		.loc 1 166 3 is_stmt 1 view .LVU266
 166:Core/Src/tim.c ****   {
 914              		.loc 1 166 7 is_stmt 0 view .LVU267
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 26


 915 008e 0822     		movs	r2, #8
 916 0090 01A9     		add	r1, sp, #4
 917 0092 1748     		ldr	r0, .L69
 918 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 919              	.LVL53:
 166:Core/Src/tim.c ****   {
 920              		.loc 1 166 6 discriminator 1 view .LVU268
 921 0098 30BB     		cbnz	r0, .L68
 922              	.L60:
 171:Core/Src/tim.c **** HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_1);
 923              		.loc 1 171 1 is_stmt 1 view .LVU269
 924 009a 154C     		ldr	r4, .L69
 925 009c 2046     		mov	r0, r4
 926 009e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 927              	.LVL54:
 172:Core/Src/tim.c **** HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_2);
 928              		.loc 1 172 1 view .LVU270
 929 00a2 0021     		movs	r1, #0
 930 00a4 2046     		mov	r0, r4
 931 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 932              	.LVL55:
 173:Core/Src/tim.c **** HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_3);
 933              		.loc 1 173 1 view .LVU271
 934 00aa 0421     		movs	r1, #4
 935 00ac 2046     		mov	r0, r4
 936 00ae FFF7FEFF 		bl	HAL_TIM_PWM_Start
 937              	.LVL56:
 174:Core/Src/tim.c **** 
 938              		.loc 1 174 1 view .LVU272
 939 00b2 0821     		movs	r1, #8
 940 00b4 2046     		mov	r0, r4
 941 00b6 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 942              	.LVL57:
 177:Core/Src/tim.c **** 
 943              		.loc 1 177 3 view .LVU273
 944 00ba 2046     		mov	r0, r4
 945 00bc FFF7FEFF 		bl	HAL_TIM_MspPostInit
 946              	.LVL58:
 179:Core/Src/tim.c **** /* TIM8 init function */
 947              		.loc 1 179 1 is_stmt 0 view .LVU274
 948 00c0 0EB0     		add	sp, sp, #56
 949              	.LCFI22:
 950              		.cfi_remember_state
 951              		.cfi_def_cfa_offset 8
 952              		@ sp needed
 953 00c2 10BD     		pop	{r4, pc}
 954              	.L62:
 955              	.LCFI23:
 956              		.cfi_restore_state
 137:Core/Src/tim.c ****   }
 957              		.loc 1 137 5 is_stmt 1 view .LVU275
 958 00c4 FFF7FEFF 		bl	Error_Handler
 959              	.LVL59:
 960 00c8 B8E7     		b	.L54
 961              	.L63:
 142:Core/Src/tim.c ****   }
 962              		.loc 1 142 5 view .LVU276
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 27


 963 00ca FFF7FEFF 		bl	Error_Handler
 964              	.LVL60:
 965 00ce BEE7     		b	.L55
 966              	.L64:
 146:Core/Src/tim.c ****   }
 967              		.loc 1 146 5 view .LVU277
 968 00d0 FFF7FEFF 		bl	Error_Handler
 969              	.LVL61:
 970 00d4 C0E7     		b	.L56
 971              	.L65:
 152:Core/Src/tim.c ****   }
 972              		.loc 1 152 5 view .LVU278
 973 00d6 FFF7FEFF 		bl	Error_Handler
 974              	.LVL62:
 975 00da C6E7     		b	.L57
 976              	.L66:
 160:Core/Src/tim.c ****   }
 977              		.loc 1 160 5 view .LVU279
 978 00dc FFF7FEFF 		bl	Error_Handler
 979              	.LVL63:
 980 00e0 CEE7     		b	.L58
 981              	.L67:
 164:Core/Src/tim.c ****   }
 982              		.loc 1 164 5 view .LVU280
 983 00e2 FFF7FEFF 		bl	Error_Handler
 984              	.LVL64:
 985 00e6 D2E7     		b	.L59
 986              	.L68:
 168:Core/Src/tim.c ****   }
 987              		.loc 1 168 5 view .LVU281
 988 00e8 FFF7FEFF 		bl	Error_Handler
 989              	.LVL65:
 990 00ec D5E7     		b	.L60
 991              	.L70:
 992 00ee 00BF     		.align	2
 993              	.L69:
 994 00f0 00000000 		.word	htim5
 995 00f4 000C0040 		.word	1073744896
 996              		.cfi_endproc
 997              	.LFE136:
 999              		.section	.text.MX_TIM10_Init,"ax",%progbits
 1000              		.align	1
 1001              		.global	MX_TIM10_Init
 1002              		.syntax unified
 1003              		.thumb
 1004              		.thumb_func
 1006              	MX_TIM10_Init:
 1007              	.LFB138:
 223:Core/Src/tim.c **** 
 1008              		.loc 1 223 1 view -0
 1009              		.cfi_startproc
 1010              		@ args = 0, pretend = 0, frame = 32
 1011              		@ frame_needed = 0, uses_anonymous_args = 0
 1012 0000 00B5     		push	{lr}
 1013              	.LCFI24:
 1014              		.cfi_def_cfa_offset 4
 1015              		.cfi_offset 14, -4
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 28


 1016 0002 89B0     		sub	sp, sp, #36
 1017              	.LCFI25:
 1018              		.cfi_def_cfa_offset 40
 229:Core/Src/tim.c **** 
 1019              		.loc 1 229 3 view .LVU283
 229:Core/Src/tim.c **** 
 1020              		.loc 1 229 22 is_stmt 0 view .LVU284
 1021 0004 0023     		movs	r3, #0
 1022 0006 0193     		str	r3, [sp, #4]
 1023 0008 0293     		str	r3, [sp, #8]
 1024 000a 0393     		str	r3, [sp, #12]
 1025 000c 0493     		str	r3, [sp, #16]
 1026 000e 0593     		str	r3, [sp, #20]
 1027 0010 0693     		str	r3, [sp, #24]
 1028 0012 0793     		str	r3, [sp, #28]
 234:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 1029              		.loc 1 234 3 is_stmt 1 view .LVU285
 234:Core/Src/tim.c ****   htim10.Init.Prescaler = 0;
 1030              		.loc 1 234 19 is_stmt 0 view .LVU286
 1031 0014 1548     		ldr	r0, .L79
 1032 0016 164A     		ldr	r2, .L79+4
 1033 0018 0260     		str	r2, [r0]
 235:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1034              		.loc 1 235 3 is_stmt 1 view .LVU287
 235:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1035              		.loc 1 235 25 is_stmt 0 view .LVU288
 1036 001a 4360     		str	r3, [r0, #4]
 236:Core/Src/tim.c ****   htim10.Init.Period = 4999;
 1037              		.loc 1 236 3 is_stmt 1 view .LVU289
 236:Core/Src/tim.c ****   htim10.Init.Period = 4999;
 1038              		.loc 1 236 27 is_stmt 0 view .LVU290
 1039 001c 8360     		str	r3, [r0, #8]
 237:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1040              		.loc 1 237 3 is_stmt 1 view .LVU291
 237:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1041              		.loc 1 237 22 is_stmt 0 view .LVU292
 1042 001e 41F28732 		movw	r2, #4999
 1043 0022 C260     		str	r2, [r0, #12]
 238:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1044              		.loc 1 238 3 is_stmt 1 view .LVU293
 238:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1045              		.loc 1 238 29 is_stmt 0 view .LVU294
 1046 0024 0361     		str	r3, [r0, #16]
 239:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1047              		.loc 1 239 3 is_stmt 1 view .LVU295
 239:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1048              		.loc 1 239 33 is_stmt 0 view .LVU296
 1049 0026 8361     		str	r3, [r0, #24]
 240:Core/Src/tim.c ****   {
 1050              		.loc 1 240 3 is_stmt 1 view .LVU297
 240:Core/Src/tim.c ****   {
 1051              		.loc 1 240 7 is_stmt 0 view .LVU298
 1052 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1053              	.LVL66:
 240:Core/Src/tim.c ****   {
 1054              		.loc 1 240 6 discriminator 1 view .LVU299
 1055 002c A0B9     		cbnz	r0, .L76
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 29


 1056              	.L72:
 244:Core/Src/tim.c ****   {
 1057              		.loc 1 244 3 is_stmt 1 view .LVU300
 244:Core/Src/tim.c ****   {
 1058              		.loc 1 244 7 is_stmt 0 view .LVU301
 1059 002e 0F48     		ldr	r0, .L79
 1060 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1061              	.LVL67:
 244:Core/Src/tim.c ****   {
 1062              		.loc 1 244 6 discriminator 1 view .LVU302
 1063 0034 98B9     		cbnz	r0, .L77
 1064              	.L73:
 248:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1065              		.loc 1 248 3 is_stmt 1 view .LVU303
 248:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1066              		.loc 1 248 20 is_stmt 0 view .LVU304
 1067 0036 6023     		movs	r3, #96
 1068 0038 0193     		str	r3, [sp, #4]
 249:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1069              		.loc 1 249 3 is_stmt 1 view .LVU305
 249:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1070              		.loc 1 249 19 is_stmt 0 view .LVU306
 1071 003a 0022     		movs	r2, #0
 1072 003c 0292     		str	r2, [sp, #8]
 250:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1073              		.loc 1 250 3 is_stmt 1 view .LVU307
 250:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1074              		.loc 1 250 24 is_stmt 0 view .LVU308
 1075 003e 0392     		str	r2, [sp, #12]
 251:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1076              		.loc 1 251 3 is_stmt 1 view .LVU309
 251:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1077              		.loc 1 251 24 is_stmt 0 view .LVU310
 1078 0040 0592     		str	r2, [sp, #20]
 252:Core/Src/tim.c ****   {
 1079              		.loc 1 252 3 is_stmt 1 view .LVU311
 252:Core/Src/tim.c ****   {
 1080              		.loc 1 252 7 is_stmt 0 view .LVU312
 1081 0042 01A9     		add	r1, sp, #4
 1082 0044 0948     		ldr	r0, .L79
 1083 0046 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1084              	.LVL68:
 252:Core/Src/tim.c ****   {
 1085              		.loc 1 252 6 discriminator 1 view .LVU313
 1086 004a 58B9     		cbnz	r0, .L78
 1087              	.L74:
 259:Core/Src/tim.c **** 
 1088              		.loc 1 259 3 is_stmt 1 view .LVU314
 1089 004c 0748     		ldr	r0, .L79
 1090 004e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1091              	.LVL69:
 261:Core/Src/tim.c **** 
 1092              		.loc 1 261 1 is_stmt 0 view .LVU315
 1093 0052 09B0     		add	sp, sp, #36
 1094              	.LCFI26:
 1095              		.cfi_remember_state
 1096              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 30


 1097              		@ sp needed
 1098 0054 5DF804FB 		ldr	pc, [sp], #4
 1099              	.L76:
 1100              	.LCFI27:
 1101              		.cfi_restore_state
 242:Core/Src/tim.c ****   }
 1102              		.loc 1 242 5 is_stmt 1 view .LVU316
 1103 0058 FFF7FEFF 		bl	Error_Handler
 1104              	.LVL70:
 1105 005c E7E7     		b	.L72
 1106              	.L77:
 246:Core/Src/tim.c ****   }
 1107              		.loc 1 246 5 view .LVU317
 1108 005e FFF7FEFF 		bl	Error_Handler
 1109              	.LVL71:
 1110 0062 E8E7     		b	.L73
 1111              	.L78:
 254:Core/Src/tim.c ****   }
 1112              		.loc 1 254 5 view .LVU318
 1113 0064 FFF7FEFF 		bl	Error_Handler
 1114              	.LVL72:
 1115 0068 F0E7     		b	.L74
 1116              	.L80:
 1117 006a 00BF     		.align	2
 1118              	.L79:
 1119 006c 00000000 		.word	htim10
 1120 0070 00440140 		.word	1073824768
 1121              		.cfi_endproc
 1122              	.LFE138:
 1124              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1125              		.align	1
 1126              		.global	HAL_TIM_Base_MspDeInit
 1127              		.syntax unified
 1128              		.thumb
 1129              		.thumb_func
 1131              	HAL_TIM_Base_MspDeInit:
 1132              	.LVL73:
 1133              	.LFB141:
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 389:Core/Src/tim.c **** {
 1134              		.loc 1 389 1 view -0
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 0
 1137              		@ frame_needed = 0, uses_anonymous_args = 0
 1138              		.loc 1 389 1 is_stmt 0 view .LVU320
 1139 0000 08B5     		push	{r3, lr}
 1140              	.LCFI28:
 1141              		.cfi_def_cfa_offset 8
 1142              		.cfi_offset 3, -8
 1143              		.cfi_offset 14, -4
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1144              		.loc 1 391 3 is_stmt 1 view .LVU321
 1145              		.loc 1 391 20 is_stmt 0 view .LVU322
 1146 0002 0368     		ldr	r3, [r0]
 1147              		.loc 1 391 5 view .LVU323
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 31


 1148 0004 1B4A     		ldr	r2, .L92
 1149 0006 9342     		cmp	r3, r2
 1150 0008 12D0     		beq	.L88
 392:Core/Src/tim.c ****   {
 393:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 394:Core/Src/tim.c **** 
 395:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 396:Core/Src/tim.c ****     /* Peripheral clock disable */
 397:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 398:Core/Src/tim.c **** 
 399:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 400:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_UP_TIM10_IRQn disable */
 401:Core/Src/tim.c ****     /**
 402:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 403:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 404:Core/Src/tim.c ****     */
 405:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 406:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_UP_TIM10_IRQn disable */
 407:Core/Src/tim.c **** 
 408:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 409:Core/Src/tim.c **** 
 410:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 411:Core/Src/tim.c ****   }
 412:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 1151              		.loc 1 412 8 is_stmt 1 view .LVU324
 1152              		.loc 1 412 10 is_stmt 0 view .LVU325
 1153 000a 1B4A     		ldr	r2, .L92+4
 1154 000c 9342     		cmp	r3, r2
 1155 000e 16D0     		beq	.L89
 413:Core/Src/tim.c ****   {
 414:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 415:Core/Src/tim.c **** 
 416:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 417:Core/Src/tim.c ****     /* Peripheral clock disable */
 418:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 419:Core/Src/tim.c **** 
 420:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 421:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 422:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 425:Core/Src/tim.c ****   }
 426:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 1156              		.loc 1 426 8 is_stmt 1 view .LVU326
 1157              		.loc 1 426 10 is_stmt 0 view .LVU327
 1158 0010 1A4A     		ldr	r2, .L92+8
 1159 0012 9342     		cmp	r3, r2
 1160 0014 1DD0     		beq	.L90
 427:Core/Src/tim.c ****   {
 428:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 429:Core/Src/tim.c **** 
 430:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 431:Core/Src/tim.c ****     /* Peripheral clock disable */
 432:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 433:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 434:Core/Src/tim.c **** 
 435:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 32


 436:Core/Src/tim.c ****   }
 437:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 1161              		.loc 1 437 8 is_stmt 1 view .LVU328
 1162              		.loc 1 437 10 is_stmt 0 view .LVU329
 1163 0016 1A4A     		ldr	r2, .L92+12
 1164 0018 9342     		cmp	r3, r2
 1165 001a 21D0     		beq	.L91
 438:Core/Src/tim.c ****   {
 439:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 440:Core/Src/tim.c **** 
 441:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 442:Core/Src/tim.c ****     /* Peripheral clock disable */
 443:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 444:Core/Src/tim.c **** 
 445:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 446:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 447:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 448:Core/Src/tim.c **** 
 449:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 450:Core/Src/tim.c ****   }
 451:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 1166              		.loc 1 451 8 is_stmt 1 view .LVU330
 1167              		.loc 1 451 10 is_stmt 0 view .LVU331
 1168 001c 194A     		ldr	r2, .L92+16
 1169 001e 9342     		cmp	r3, r2
 1170 0020 0CD1     		bne	.L81
 452:Core/Src/tim.c ****   {
 453:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 454:Core/Src/tim.c **** 
 455:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 456:Core/Src/tim.c ****     /* Peripheral clock disable */
 457:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 1171              		.loc 1 457 5 is_stmt 1 view .LVU332
 1172 0022 02F57442 		add	r2, r2, #62464
 1173 0026 536C     		ldr	r3, [r2, #68]
 1174 0028 23F40033 		bic	r3, r3, #131072
 1175 002c 5364     		str	r3, [r2, #68]
 458:Core/Src/tim.c **** 
 459:Core/Src/tim.c ****     /* TIM10 interrupt Deinit */
 460:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10:TIM1_UP_TIM10_IRQn disable */
 461:Core/Src/tim.c ****     /**
 462:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 463:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 464:Core/Src/tim.c ****     */
 465:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 466:Core/Src/tim.c ****   /* USER CODE END TIM10:TIM1_UP_TIM10_IRQn disable */
 467:Core/Src/tim.c **** 
 468:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 469:Core/Src/tim.c **** 
 470:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 471:Core/Src/tim.c ****   }
 472:Core/Src/tim.c **** }
 1176              		.loc 1 472 1 is_stmt 0 view .LVU333
 1177 002e 05E0     		b	.L81
 1178              	.L88:
 397:Core/Src/tim.c **** 
 1179              		.loc 1 397 5 is_stmt 1 view .LVU334
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 33


 1180 0030 02F59C32 		add	r2, r2, #79872
 1181 0034 536C     		ldr	r3, [r2, #68]
 1182 0036 23F00103 		bic	r3, r3, #1
 1183 003a 5364     		str	r3, [r2, #68]
 1184              	.LVL74:
 1185              	.L81:
 1186              		.loc 1 472 1 is_stmt 0 view .LVU335
 1187 003c 08BD     		pop	{r3, pc}
 1188              	.LVL75:
 1189              	.L89:
 418:Core/Src/tim.c **** 
 1190              		.loc 1 418 5 is_stmt 1 view .LVU336
 1191 003e 02F50C32 		add	r2, r2, #143360
 1192 0042 136C     		ldr	r3, [r2, #64]
 1193 0044 23F00403 		bic	r3, r3, #4
 1194 0048 1364     		str	r3, [r2, #64]
 421:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1195              		.loc 1 421 5 view .LVU337
 1196 004a 1E20     		movs	r0, #30
 1197              	.LVL76:
 421:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1198              		.loc 1 421 5 is_stmt 0 view .LVU338
 1199 004c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1200              	.LVL77:
 1201 0050 F4E7     		b	.L81
 1202              	.LVL78:
 1203              	.L90:
 432:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1204              		.loc 1 432 5 is_stmt 1 view .LVU339
 1205 0052 02F50B32 		add	r2, r2, #142336
 1206 0056 136C     		ldr	r3, [r2, #64]
 1207 0058 23F00803 		bic	r3, r3, #8
 1208 005c 1364     		str	r3, [r2, #64]
 1209 005e EDE7     		b	.L81
 1210              	.L91:
 443:Core/Src/tim.c **** 
 1211              		.loc 1 443 5 view .LVU340
 1212 0060 02F59A32 		add	r2, r2, #78848
 1213 0064 536C     		ldr	r3, [r2, #68]
 1214 0066 23F00203 		bic	r3, r3, #2
 1215 006a 5364     		str	r3, [r2, #68]
 446:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1216              		.loc 1 446 5 view .LVU341
 1217 006c 2C20     		movs	r0, #44
 1218              	.LVL79:
 446:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1219              		.loc 1 446 5 is_stmt 0 view .LVU342
 1220 006e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1221              	.LVL80:
 1222 0072 E3E7     		b	.L81
 1223              	.L93:
 1224              		.align	2
 1225              	.L92:
 1226 0074 00000140 		.word	1073807360
 1227 0078 00080040 		.word	1073743872
 1228 007c 000C0040 		.word	1073744896
 1229 0080 00040140 		.word	1073808384
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 34


 1230 0084 00440140 		.word	1073824768
 1231              		.cfi_endproc
 1232              	.LFE141:
 1234              		.global	htim10
 1235              		.section	.bss.htim10,"aw",%nobits
 1236              		.align	2
 1239              	htim10:
 1240 0000 00000000 		.space	72
 1240      00000000 
 1240      00000000 
 1240      00000000 
 1240      00000000 
 1241              		.global	htim8
 1242              		.section	.bss.htim8,"aw",%nobits
 1243              		.align	2
 1246              	htim8:
 1247 0000 00000000 		.space	72
 1247      00000000 
 1247      00000000 
 1247      00000000 
 1247      00000000 
 1248              		.global	htim5
 1249              		.section	.bss.htim5,"aw",%nobits
 1250              		.align	2
 1253              	htim5:
 1254 0000 00000000 		.space	72
 1254      00000000 
 1254      00000000 
 1254      00000000 
 1254      00000000 
 1255              		.global	htim4
 1256              		.section	.bss.htim4,"aw",%nobits
 1257              		.align	2
 1260              	htim4:
 1261 0000 00000000 		.space	72
 1261      00000000 
 1261      00000000 
 1261      00000000 
 1261      00000000 
 1262              		.global	htim1
 1263              		.section	.bss.htim1,"aw",%nobits
 1264              		.align	2
 1267              	htim1:
 1268 0000 00000000 		.space	72
 1268      00000000 
 1268      00000000 
 1268      00000000 
 1268      00000000 
 1269              		.text
 1270              	.Letext0:
 1271              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1272              		.file 3 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1273              		.file 4 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1274              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1275              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1276              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1277              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 35


 1278              		.file 9 "Core/Inc/tim.h"
 1279              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1280              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1281              		.file 12 "Core/Inc/main.h"
ARM GAS  /var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s 			page 36


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:21     .text.MX_TIM1_Init:00000000 $t
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:27     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:143    .text.MX_TIM1_Init:00000070 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1267   .bss.htim1:00000000 htim1
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:149    .text.MX_TIM4_Init:00000000 $t
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:155    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:268    .text.MX_TIM4_Init:0000006c $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1260   .bss.htim4:00000000 htim4
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:274    .text.MX_TIM8_Init:00000000 $t
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:280    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:396    .text.MX_TIM8_Init:00000070 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1246   .bss.htim8:00000000 htim8
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:402    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:408    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:613    .text.HAL_TIM_Base_MspInit:000000e4 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:623    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:629    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:762    .text.HAL_TIM_MspPostInit:00000080 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:771    .text.MX_TIM5_Init:00000000 $t
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:777    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:994    .text.MX_TIM5_Init:000000f0 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1253   .bss.htim5:00000000 htim5
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1000   .text.MX_TIM10_Init:00000000 $t
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1006   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1119   .text.MX_TIM10_Init:0000006c $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1239   .bss.htim10:00000000 htim10
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1125   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1131   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1226   .text.HAL_TIM_Base_MspDeInit:00000074 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1236   .bss.htim10:00000000 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1243   .bss.htim8:00000000 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1250   .bss.htim5:00000000 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1257   .bss.htim4:00000000 $d
/var/folders/w5/30yxzty101lfkjn94y0dlkk00000gn/T//ccpys1ZL.s:1264   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Start_IT
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_PWM_Start
HAL_NVIC_DisableIRQ
