Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date             : Tue Jun 21 00:29:38 2016
| Host             : darkin-UX303LN running 64-bit elementary OS Freya
| Command          : report_power -file doHistStretch_power_routed.rpt -pb doHistStretch_power_summary_routed.pb -rpx doHistStretch_power_routed.rpx
| Design           : doHistStretch
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.132  |
| Dynamic (W)              | 0.013  |
| Device Static (W)        | 0.118  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.5   |
| Junction Temperature (C) | 26.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        3 |       --- |             --- |
| Slice Logic             |     0.007 |     2962 |       --- |             --- |
|   LUT as Logic          |     0.005 |     1093 |     53200 |            2.05 |
|   CARRY4                |     0.001 |      221 |     13300 |            1.66 |
|   Register              |    <0.001 |     1208 |    106400 |            1.14 |
|   LUT as Shift Register |    <0.001 |       49 |     17400 |            0.28 |
|   F7/F8 Muxes           |    <0.001 |        7 |     53200 |            0.01 |
|   Others                |     0.000 |      339 |       --- |             --- |
| Signals                 |     0.006 |     2147 |       --- |             --- |
| DSPs                    |     0.001 |        3 |       220 |            1.36 |
| Static Power            |     0.118 |          |           |                 |
| Total                   |     0.132 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.013 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------+-----------+
| Name                                                | Power (W) |
+-----------------------------------------------------+-----------+
| doHistStretch                                       |     0.013 |
|   doHistStretch_CTRL_BUS_s_axi_U                    |    <0.001 |
|   doHistStretch_fdiv_32ns_32ns_32_16_U2             |     0.009 |
|     doHistStretch_ap_fdiv_14_no_dsp_32_u            |     0.009 |
|       U0                                            |     0.009 |
|         i_synth                                     |     0.009 |
|           DIV_OP.SPD.OP                             |     0.009 |
|             EXP                                     |    <0.001 |
|               DIV_BY_ZERO_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               EXP_PRE_RND_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               EXP_SIG_DEL                           |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               FLOW_DEC_DEL                          |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               INV_OP_DEL                            |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               STATE_DELAY                           |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               STATE_UP_DELAY                        |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             MANT_DIV                                |     0.009 |
|               RT[0].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[10].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[11].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[11].MANT_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[12].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[13].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[13].MANT_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[14].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[15].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[15].MANT_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[16].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[17].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[17].MANT_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[18].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[19].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[19].MANT_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[1].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[1].MANT_DEL                        |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[1].Q_DEL                           |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[20].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[21].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[21].MANT_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[22].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[23].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[23].MANT_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[23].Q_DEL                          |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[24].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[25].ADDSUB                         |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[25].Q_DEL                          |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[2].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[3].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[3].MANT_DEL                        |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[4].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[5].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[5].MANT_DEL                        |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[6].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[7].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[7].MANT_DEL                        |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               RT[8].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|               RT[9].ADDSUB                          |    <0.001 |
|                 ADDSUB                              |    <0.001 |
|                   Q_DEL                             |    <0.001 |
|                     i_pipe                          |    <0.001 |
|               RT[9].MANT_DEL                        |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             OP                                      |    <0.001 |
|             ROUND                                   |    <0.001 |
|               EXP_ADD.ADD                           |    <0.001 |
|               LOGIC.RND1                            |    <0.001 |
|               LOGIC.RND2                            |    <0.001 |
|               RND_BIT_GEN                           |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |    <0.001 |
|   doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U1      |     0.003 |
|     doHistStretch_ap_fmul_2_max_dsp_32_u            |     0.002 |
|       U0                                            |     0.002 |
|         i_synth                                     |     0.002 |
|           MULT.OP                                   |     0.002 |
|             EXP                                     |    <0.001 |
|               COND_DET_A                            |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET        |    <0.001 |
|                   CARRY_ZERO_DET                    |    <0.001 |
|               EXP_ADD.C_CHAIN                       |    <0.001 |
|               EXP_PRE_RND_DEL                       |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               SIG_DELAY                             |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               STATE_DELAY                           |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             MULT                                    |     0.002 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT      |     0.002 |
|                 DSP1                                |    <0.001 |
|                 DSP2                                |     0.001 |
|             OP                                      |    <0.001 |
|             R_AND_R                                 |    <0.001 |
|               LAT_OPT.FULL.R_AND_R                  |    <0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD      |    <0.001 |
|   doHistStretch_sitofp_32s_32_6_U3                  |    <0.001 |
|     doHistStretch_ap_sitofp_4_no_dsp_32_u           |    <0.001 |
|       U0                                            |    <0.001 |
|         i_synth                                     |    <0.001 |
|           FIX_TO_FLT_OP.SPD.OP                      |    <0.001 |
|             EXP                                     |    <0.001 |
|               ZERO_DELAY                            |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             FIXED_DATA_SIGNED.M_ABS                 |    <0.001 |
|               Q_DEL                                 |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             LZE                                     |    <0.001 |
|               ENCODE[0].DIST_DEL                    |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[1].DIST_DEL                    |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[1].MUX_0                       |    <0.001 |
|                 OP_DEL                              |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               ZERO_DET_CC_1                         |    <0.001 |
|               ZERO_DET_CC_2.CC                      |    <0.001 |
|             NEED_Z_DET.Z_DET                        |    <0.001 |
|               ENCODE[1].Z_DET_DEL                   |     0.000 |
|                 i_pipe                              |     0.000 |
|               Z_C_DEL                               |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             NORM_SHIFT                              |    <0.001 |
|               MUX_LOOP[1].DEL_SHIFT                 |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             OP                                      |    <0.001 |
|             ROUND                                   |    <0.001 |
|               LOGIC.RND1                            |    <0.001 |
|               LOGIC.RND2                            |    <0.001 |
|               RND_BIT_GEN                           |     0.000 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |     0.000 |
|             Z_C_DEL                                 |    <0.001 |
|               i_pipe                                |    <0.001 |
+-----------------------------------------------------+-----------+


