{
  "creator": "Yosys 0.14 (git sha1 UNKNOWN, clang 13.0.0 -fPIC -Os)",
  "modules": {
    "RCAsx": {
      "attributes": {
        "hdlname": "\\RCAsx",
        "top": "00000000000000000000000000000001",
        "src": "synth/verilog/RCAsx.v:1.1-54.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "ci": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "s": {
          "direction": "output",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27 ]
        }
      },
      "cells": {
        "$and$synth/verilog/RCAsx.v:32$1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "synth/verilog/RCAsx.v:32.17-32.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            "B": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
            "Y": [ 28, 29, 30, 31, 32, 33, 34, 35 ]
          }
        },
        "$and$synth/verilog/RCAsx.v:48$3": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "synth/verilog/RCAsx.v:48.18-48.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
            "B": [ 18, 44, 45, 46, 47, 48, 49, 50 ],
            "Y": [ 51, 52, 53, 54, 55, 56, 57, 58 ]
          }
        },
        "$or$synth/verilog/RCAsx.v:50$4": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "synth/verilog/RCAsx.v:50.18-50.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ 51, 52, 53, 54, 55, 56, 57, 58 ],
            "Y": [ 44, 45, 46, 47, 48, 49, 50, 59 ]
          }
        },
        "$xor$synth/verilog/RCAsx.v:38$2": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "synth/verilog/RCAsx.v:38.17-38.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            "B": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
            "Y": [ 36, 37, 38, 39, 40, 41, 42, 43 ]
          }
        },
        "$xor$synth/verilog/RCAsx.v:52$5": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "synth/verilog/RCAsx.v:52.18-52.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38, 39, 40, 41, 42, 43, 43 ],
            "B": [ 18, 44, 45, 46, 47, 48, 49, 50, 59 ],
            "Y": [ 19, 20, 21, 22, 23, 24, 25, 26, 27 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:2.17-2.18"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:3.17-3.18"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 18, 44, 45, 46, 47, 48, 49, 50, 59 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:8.14-8.15"
          }
        },
        "ci": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:4.11-4.13"
          }
        },
        "g": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35, 35 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:6.14-6.15"
          }
        },
        "n10_o": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:18.14-18.19"
          }
        },
        "n11_o": {
          "hide_name": 0,
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 59 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:19.14-19.19"
          }
        },
        "n12_o": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:20.14-20.19"
          }
        },
        "n13_o": {
          "hide_name": 0,
          "bits": [ 18, 44, 45, 46, 47, 48, 49, 50, 59 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:21.14-21.19"
          }
        },
        "n1_o": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:9.8-9.12"
          }
        },
        "n2_o": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:10.14-10.18"
          }
        },
        "n3_o": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35, 35 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:11.14-11.18"
          }
        },
        "n4_o": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:12.8-12.12"
          }
        },
        "n5_o": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:13.14-13.18"
          }
        },
        "n6_o": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 43 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:14.14-14.18"
          }
        },
        "n7_o": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:15.14-15.18"
          }
        },
        "n8_o": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:16.14-16.18"
          }
        },
        "n9_o": {
          "hide_name": 0,
          "bits": [ 18, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:17.14-17.18"
          }
        },
        "p": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 43 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:7.14-7.15"
          }
        },
        "s": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "synth/verilog/RCAsx.v:5.17-5.18"
          }
        }
      }
    }
  }
}
