#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 14 00:45:27 2023
# Process ID: 11792
# Current directory: C:/Xilinx/SST/week6/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9692 C:\Xilinx\SST\week6\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/week6/project_1/vivado.log
# Journal file: C:/Xilinx/SST/week6/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/week6/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source FSM_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
close_sim
launch_simulation -mode post-implementation -type functional
source FSM_tb.tcl
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_2
close_design
close_design
close_design
reset_simulation -simset sim_1 -mode behavioral
close_sim
launch_simulation
source FSM_tb.tcl
relaunch_sim
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
launch_simulation -mode post-implementation -type functional
source FSM_tb.tcl
close_sim
launch_simulation -mode post-implementation -type functional
source FSM_tb.tcl
relaunch_sim
current_sim simulation_3
close_sim
launch_simulation
relaunch_sim
close_sim
launch_simulation
source FSM_tb.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_2
report_utilization -name utilization_1
close_design
close_design
close [ open C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/FSM2.v w ]
add_files C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/FSM2.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source FSM_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source FSM_tb.tcl
relaunch_sim
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
current_design impl_1
current_design synth_1
current_design impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
launch_simulation -mode post-implementation -type functional
source FSM_tb.tcl
close_sim
close_sim
launch_simulation
source FSM_tb.tcl
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_design impl_1
refresh_design
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
current_design synth_1
reset_simulation -simset sim_1 -mode post-implementation -type timing
launch_simulation -mode post-implementation -type functional
source FSM_tb.tcl
close_sim
close_sim
launch_simulation
source FSM_tb.tcl
relaunch_sim
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
current_design rtl_1
close_sim
close_design
launch_simulation
source FSM_tb.tcl
relaunch_sim
relaunch_sim
close [ open C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/detecs.v w ]
add_files C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/detecs.v
update_compile_order -fileset sources_1
close [ open C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/bn_tb.v w ]
add_files C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/bn_tb.v
update_compile_order -fileset sources_1
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top detecs [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bn_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
relaunch_sim
relaunch_sim
close_sim
close_design
close_design
launch_simulation
source bn_tb.tcl
export_ip_user_files -of_objects  [get_files C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/bn_tb.v] -no_script -reset -force -quiet
remove_files  C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/bn_tb.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
launch_simulation
source FSM_tb.tcl
run 10 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
run all
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx/SST/week6/project_1/project_1.srcs/sim_1/new/FSM3_TB.v w ]
add_files -fileset sim_1 C:/Xilinx/SST/week6/project_1/project_1.srcs/sim_1/new/FSM3_TB.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM3_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top detect [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
relaunch_sim
update_compile_order -fileset sim_1
close_sim
update_compile_order -fileset sim_1
launch_simulation
source FSM_tb.tcl
run 10 us
run 10 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top detect_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type functional
launch_simulation
launch_simulation
close_sim
