// Seed: 2656238311
module module_0 ();
  tri id_1[!  -1 : 1];
  ;
  assign id_1 = -1;
  wire id_2;
  logic id_3 = -1, id_4, id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output tri0 id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_8 = 0;
  assign id_1[-1'b0] = 1 - 1;
  if (1) begin : LABEL_0
    logic id_8;
    ;
  end
  assign id_6 = 1;
endmodule
