// Seed: 2035643785
module module_0 (
    output tri id_0,
    output wor id_1
    , id_3
);
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output wor  id_2,
    input  wire id_3#(.id_5(-1), .id_6(-1))
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd13
) (
    output supply0 id_0,
    input tri _id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wor id_4
    , id_10,
    output wand id_5,
    input wire id_6,
    output wire id_7,
    output tri id_8
);
  wire id_11;
  wire [id_1 : -1] id_12;
  assign id_10 = id_6;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
