/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_16z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_22z ? celloutsig_0_23z[7] : _00_);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_3z);
  assign celloutsig_1_19z = !(celloutsig_1_2z ? in_data[158] : celloutsig_1_10z);
  assign celloutsig_0_5z = !(celloutsig_0_2z ? _01_ : celloutsig_0_0z[1]);
  assign celloutsig_0_1z = !(celloutsig_0_0z[0] ? in_data[11] : celloutsig_0_0z[1]);
  assign celloutsig_0_22z = !(celloutsig_0_18z ? celloutsig_0_9z : celloutsig_0_10z);
  assign celloutsig_0_37z = ~((celloutsig_0_33z | celloutsig_0_16z[4]) & celloutsig_0_7z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | in_data[153]) & celloutsig_1_1z[2]);
  assign celloutsig_1_8z = { celloutsig_1_5z[5:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z } + { in_data[143:128], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  reg [8:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _12_ <= 9'h000;
    else _12_ <= { celloutsig_0_3z[3:0], celloutsig_0_0z };
  assign { _00_, _01_, _02_[6:0] } = _12_;
  assign celloutsig_1_0z = in_data[162] & ~(in_data[115]);
  assign celloutsig_0_10z = celloutsig_0_1z & ~(celloutsig_0_5z);
  assign celloutsig_0_12z = celloutsig_0_3z[7] & ~(celloutsig_0_10z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[51]);
  assign celloutsig_0_0z = in_data[78:74] % { 1'h1, in_data[28:25] };
  assign celloutsig_0_3z = { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[83:77] };
  assign celloutsig_1_1z = in_data[182:179] % { 1'h1, in_data[159], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = { in_data[167:155], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_14z } % { 1'h1, celloutsig_1_8z[19:12], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_16z = { in_data[13:6], celloutsig_0_2z, celloutsig_0_12z } % { 1'h1, in_data[59:53], celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_38z = | { celloutsig_0_16z[3:2], celloutsig_0_2z };
  assign celloutsig_1_2z = | celloutsig_1_1z;
  assign celloutsig_1_6z = | { celloutsig_1_4z, in_data[134:117] };
  assign celloutsig_1_9z = | celloutsig_1_8z[21:4];
  assign celloutsig_1_11z = | { celloutsig_1_8z[9:1], celloutsig_1_7z };
  assign celloutsig_0_7z = | { _00_, _02_[6], _01_ };
  assign celloutsig_0_9z = | { celloutsig_0_6z, in_data[95:94], celloutsig_0_0z };
  assign celloutsig_0_13z = | { _00_, _02_[6], _01_, in_data[19:17] };
  assign celloutsig_0_19z = | { _00_, _02_[6], celloutsig_0_12z, _01_, in_data[84:74] };
  assign celloutsig_1_7z = ~^ { celloutsig_1_5z[3], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_18z = ~^ celloutsig_0_3z;
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } >> { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[162:148] >> { celloutsig_1_16z[13:1], celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_23z = { celloutsig_0_0z, celloutsig_0_0z } >> { _01_, _02_[6:3], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_12z = ~((celloutsig_1_1z[0] & celloutsig_1_2z) | (celloutsig_1_8z[14] & celloutsig_1_4z));
  assign celloutsig_1_14z = ~((celloutsig_1_2z & celloutsig_1_9z) | (celloutsig_1_12z & celloutsig_1_12z));
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_0z[4]) | (celloutsig_0_1z & celloutsig_0_5z));
  assign _02_[12:7] = { celloutsig_0_0z[1:0], celloutsig_0_7z, celloutsig_0_10z, _00_, _01_ };
  assign { out_data[142:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
