{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717283084038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717283084038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 00:04:43 2024 " "Processing started: Sun Jun  2 00:04:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717283084038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283084038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teste_projeto -c Teste_projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teste_projeto -c Teste_projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283084038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717283084418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717283084418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Selector-behavioral " "Found design unit 1: Program_Selector-behavioral" {  } { { "Program_Selector.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Program_Selector.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Selector " "Found entity 1: Program_Selector" {  } { { "Program_Selector.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Program_Selector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina_User-Behavioral " "Found design unit 1: Maquina_User-Behavioral" {  } { { "Maquina_User.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maquina_User.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_User " "Found entity 1: Maquina_User" {  } { { "Maquina_User.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maquina_User.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temperatura_user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temperatura_user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temperatura_User-behavioral " "Found design unit 1: Temperatura_User-behavioral" {  } { { "Temperatura_User.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Temperatura_User.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092864 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temperatura_User " "Found entity 1: Temperatura_User" {  } { { "Temperatura_User.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Temperatura_User.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo_user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempo_user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tempo_User-behavioral " "Found design unit 1: Tempo_User-behavioral" {  } { { "Tempo_User.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Tempo_User.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tempo_User " "Found entity 1: Tempo_User" {  } { { "Tempo_User.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Tempo_User.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pre_User-behavioral " "Found design unit 1: Pre_User-behavioral" {  } { { "Pre_User.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Pre_User.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pre_User " "Found entity 1: Pre_User" {  } { { "Pre_User.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Pre_User.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file user_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 User_Control-behavioral " "Found design unit 1: User_Control-behavioral" {  } { { "User_Control.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/User_Control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092869 ""} { "Info" "ISGN_ENTITY_NAME" "1 User_Control " "Found entity 1: User_Control" {  } { { "User_Control.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/User_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-behavioral " "Found design unit 1: bin2bcd-behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092870 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7Seg-Behavioral " "Found design unit 1: Bin7Seg-Behavioral" {  } { { "Bin7Seg.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin7Seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7Seg " "Found entity 1: Bin7Seg" {  } { { "Bin7Seg.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tentativa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tentativa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tentativa1 " "Found entity 1: tentativa1" {  } { { "tentativa1.bdf" "" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/tentativa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulsos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pulsos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gerador_Pulsos-Behavioral " "Found design unit 1: Gerador_Pulsos-Behavioral" {  } { { "Gerador_Pulsos.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Gerador_Pulsos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gerador_Pulsos " "Found entity 1: Gerador_Pulsos" {  } { { "Gerador_Pulsos.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Gerador_Pulsos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_temperatura.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_temperatura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Temperatura-behavioral " "Found design unit 1: Counter_Temperatura-behavioral" {  } { { "Counter_Temperatura.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Counter_Temperatura.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Temperatura " "Found entity 1: Counter_Temperatura" {  } { { "Counter_Temperatura.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Counter_Temperatura.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_tempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Tempo-behavioral " "Found design unit 1: Timer_Tempo-behavioral" {  } { { "Timer_Tempo.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Tempo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092878 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Tempo " "Found entity 1: Timer_Tempo" {  } { { "Timer_Tempo.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Tempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_pre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_pre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Pre-behavioral " "Found design unit 1: Timer_Pre-behavioral" {  } { { "Timer_Pre.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Pre.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092880 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Pre " "Found entity 1: Timer_Pre" {  } { { "Timer_Pre.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Pre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const200.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const200.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Const200-Behavioral " "Found design unit 1: Const200-Behavioral" {  } { { "Const200.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Const200.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092882 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const200 " "Found entity 1: Const200" {  } { { "Const200.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Const200.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tentativa2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tentativa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tentativa2 " "Found entity 1: tentativa2" {  } { { "tentativa2.bdf" "" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/tentativa2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maq_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maq_estado-Behavioral " "Found design unit 1: Maq_estado-Behavioral" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092885 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maq_estado " "Found entity 1: Maq_estado" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecionarentradas7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selecionarentradas7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selecionarentradas7seg-behavioral " "Found design unit 1: Selecionarentradas7seg-behavioral" {  } { { "Selecionarentradas7seg.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Selecionarentradas7seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selecionarentradas7seg " "Found entity 1: Selecionarentradas7seg" {  } { { "Selecionarentradas7seg.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Selecionarentradas7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_projeto_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_projeto_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teste_projeto_final " "Found entity 1: Teste_projeto_final" {  } { { "Teste_projeto_final.bdf" "" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Const20-Behavioral " "Found design unit 1: Const20-Behavioral" {  } { { "Const20.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Const20.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const20 " "Found entity 1: Const20" {  } { { "Const20.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Const20.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tentativa3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tentativa3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tentativa3 " "Found entity 1: tentativa3" {  } { { "tentativa3.bdf" "" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/tentativa3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Const5-Behavioral " "Found design unit 1: Const5-Behavioral" {  } { { "Const5.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Const5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const5 " "Found entity 1: Const5" {  } { { "Const5.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Const5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/FreqDivider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092895 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer_key-Behavioral " "Found design unit 1: Debouncer_key-Behavioral" {  } { { "Debouncer_key.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Debouncer_key.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer_key " "Found entity 1: Debouncer_key" {  } { { "Debouncer_key.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Debouncer_key.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-Behavioral " "Found design unit 1: DeBounce-Behavioral" {  } { { "DeBounce.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/DeBounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092898 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/DeBounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_projeto_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_projeto_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teste_projeto_top_level-bdf_type " "Found design unit 1: Teste_projeto_top_level-bdf_type" {  } { { "Teste_projeto_top_level.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_top_level.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Teste_projeto_top_level " "Found entity 1: Teste_projeto_top_level" {  } { { "Teste_projeto_top_level.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blinking-Behavioral " "Found design unit 1: Blinking-Behavioral" {  } { { "Blinking.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Blinking.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092903 ""} { "Info" "ISGN_ENTITY_NAME" "1 Blinking " "Found entity 1: Blinking" {  } { { "Blinking.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Blinking.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_blinking.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_blinking.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_blinking " "Found entity 1: teste_blinking" {  } { { "teste_blinking.bdf" "" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/teste_blinking.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_estado_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maq_estado_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maq_estado_TB-Stimulus " "Found design unit 1: Maq_estado_TB-Stimulus" {  } { { "Maq_estado_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maq_estado_TB " "Found entity 1: Maq_estado_TB" {  } { { "Maq_estado_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_selector_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_selector_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Selector_TB-behavioral " "Found design unit 1: Program_Selector_TB-behavioral" {  } { { "Program_Selector_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Program_Selector_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092908 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Selector_TB " "Found entity 1: Program_Selector_TB" {  } { { "Program_Selector_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Program_Selector_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_user_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_user_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina_User_TB-Behavioral " "Found design unit 1: Maquina_User_TB-Behavioral" {  } { { "Maquina_User_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maquina_User_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092909 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_User_TB " "Found entity 1: Maquina_User_TB" {  } { { "Maquina_User_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maquina_User_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_temperatura_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_temperatura_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Temperatura_TB-Behavioral " "Found design unit 1: Counter_Temperatura_TB-Behavioral" {  } { { "Counter_Temperatura_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Counter_Temperatura_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Temperatura_TB " "Found entity 1: Counter_Temperatura_TB" {  } { { "Counter_Temperatura_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Counter_Temperatura_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file user_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 User_Control_TB-Behavioral " "Found design unit 1: User_Control_TB-Behavioral" {  } { { "User_Control_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/User_Control_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092913 ""} { "Info" "ISGN_ENTITY_NAME" "1 User_Control_TB " "Found entity 1: User_Control_TB" {  } { { "User_Control_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/User_Control_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_tempo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_tempo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Tempo_TB-Behavioral " "Found design unit 1: Timer_Tempo_TB-Behavioral" {  } { { "Timer_Tempo_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Tempo_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092914 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Tempo_TB " "Found entity 1: Timer_Tempo_TB" {  } { { "Timer_Tempo_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Tempo_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_pre_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_pre_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Pre_TB-Behavioral " "Found design unit 1: Timer_Pre_TB-Behavioral" {  } { { "Timer_Pre_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Pre_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Pre_TB " "Found entity 1: Timer_Pre_TB" {  } { { "Timer_Pre_TB.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Pre_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283092916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283092916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Teste_projeto_final " "Elaborating entity \"Teste_projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717283092972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7Seg Bin7Seg:inst15 " "Elaborating entity \"Bin7Seg\" for hierarchy \"Bin7Seg:inst15\"" {  } { { "Teste_projeto_final.bdf" "inst15" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 136 4376 4584 216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:inst13 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:inst13\"" {  } { { "Teste_projeto_final.bdf" "inst13" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 216 4032 4232 328 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selecionarentradas7seg Selecionarentradas7seg:inst12 " "Elaborating entity \"Selecionarentradas7seg\" for hierarchy \"Selecionarentradas7seg:inst12\"" {  } { { "Teste_projeto_final.bdf" "inst12" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 496 3184 3576 704 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maq_estado Maq_estado:inst22 " "Elaborating entity \"Maq_estado\" for hierarchy \"Maq_estado:inst22\"" {  } { { "Teste_projeto_final.bdf" "inst22" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 624 2240 2592 832 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_terminou Maq_estado.vhd(34) " "Verilog HDL or VHDL warning at Maq_estado.vhd(34): object \"s_terminou\" assigned a value but never read" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717283093074 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enableON Maq_estado.vhd(74) " "VHDL Process Statement warning at Maq_estado.vhd(74): signal \"enableON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093077 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_estadoatual Maq_estado.vhd(172) " "VHDL Process Statement warning at Maq_estado.vhd(172): signal \"s_estadoatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093080 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_temperatura_atual Maq_estado.vhd(173) " "VHDL Process Statement warning at Maq_estado.vhd(173): signal \"s_temperatura_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093080 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_coccao_atual Maq_estado.vhd(174) " "VHDL Process Statement warning at Maq_estado.vhd(174): signal \"s_coccao_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093080 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pre_atual Maq_estado.vhd(175) " "VHDL Process Statement warning at Maq_estado.vhd(175): signal \"s_pre_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093080 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_coccao_atual Maq_estado.vhd(53) " "VHDL Process Statement warning at Maq_estado.vhd(53): inferring latch(es) for signal or variable \"s_coccao_atual\", which holds its previous value in one or more paths through the process" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717283093080 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_pre_atual Maq_estado.vhd(53) " "VHDL Process Statement warning at Maq_estado.vhd(53): inferring latch(es) for signal or variable \"s_pre_atual\", which holds its previous value in one or more paths through the process" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717283093080 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_temperatura_atual Maq_estado.vhd(53) " "VHDL Process Statement warning at Maq_estado.vhd(53): inferring latch(es) for signal or variable \"s_temperatura_atual\", which holds its previous value in one or more paths through the process" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717283093081 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_temperatura_atual\[0\] Maq_estado.vhd(53) " "Inferred latch for \"s_temperatura_atual\[0\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093082 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_temperatura_atual\[1\] Maq_estado.vhd(53) " "Inferred latch for \"s_temperatura_atual\[1\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093082 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_temperatura_atual\[2\] Maq_estado.vhd(53) " "Inferred latch for \"s_temperatura_atual\[2\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093082 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_temperatura_atual\[3\] Maq_estado.vhd(53) " "Inferred latch for \"s_temperatura_atual\[3\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093082 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_temperatura_atual\[4\] Maq_estado.vhd(53) " "Inferred latch for \"s_temperatura_atual\[4\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093082 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_temperatura_atual\[5\] Maq_estado.vhd(53) " "Inferred latch for \"s_temperatura_atual\[5\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093082 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_temperatura_atual\[6\] Maq_estado.vhd(53) " "Inferred latch for \"s_temperatura_atual\[6\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093082 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_temperatura_atual\[7\] Maq_estado.vhd(53) " "Inferred latch for \"s_temperatura_atual\[7\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093082 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pre_atual\[0\] Maq_estado.vhd(53) " "Inferred latch for \"s_pre_atual\[0\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pre_atual\[1\] Maq_estado.vhd(53) " "Inferred latch for \"s_pre_atual\[1\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pre_atual\[2\] Maq_estado.vhd(53) " "Inferred latch for \"s_pre_atual\[2\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pre_atual\[3\] Maq_estado.vhd(53) " "Inferred latch for \"s_pre_atual\[3\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pre_atual\[4\] Maq_estado.vhd(53) " "Inferred latch for \"s_pre_atual\[4\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pre_atual\[5\] Maq_estado.vhd(53) " "Inferred latch for \"s_pre_atual\[5\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pre_atual\[6\] Maq_estado.vhd(53) " "Inferred latch for \"s_pre_atual\[6\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pre_atual\[7\] Maq_estado.vhd(53) " "Inferred latch for \"s_pre_atual\[7\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_coccao_atual\[0\] Maq_estado.vhd(53) " "Inferred latch for \"s_coccao_atual\[0\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_coccao_atual\[1\] Maq_estado.vhd(53) " "Inferred latch for \"s_coccao_atual\[1\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_coccao_atual\[2\] Maq_estado.vhd(53) " "Inferred latch for \"s_coccao_atual\[2\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_coccao_atual\[3\] Maq_estado.vhd(53) " "Inferred latch for \"s_coccao_atual\[3\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_coccao_atual\[4\] Maq_estado.vhd(53) " "Inferred latch for \"s_coccao_atual\[4\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_coccao_atual\[5\] Maq_estado.vhd(53) " "Inferred latch for \"s_coccao_atual\[5\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_coccao_atual\[6\] Maq_estado.vhd(53) " "Inferred latch for \"s_coccao_atual\[6\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093083 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_coccao_atual\[7\] Maq_estado.vhd(53) " "Inferred latch for \"s_coccao_atual\[7\]\" at Maq_estado.vhd(53)" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093084 "|Teste_projeto_final|Maq_estado:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivider FreqDivider:inst27 " "Elaborating entity \"FreqDivider\" for hierarchy \"FreqDivider:inst27\"" {  } { { "Teste_projeto_final.bdf" "inst27" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 496 1896 2040 576 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093098 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k_unsigned FreqDivider.vhd(16) " "VHDL Signal Declaration warning at FreqDivider.vhd(16): used explicit default value for signal \"k_unsigned\" because signal was never assigned a value" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/FreqDivider.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1717283093120 "|Teste_projeto_final|FreqDivider:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_Pre Timer_Pre:inst " "Elaborating entity \"Timer_Pre\" for hierarchy \"Timer_Pre:inst\"" {  } { { "Teste_projeto_final.bdf" "inst" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 808 2776 2960 920 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093121 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pre Timer_Pre.vhd(31) " "VHDL Process Statement warning at Timer_Pre.vhd(31): signal \"s_pre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer_Pre.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Pre.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093135 "|Teste_projeto_final|Timer_Pre:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pre Timer_Pre.vhd(35) " "VHDL Process Statement warning at Timer_Pre.vhd(35): signal \"s_pre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer_Pre.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Pre.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093135 "|Teste_projeto_final|Timer_Pre:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gerador_Pulsos Gerador_Pulsos:inst7 " "Elaborating entity \"Gerador_Pulsos\" for hierarchy \"Gerador_Pulsos:inst7\"" {  } { { "Teste_projeto_final.bdf" "inst7" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 400 2336 2472 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_Tempo Timer_Tempo:inst4 " "Elaborating entity \"Timer_Tempo\" for hierarchy \"Timer_Tempo:inst4\"" {  } { { "Teste_projeto_final.bdf" "inst4" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 656 2776 2976 768 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tempo Timer_Tempo.vhd(31) " "VHDL Process Statement warning at Timer_Tempo.vhd(31): signal \"s_tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer_Tempo.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Tempo.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093163 "|Teste_projeto_final|Timer_Tempo:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tempo Timer_Tempo.vhd(35) " "VHDL Process Statement warning at Timer_Tempo.vhd(35): signal \"s_tempo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer_Tempo.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Timer_Tempo.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093163 "|Teste_projeto_final|Timer_Tempo:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Temperatura Counter_Temperatura:inst5 " "Elaborating entity \"Counter_Temperatura\" for hierarchy \"Counter_Temperatura:inst5\"" {  } { { "Teste_projeto_final.bdf" "inst5" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 512 2776 3016 624 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093164 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_temperatura Counter_Temperatura.vhd(31) " "VHDL Process Statement warning at Counter_Temperatura.vhd(31): signal \"s_temperatura\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_Temperatura.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Counter_Temperatura.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093165 "|Teste_projeto_final|Counter_Temperatura:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_temperatura Counter_Temperatura.vhd(35) " "VHDL Process Statement warning at Counter_Temperatura.vhd(35): signal \"s_temperatura\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_Temperatura.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Counter_Temperatura.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093165 "|Teste_projeto_final|Counter_Temperatura:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst10 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst10\"" {  } { { "Teste_projeto_final.bdf" "inst10" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 904 1688 1816 984 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Selector Program_Selector:inst3 " "Elaborating entity \"Program_Selector\" for hierarchy \"Program_Selector:inst3\"" {  } { { "Teste_projeto_final.bdf" "inst3" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 640 1704 2008 752 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093179 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temperatura_user Program_Selector.vhd(31) " "VHDL Process Statement warning at Program_Selector.vhd(31): signal \"temperatura_user\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Program_Selector.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Program_Selector.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093192 "|Teste_projeto_final|Program_Selector:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempo_user Program_Selector.vhd(32) " "VHDL Process Statement warning at Program_Selector.vhd(32): signal \"tempo_user\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Program_Selector.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Program_Selector.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093192 "|Teste_projeto_final|Program_Selector:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_aquecimento_user Program_Selector.vhd(33) " "VHDL Process Statement warning at Program_Selector.vhd(33): signal \"pre_aquecimento_user\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Program_Selector.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Program_Selector.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717283093192 "|Teste_projeto_final|Program_Selector:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Control User_Control:inst11 " "Elaborating entity \"User_Control\" for hierarchy \"User_Control:inst11\"" {  } { { "Teste_projeto_final.bdf" "inst11" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 640 1240 1488 784 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maquina_User Maquina_User:inst14 " "Elaborating entity \"Maquina_User\" for hierarchy \"Maquina_User:inst14\"" {  } { { "Teste_projeto_final.bdf" "inst14" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 672 792 936 784 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blinking Blinking:inst23 " "Elaborating entity \"Blinking\" for hierarchy \"Blinking:inst23\"" {  } { { "Teste_projeto_final.bdf" "inst23" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 1024 2848 2992 1104 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093215 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst13\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst13\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst13\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst13\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst13\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst13\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst13\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst6\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst6\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst6\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst18\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst18\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst18\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst18\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin2bcd:inst18\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin2bcd:inst18\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283093653 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717283093653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:inst13\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin2bcd:inst13\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283093729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:inst13\|lpm_divide:Mod0 " "Instantiated megafunction \"bin2bcd:inst13\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283093729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283093729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283093729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283093729 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717283093729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283093816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283093841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283093889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283093960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283093960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283094030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283094030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:inst13\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bin2bcd:inst13\|lpm_divide:Mod1\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283094110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:inst13\|lpm_divide:Mod1 " "Instantiated megafunction \"bin2bcd:inst13\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094110 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717283094110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:inst13\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bin2bcd:inst13\|lpm_divide:Div1\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283094144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:inst13\|lpm_divide:Div1 " "Instantiated megafunction \"bin2bcd:inst13\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094145 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717283094145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283094190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283094190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283094224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283094224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283094251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283094251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin2bcd:inst13\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin2bcd:inst13\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283094283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin2bcd:inst13\|lpm_divide:Div0 " "Instantiated megafunction \"bin2bcd:inst13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717283094283 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Bin2BCD.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717283094283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283094329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283094329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283094353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283094353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717283094383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283094383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_temperatura_atual\[1\] " "Latch Maq_estado:inst22\|s_temperatura_atual\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.ARREFECIMENTO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.ARREFECIMENTO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094721 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_temperatura_atual\[2\] " "Latch Maq_estado:inst22\|s_temperatura_atual\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.ARREFECIMENTO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.ARREFECIMENTO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094721 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_temperatura_atual\[3\] " "Latch Maq_estado:inst22\|s_temperatura_atual\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.ARREFECIMENTO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.ARREFECIMENTO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094721 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_coccao_atual\[4\] " "Latch Maq_estado:inst22\|s_coccao_atual\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.COCCAO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.COCCAO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_coccao_atual\[3\] " "Latch Maq_estado:inst22\|s_coccao_atual\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.COCCAO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.COCCAO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_coccao_atual\[2\] " "Latch Maq_estado:inst22\|s_coccao_atual\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.COCCAO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.COCCAO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_coccao_atual\[1\] " "Latch Maq_estado:inst22\|s_coccao_atual\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.COCCAO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.COCCAO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_coccao_atual\[0\] " "Latch Maq_estado:inst22\|s_coccao_atual\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.COCCAO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.COCCAO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_pre_atual\[3\] " "Latch Maq_estado:inst22\|s_pre_atual\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.PREAQ " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.PREAQ" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_pre_atual\[2\] " "Latch Maq_estado:inst22\|s_pre_atual\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.AIRABERTA " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.AIRABERTA" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_pre_atual\[1\] " "Latch Maq_estado:inst22\|s_pre_atual\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.AIRABERTA " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.AIRABERTA" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_pre_atual\[0\] " "Latch Maq_estado:inst22\|s_pre_atual\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.AIRABERTA " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.AIRABERTA" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_temperatura_atual\[7\] " "Latch Maq_estado:inst22\|s_temperatura_atual\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.ARREFECIMENTO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.ARREFECIMENTO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_temperatura_atual\[4\] " "Latch Maq_estado:inst22\|s_temperatura_atual\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.ARREFECIMENTO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.ARREFECIMENTO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_temperatura_atual\[5\] " "Latch Maq_estado:inst22\|s_temperatura_atual\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.ARREFECIMENTO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.ARREFECIMENTO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Maq_estado:inst22\|s_temperatura_atual\[6\] " "Latch Maq_estado:inst22\|s_temperatura_atual\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Maq_estado:inst22\|s_currentState.ARREFECIMENTO " "Ports D and ENA on the latch are fed by the same signal Maq_estado:inst22\|s_currentState.ARREFECIMENTO" {  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717283094722 ""}  } { { "Maq_estado.vhd" "" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Maq_estado.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717283094722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Teste_projeto_final.bdf" "" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 1024 3016 3192 1040 "LEDG\[6\]" "" } { 1088 3016 3192 1104 "LEDG\[5\]" "" } { 368 1416 1592 384 "LEDG\[0\]" "" } { 344 1328 1504 360 "LEDG\[1\]" "" } { 320 1256 1432 336 "LEDG\[2\]" "" } { 56 1856 1872 232 "LEDG\[3\]" "" } { 56 2024 2040 232 "LEDG\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717283095095 "|Teste_projeto_final|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Teste_projeto_final.bdf" "" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 1024 3016 3192 1040 "LEDG\[6\]" "" } { 1088 3016 3192 1104 "LEDG\[5\]" "" } { 368 1416 1592 384 "LEDG\[0\]" "" } { 344 1328 1504 360 "LEDG\[1\]" "" } { 320 1256 1432 336 "LEDG\[2\]" "" } { 56 1856 1872 232 "LEDG\[3\]" "" } { 56 2024 2040 232 "LEDG\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717283095095 "|Teste_projeto_final|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "Teste_projeto_final.bdf" "" { Schematic "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/Teste_projeto_final.bdf" { { 1072 2656 2672 1248 "LEDR\[17..12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717283095095 "|Teste_projeto_final|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717283095095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717283095191 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bin2bcd:inst13\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"bin2bcd:inst13\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/irisb/OneDrive/Ambiente de Trabalho/ua/lsd/Testes_LSD/db/alt_u_div_i4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717283095865 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1717283095865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717283096101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717283096101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1131 " "Implemented 1131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717283096212 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717283096212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1059 " "Implemented 1059 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717283096212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717283096212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717283096240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 00:04:56 2024 " "Processing ended: Sun Jun  2 00:04:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717283096240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717283096240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717283096240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717283096240 ""}
