// Seed: 2193146941
module module_0 (
    input logic id_0,
    output id_1
    , id_4,
    output logic id_2,
    input logic id_3
);
  logic id_5 = 1;
  type_12(
      1, 1, 1'b0, id_0 > 1, id_6, 1
  );
  tri1 id_7;
  assign id_7[1] = 1;
  assign id_6 = id_4[1'd0];
  logic id_8 = 1'b0;
endmodule
