// Seed: 295703180
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri0 id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wor id_2,
    output wire id_3,
    input uwire id_4,
    output tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri id_9,
    input wand id_10,
    input wor id_11
);
  assign id_3 = 1;
  module_0(
      id_5, id_4, id_8, id_8, id_6, id_11, id_5, id_9, id_11
  );
endmodule
