library IEEE;
use IEEE.std_logic_1164.all;
entity project is
port (y:in std_logic;
       x:out std_logic);
end project;
architecture archproject of project is 
begin
process (y)
begin 
if y=1 then 
x<=1
else 
x<=0	 
end if ;
end process ;
end archproject;