// Seed: 1392689242
module module_0 ();
  tri  id_1;
  tri1 id_2;
  assign id_1 = id_1.id_1(1) & 1 & {1'b0, 1, 1, id_2, id_2 - 1 % id_2} & 1 & id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input wire id_6
    , id_12,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10
);
  always @(1 or 1) begin
    #1;
    id_12 = 1;
    id_5  = id_10;
  end
  module_0();
endmodule
