```verilog
module multi_8bit (
    input [7:0] A,          // 8-bit multiplicand
    input [7:0] B,          // 8-bit multiplier
    output reg [15:0] product // 16-bit product output
);

    integer i; // Loop counter

    always @* begin
        product = 16'b0; // Initialize product to 0
        
        for (i = 0; i < 8; i = i + 1) begin
            if (B[i]) begin
                product = product + (A << i); // Add shifted multiplicand to product
            end
        end
    end
endmodule
```