{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 16:25:19 2023 " "Info: Processing started: Sat Jul 22 16:25:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 5_Detect -c 5_Detect " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 5_Detect -c 5_Detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Info: Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/top_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_tb " "Info: Found entity 1: top_module_tb" {  } { { "top_module_tb.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/top_module_tb.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "next_state NEXT_STATE FSM_Moore.v(12) " "Info (10281): Verilog HDL Declaration information at FSM_Moore.v(12): object \"next_state\" differs only in case from object \"NEXT_STATE\" in the same scope" {  } { { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/FSM_Moore.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_moore.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm_moore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Moore " "Info: Found entity 1: FSM_Moore" {  } { { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/FSM_Moore.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED7SEG " "Info: Found entity 1: LED7SEG" {  } { { "LED7SEG.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/LED7SEG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extract_bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extract_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extract_bit " "Info: Found entity 1: Extract_bit" {  } { { "Extract_bit.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/Extract_bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "counter packed counter.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at counter.v(5): data type declaration for \"counter\" declares packed dimensions but the port declaration declaration does not" {  } { { "counter.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/counter.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "counter counter.v(3) " "Info (10499): HDL info at counter.v(3): see declaration for object \"counter\"" {  } { { "counter.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/counter.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Info: Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "SEG top_module.v(24) " "Error (10663): Verilog HDL Port Connection error at top_module.v(24): output or inout port \"SEG\" must be connected to a structural net expression" {  } { { "top_module.v" "" { Text "C:/Users/Admin/Desktop/FSM_Moore/top_module.v" 24 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/FSM_Moore/5_Detect.map.smsg " "Info: Generated suppressed messages file C:/Users/Admin/Desktop/FSM_Moore/5_Detect.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Error: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 22 16:25:19 2023 " "Error: Processing ended: Sat Jul 22 16:25:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
