<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › kvm › mmio.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mmio.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * mmio.c: MMIO emulation components.</span>
<span class="cm"> * Copyright (c) 2004, Intel Corporation.</span>
<span class="cm"> *  Yaozu Dong (Eddie Dong) (Eddie.dong@intel.com)</span>
<span class="cm"> *  Kun Tian (Kevin Tian) (Kevin.tian@intel.com)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007 Intel Corporation  KVM support.</span>
<span class="cm"> * Xuefei Xu (Anthony Xu) (anthony.xu@intel.com)</span>
<span class="cm"> * Xiantao Zhang  (xiantao.zhang@intel.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc., 59 Temple</span>
<span class="cm"> * Place - Suite 330, Boston, MA 02111-1307 USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kvm_host.h&gt;</span>

<span class="cp">#include &quot;vcpu.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vlsapic_write_xtp</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">v</span><span class="p">,</span> <span class="kt">uint8_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">VLSAPIC_XTP</span><span class="p">(</span><span class="n">v</span><span class="p">)</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * LSAPIC OFFSET</span>
<span class="cm"> */</span>
<span class="cp">#define PIB_LOW_HALF(ofst)     !(ofst &amp; (1 &lt;&lt; 20))</span>
<span class="cp">#define PIB_OFST_INTA          0x1E0000</span>
<span class="cp">#define PIB_OFST_XTP           0x1E0008</span>

<span class="cm">/*</span>
<span class="cm"> * execute write IPI op.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">vlsapic_write_ipi</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span>
					<span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">exit_ctl_data</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">exit_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">psr</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">psr</span><span class="p">);</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">exit_reason</span> <span class="o">=</span> <span class="n">EXIT_REASON_IPI</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ipi_data</span><span class="p">.</span><span class="n">addr</span><span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ipi_data</span><span class="p">.</span><span class="n">data</span><span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">vmm_transition</span><span class="p">(</span><span class="n">current_vcpu</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">psr</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">lsapic_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">v</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">length</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">PIB_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PIB_OFST_INTA</span>:
		<span class="n">panic_vm</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="s">&quot;Undefined write on PIB INTA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PIB_OFST_XTP</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">vlsapic_write_xtp</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">panic_vm</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="s">&quot;Undefined write on PIB XTP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">PIB_LOW_HALF</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/*Lower half */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">!=</span> <span class="mi">8</span><span class="p">)</span>
				<span class="n">panic_vm</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="s">&quot;Can&#39;t LHF write with size %ld!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						<span class="n">length</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">vlsapic_write_ipi</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>   <span class="cm">/*Upper half */</span>
			<span class="n">panic_vm</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="s">&quot;IPI-UHF write %lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">lsapic_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">v</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">PIB_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PIB_OFST_INTA</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* 1 byte load */</span>
			<span class="p">;</span> <span class="cm">/* There is no i8259, there is no INTA access*/</span>
		<span class="k">else</span>
			<span class="n">panic_vm</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="s">&quot;Undefined read on PIB INTA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PIB_OFST_XTP</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">result</span> <span class="o">=</span> <span class="n">VLSAPIC_XTP</span><span class="p">(</span><span class="n">v</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">panic_vm</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="s">&quot;Undefined read on PIB XTP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">panic_vm</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="s">&quot;Undefined addr access for lsapic!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mmio_access</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">u64</span> <span class="n">src_pa</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">dest</span><span class="p">,</span>
					<span class="n">u16</span> <span class="n">s</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ma</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iot</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">exit_ctl_data</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">exit_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">psr</span><span class="p">;</span>

	<span class="n">iot</span> <span class="o">=</span> <span class="n">__gpfn_is_io</span><span class="p">(</span><span class="n">src_pa</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">psr</span><span class="p">);</span>

	<span class="cm">/*Intercept the access for PIB range*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iot</span> <span class="o">==</span> <span class="n">GPFN_PIB</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dir</span><span class="p">)</span>
			<span class="n">lsapic_write</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">src_pa</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="o">*</span><span class="n">dest</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="o">*</span><span class="n">dest</span> <span class="o">=</span> <span class="n">lsapic_read</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">src_pa</span><span class="p">,</span> <span class="n">s</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">exit_reason</span> <span class="o">=</span> <span class="n">EXIT_REASON_MMIO_INSTRUCTION</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ioreq</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">src_pa</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ioreq</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">s</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ioreq</span><span class="p">.</span><span class="n">dir</span> <span class="o">=</span> <span class="n">dir</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dir</span> <span class="o">==</span> <span class="n">IOREQ_WRITE</span><span class="p">)</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ioreq</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">dest</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ioreq</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">STATE_IOREQ_READY</span><span class="p">;</span>
	<span class="n">vmm_transition</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ioreq</span><span class="p">.</span><span class="n">state</span> <span class="o">==</span> <span class="n">STATE_IORESP_READY</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dir</span> <span class="o">==</span> <span class="n">IOREQ_READ</span><span class="p">)</span>
			<span class="cm">/* it&#39;s necessary to ensure zero extending */</span>
			<span class="o">*</span><span class="n">dest</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">u</span><span class="p">.</span><span class="n">ioreq</span><span class="p">.</span><span class="n">data</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="mi">0UL</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">64</span><span class="o">-</span><span class="p">(</span><span class="n">s</span><span class="o">*</span><span class="mi">8</span><span class="p">)));</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">panic_vm</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="s">&quot;Unhandled mmio access returned!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">psr</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm">   dir 1: read 0:write</span>
<span class="cm">   inst_type 0:integer 1:floating point</span>
<span class="cm"> */</span>
<span class="cp">#define SL_INTEGER	0	</span><span class="cm">/* store/load interger*/</span><span class="cp"></span>
<span class="cp">#define SL_FLOATING	1     	</span><span class="cm">/* store/load floating*/</span><span class="cp"></span>

<span class="kt">void</span> <span class="nf">emulate_io_inst</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">u64</span> <span class="n">padr</span><span class="p">,</span> <span class="n">u64</span> <span class="n">ma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">kvm_pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">IA64_BUNDLE</span> <span class="n">bundle</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="n">dir</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">inst_type</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">data</span><span class="p">,</span> <span class="n">slot1a</span><span class="p">,</span> <span class="n">slot1b</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="n">update_reg</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">imm</span><span class="p">;</span>
	<span class="n">INST64</span> <span class="n">inst</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">vcpu_regs</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fetch_code</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">cr_iip</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bundle</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* if fetch code fail, return and try again */</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">slot</span> <span class="o">=</span> <span class="p">((</span><span class="k">struct</span> <span class="n">ia64_psr</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cr_ipsr</span><span class="p">))</span><span class="o">-&gt;</span><span class="n">ri</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">slot</span><span class="p">)</span>
		<span class="n">inst</span><span class="p">.</span><span class="n">inst</span> <span class="o">=</span> <span class="n">bundle</span><span class="p">.</span><span class="n">slot0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">slot</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot1a</span> <span class="o">=</span> <span class="n">bundle</span><span class="p">.</span><span class="n">slot1a</span><span class="p">;</span>
		<span class="n">slot1b</span> <span class="o">=</span> <span class="n">bundle</span><span class="p">.</span><span class="n">slot1b</span><span class="p">;</span>
		<span class="n">inst</span><span class="p">.</span><span class="n">inst</span> <span class="o">=</span> <span class="n">slot1a</span> <span class="o">+</span> <span class="p">(</span><span class="n">slot1b</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">slot</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">inst</span><span class="p">.</span><span class="n">inst</span> <span class="o">=</span> <span class="n">bundle</span><span class="p">.</span><span class="n">slot2</span><span class="p">;</span>

	<span class="cm">/* Integer Load/Store */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M1</span><span class="p">.</span><span class="n">major</span> <span class="o">==</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M1</span><span class="p">.</span><span class="n">m</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M1</span><span class="p">.</span><span class="n">x</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">inst_type</span> <span class="o">=</span> <span class="n">SL_INTEGER</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M1</span><span class="p">.</span><span class="n">x6</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">inst</span><span class="p">.</span><span class="n">M1</span><span class="p">.</span><span class="n">x6</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mh">0xb</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*write*/</span>
			<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_WRITE</span><span class="p">;</span>
			<span class="n">data</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M4</span><span class="p">.</span><span class="n">r2</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">inst</span><span class="p">.</span><span class="n">M1</span><span class="p">.</span><span class="n">x6</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0xb</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*read*/</span>
			<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_READ</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M2</span><span class="p">.</span><span class="n">major</span> <span class="o">==</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M2</span><span class="p">.</span><span class="n">m</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M2</span><span class="p">.</span><span class="n">x</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Integer Load + Reg update */</span>
		<span class="n">inst_type</span> <span class="o">=</span> <span class="n">SL_INTEGER</span><span class="p">;</span>
		<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_READ</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M2</span><span class="p">.</span><span class="n">x6</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M2</span><span class="p">.</span><span class="n">r3</span><span class="p">);</span>
		<span class="n">update_reg</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M2</span><span class="p">.</span><span class="n">r2</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">+=</span> <span class="n">update_reg</span><span class="p">;</span>
		<span class="n">vcpu_set_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M2</span><span class="p">.</span><span class="n">r3</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M3</span><span class="p">.</span><span class="n">major</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*Integer Load/Store + Imm update*/</span>
		<span class="n">inst_type</span> <span class="o">=</span> <span class="n">SL_INTEGER</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M3</span><span class="p">.</span><span class="n">x6</span><span class="o">&amp;</span><span class="mh">0x3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">inst</span><span class="p">.</span><span class="n">M5</span><span class="p">.</span><span class="n">x6</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mh">0xb</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*write*/</span>
			<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_WRITE</span><span class="p">;</span>
			<span class="n">data</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M5</span><span class="p">.</span><span class="n">r2</span><span class="p">);</span>
			<span class="n">temp</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M5</span><span class="p">.</span><span class="n">r3</span><span class="p">);</span>
			<span class="n">imm</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M5</span><span class="p">.</span><span class="n">s</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M5</span><span class="p">.</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M5</span><span class="p">.</span><span class="n">imm7</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
			<span class="n">temp</span> <span class="o">+=</span> <span class="n">imm</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">vcpu_set_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M5</span><span class="p">.</span><span class="n">r3</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">inst</span><span class="p">.</span><span class="n">M3</span><span class="p">.</span><span class="n">x6</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0xb</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*read*/</span>
			<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_READ</span><span class="p">;</span>
			<span class="n">temp</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M3</span><span class="p">.</span><span class="n">r3</span><span class="p">);</span>
			<span class="n">imm</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M3</span><span class="p">.</span><span class="n">s</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M3</span><span class="p">.</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M3</span><span class="p">.</span><span class="n">imm7</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
			<span class="n">temp</span> <span class="o">+=</span> <span class="n">imm</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">vcpu_set_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M3</span><span class="p">.</span><span class="n">r3</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M9</span><span class="p">.</span><span class="n">major</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M9</span><span class="p">.</span><span class="n">x6</span> <span class="o">==</span> <span class="mh">0x3B</span>
				<span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M9</span><span class="p">.</span><span class="n">m</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M9</span><span class="p">.</span><span class="n">x</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Floating-point spill*/</span>
		<span class="k">struct</span> <span class="n">ia64_fpreg</span> <span class="n">v</span><span class="p">;</span>

		<span class="n">inst_type</span> <span class="o">=</span> <span class="n">SL_FLOATING</span><span class="p">;</span>
		<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_WRITE</span><span class="p">;</span>
		<span class="n">vcpu_get_fpreg</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M9</span><span class="p">.</span><span class="n">f2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
		<span class="cm">/* Write high word. FIXME: this is a kludge!  */</span>
		<span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="mh">0x3ffff</span><span class="p">;</span>
		<span class="n">mmio_access</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">padr</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">8</span><span class="p">,</span>
			    <span class="n">ma</span><span class="p">,</span> <span class="n">IOREQ_WRITE</span><span class="p">);</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">major</span> <span class="o">==</span> <span class="mi">7</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">x6</span> <span class="o">==</span> <span class="mh">0x3B</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Floating-point spill + Imm update */</span>
		<span class="k">struct</span> <span class="n">ia64_fpreg</span> <span class="n">v</span><span class="p">;</span>

		<span class="n">inst_type</span> <span class="o">=</span> <span class="n">SL_FLOATING</span><span class="p">;</span>
		<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_WRITE</span><span class="p">;</span>
		<span class="n">vcpu_get_fpreg</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">f2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">r3</span><span class="p">);</span>
		<span class="n">imm</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">s</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">imm7</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">+=</span> <span class="n">imm</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">;</span>
		<span class="n">vcpu_set_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">r3</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Write high word.FIXME: this is a kludge!  */</span>
		<span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="mh">0x3ffff</span><span class="p">;</span>
		<span class="n">mmio_access</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">padr</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
			    <span class="mi">8</span><span class="p">,</span> <span class="n">ma</span><span class="p">,</span> <span class="n">IOREQ_WRITE</span><span class="p">);</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">major</span> <span class="o">==</span> <span class="mi">7</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">x6</span> <span class="o">==</span> <span class="mh">0x31</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Floating-point stf8 + Imm update */</span>
		<span class="k">struct</span> <span class="n">ia64_fpreg</span> <span class="n">v</span><span class="p">;</span>
		<span class="n">inst_type</span> <span class="o">=</span> <span class="n">SL_FLOATING</span><span class="p">;</span>
		<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_WRITE</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">vcpu_get_fpreg</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">f2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="cm">/* Significand.  */</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">r3</span><span class="p">);</span>
		<span class="n">imm</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">s</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">imm7</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">+=</span> <span class="n">imm</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">;</span>
		<span class="n">vcpu_set_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M10</span><span class="p">.</span><span class="n">r3</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M15</span><span class="p">.</span><span class="n">major</span> <span class="o">==</span> <span class="mi">7</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M15</span><span class="p">.</span><span class="n">x6</span> <span class="o">&gt;=</span> <span class="mh">0x2c</span>
			<span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M15</span><span class="p">.</span><span class="n">x6</span> <span class="o">&lt;=</span> <span class="mh">0x2f</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">vcpu_get_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M15</span><span class="p">.</span><span class="n">r3</span><span class="p">);</span>
		<span class="n">imm</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M15</span><span class="p">.</span><span class="n">s</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M15</span><span class="p">.</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M15</span><span class="p">.</span><span class="n">imm7</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">+=</span> <span class="n">imm</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">;</span>
		<span class="n">vcpu_set_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M15</span><span class="p">.</span><span class="n">r3</span><span class="p">,</span> <span class="n">temp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">vcpu_increment_iip</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">inst</span><span class="p">.</span><span class="n">M12</span><span class="p">.</span><span class="n">major</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M12</span><span class="p">.</span><span class="n">m</span> <span class="o">==</span> <span class="mi">1</span>
			<span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M12</span><span class="p">.</span><span class="n">x</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">inst</span><span class="p">.</span><span class="n">M12</span><span class="p">.</span><span class="n">x6</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Floating-point Load Pair + Imm ldfp8 M12*/</span>
		<span class="k">struct</span> <span class="n">ia64_fpreg</span> <span class="n">v</span><span class="p">;</span>

		<span class="n">inst_type</span> <span class="o">=</span> <span class="n">SL_FLOATING</span><span class="p">;</span>
		<span class="n">dir</span> <span class="o">=</span> <span class="n">IOREQ_READ</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>     <span class="cm">/*ldfd*/</span>
		<span class="n">mmio_access</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">padr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">ma</span><span class="p">,</span> <span class="n">dir</span><span class="p">);</span>
		<span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
		<span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1003E</span><span class="p">;</span>
		<span class="n">vcpu_set_fpreg</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M12</span><span class="p">.</span><span class="n">f1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
		<span class="n">padr</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">mmio_access</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">padr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">ma</span><span class="p">,</span> <span class="n">dir</span><span class="p">);</span>
		<span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
		<span class="n">v</span><span class="p">.</span><span class="n">u</span><span class="p">.</span><span class="n">bits</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1003E</span><span class="p">;</span>
		<span class="n">vcpu_set_fpreg</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M12</span><span class="p">.</span><span class="n">f2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
		<span class="n">padr</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">vcpu_set_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M12</span><span class="p">.</span><span class="n">r3</span><span class="p">,</span> <span class="n">padr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">vcpu_increment_iip</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">inst_type</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">panic_vm</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="s">&quot;Unsupported MMIO access instruction! &quot;</span>
				<span class="s">&quot;Bunld[0]=0x%lx, Bundle[1]=0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">bundle</span><span class="p">.</span><span class="n">i64</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">bundle</span><span class="p">.</span><span class="n">i64</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">size</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dir</span> <span class="o">==</span> <span class="n">IOREQ_WRITE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mmio_access</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">padr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">ma</span><span class="p">,</span> <span class="n">dir</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">mmio_access</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">padr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">ma</span><span class="p">,</span> <span class="n">dir</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">inst_type</span> <span class="o">==</span> <span class="n">SL_INTEGER</span><span class="p">)</span>
			<span class="n">vcpu_set_gr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">inst</span><span class="p">.</span><span class="n">M1</span><span class="p">.</span><span class="n">r1</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">panic_vm</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="s">&quot;Unsupported instruction type!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="p">}</span>
	<span class="n">vcpu_increment_iip</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
