* Z:\mnt\design.r\spice\examples\ADM7172-3.3.asc
C2 N001 0 1n
V1 IN 0 3.8
Rload OUT 0 3
C1 OUT 0 4.7µ Rser=1.5m
XU1 IN OUT IN N001 OUT 0 ADM7172 Vref=3.3
.tran 5m startup
.lib ADM7172.sub
.backanno
.end
