
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004336                       # Number of seconds simulated
sim_ticks                                  4335558591                       # Number of ticks simulated
final_tick                               533906902845                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134866                       # Simulator instruction rate (inst/s)
host_op_rate                                   174654                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 147551                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925784                       # Number of bytes of host memory used
host_seconds                                 29383.42                       # Real time elapsed on the host
sim_insts                                  3962827755                       # Number of instructions simulated
sim_ops                                    5131920001                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       965632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       566144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       787328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       414848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2757120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       340480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            340480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7544                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4423                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6151                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3241                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21540                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2660                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2660                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1417118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222723781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1358072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    130581559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1269502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    181597823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1299025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     95685018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               635931897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1417118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1358072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1269502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1299025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5343717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          78531980                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               78531980                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          78531980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1417118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222723781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1358072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    130581559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1269502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    181597823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1299025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     95685018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              714463877                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10397024                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083963                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531335                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206255                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1276895                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193035                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299586                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8804                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787510                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083963                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492621                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037723                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1523196                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9266587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.222280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.246102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5671923     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354577      3.83%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335786      3.62%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315996      3.41%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260869      2.82%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187682      2.03%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135836      1.47%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209434      2.26%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794484     19.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9266587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.296620                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.614646                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476711                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1488835                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436152                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40505                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824381                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496728                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19947637                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10527                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824381                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658368                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1019766                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       189476                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287919                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286674                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19350204                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          456                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156576                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79557                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26832241                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90138142                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90138142                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10037095                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3610                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1897                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701528                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23529                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414916                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18038383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608760                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23637                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5708398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17424048                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          258                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9266587                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.576498                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823648                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3779160     40.78%     40.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1717850     18.54%     59.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357393     14.65%     73.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817879      8.83%     82.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835312      9.01%     91.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378895      4.09%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243419      2.63%     98.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67182      0.72%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69497      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9266587                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63428     59.50%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20237     18.98%     78.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22945     21.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12010292     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200390      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1547460     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849024      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608760                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.405091                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106610                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007298                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38614353                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23750498                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14715370                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46254                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       662432                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234464                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824381                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         924712                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19945                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18041893                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894792                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016432                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1888                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         13970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1430                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238318                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14367251                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468357                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241508                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303439                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835082                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.381862                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14247860                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237302                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202160                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24886522                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.369363                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369765                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5803736                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205463                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8442206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067822                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3855010     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046131     24.24%     69.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850209     10.07%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430548      5.10%     85.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451883      5.35%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       224980      2.66%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154863      1.83%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89267      1.06%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339315      4.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8442206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339315                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26145663                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36910758                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1130437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.039702                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.039702                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.961814                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.961814                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64951917                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19479420                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727827                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                10397024                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3354549                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2922532                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219544                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1688253                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1623427                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          237432                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6726                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      4090016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18617965                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3354549                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1860859                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3948752                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1020762                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        523231                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          2011229                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9361858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.295674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.284387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5413106     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          705102      7.53%     65.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          349510      3.73%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          258713      2.76%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          213782      2.28%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          185263      1.98%     76.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           64519      0.69%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          231951      2.48%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1939912     20.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9361858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.322645                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.790701                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4235375                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       494950                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3815416                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19568                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        796545                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       371310                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3336                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20846968                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4979                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        796545                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4412573                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         260436                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        60576                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3656197                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       175527                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20192283                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           63                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         85129                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75663                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26776294                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91980831                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91980831                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17636432                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9139819                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2562                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1373                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           442650                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3074434                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       705159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8966                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       219284                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19009776                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16221926                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21691                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5436051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14846296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          155                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9361858                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.732768                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3391748     36.23%     36.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1990570     21.26%     57.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1000032     10.68%     68.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1168925     12.49%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       879912      9.40%     90.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       562466      6.01%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       240865      2.57%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71371      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        55969      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9361858                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          69189     73.09%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14659     15.49%     88.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10811     11.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12744881     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       129827      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1186      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2760618     17.02%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       585414      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16221926                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.560247                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              94659                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005835                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41922059                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24448525                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15670374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16316585                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26372                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       852261                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183898                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        796545                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         175298                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10010                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19012350                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        74395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3074434                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       705159                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1368                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           77                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240713                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15876384                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2642780                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       345541                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3212569                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2379157                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            569789                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.527012                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15698995                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15670374                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9441531                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23324764                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.507198                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404786                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11814634                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13444278                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5568299                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2419                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217497                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8565313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.569619                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.290172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      4034765     47.11%     47.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1814125     21.18%     68.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       983386     11.48%     79.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       358811      4.19%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       308947      3.61%     87.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       137331      1.60%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       335306      3.91%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88467      1.03%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       504175      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8565313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11814634                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13444278                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2743432                       # Number of memory references committed
system.switch_cpus1.commit.loads              2222173                       # Number of loads committed
system.switch_cpus1.commit.membars               1204                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2102174                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11742695                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       183278                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       504175                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27073598                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38822760                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1035166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11814634                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13444278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11814634                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.880012                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880012                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.136348                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.136348                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        73484074                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20586163                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       21468643                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2412                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                10397024                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3232164                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2621842                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       220412                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1329194                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1272817                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          343179                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9468                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3383907                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17808455                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3232164                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1615996                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3760993                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1161496                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        889076                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1665959                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8969994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.448654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.302187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5209001     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          235547      2.63%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          266828      2.97%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          491093      5.47%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          219080      2.44%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          337656      3.76%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          185407      2.07%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          158166      1.76%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1867216     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8969994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.310874                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.712842                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3571907                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       838897                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3587932                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        37375                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        933880                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       550577                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2127                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21209665                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4945                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        933880                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3767298                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         202584                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       363943                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3425527                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       276755                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20381943                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5982                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        148431                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        79123                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2003                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     28544597                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94936635                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94936635                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17530129                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11014426                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4305                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2594                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           705060                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1903563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       970868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14014                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       327069                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19147639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15405075                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30596                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6481709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19409747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          848                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8969994                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.717401                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3320522     37.02%     37.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1841931     20.53%     57.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1267718     14.13%     71.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       870366      9.70%     81.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       723979      8.07%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       392520      4.38%     93.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       388194      4.33%     98.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        89182      0.99%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75582      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8969994                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         111491     76.75%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15785     10.87%     87.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17983     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12846774     83.39%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       217901      1.41%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1696      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1534136      9.96%     94.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       804568      5.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15405075                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.481681                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             145261                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009429                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39956000                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25633804                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14959841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15550336                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30550                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       747376                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          257                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       246288                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        933880                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          89866                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10180                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19151953                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1903563                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       970868                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2585                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       127531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       257141                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15114088                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1431040                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       290986                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2204862                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2140493                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            773822                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.453694                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14971321                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14959841                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9792604                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27479766                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.438858                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356357                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10274636                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12619215                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6532794                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3463                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       223287                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8036114                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.570313                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.144473                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3355317     41.75%     41.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2104469     26.19%     67.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       862756     10.74%     78.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       430975      5.36%     84.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       441493      5.49%     89.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173445      2.16%     91.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       190127      2.37%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        97906      1.22%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       379626      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8036114                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10274636                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12619215                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1880767                       # Number of memory references committed
system.switch_cpus2.commit.loads              1156187                       # Number of loads committed
system.switch_cpus2.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1814181                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11368988                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256770                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       379626                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26808328                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39238745                       # The number of ROB writes
system.switch_cpus2.timesIdled                   7869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1427030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10274636                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12619215                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10274636                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.011912                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.011912                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.988229                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.988229                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67942813                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20682425                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19611468                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3456                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                10397024                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3587162                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2921636                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       237764                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1521861                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1398255                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          383565                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10612                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3698506                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              19606637                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3587162                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1781820                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4107818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1279710                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        763944                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1814646                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       102530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9608741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.527429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.356475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5500923     57.25%     57.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          285258      2.97%     60.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          298557      3.11%     63.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          471944      4.91%     68.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          223632      2.33%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          316795      3.30%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          213434      2.22%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          157483      1.64%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         2140715     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9608741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345018                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.885793                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3895226                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       712653                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3930156                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        33501                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       1037204                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       609121                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      23422822                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4678                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       1037204                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         4091778                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         138242                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       318670                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3765228                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       257611                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      22581878                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           77                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        149304                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        75576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     31606748                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    105295110                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    105295110                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19312872                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        12293778                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3884                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1979                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           673608                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2100649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1087878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11857                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       442741                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          21166080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         16815464                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30071                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      7276615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     22490193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9608741                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.750017                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.922274                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3452197     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2023495     21.06%     56.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1371189     14.27%     71.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       901741      9.38%     80.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       810604      8.44%     89.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       459973      4.79%     93.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       411556      4.28%     98.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91137      0.95%     99.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        86849      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9608741                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         126652     78.23%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17755     10.97%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17480     10.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     14039037     83.49%     83.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       223855      1.33%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1900      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1669218      9.93%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       881454      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      16815464                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.617334                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             161887                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009627                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     43431621                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     28446736                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     16339510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16977351                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        24235                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       836642                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       287655                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       1037204                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          89544                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        15044                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     21169986                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        53393                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2100649                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1087878                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1975                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         12023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       143819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       133243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       277062                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     16515111                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1557636                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       300347                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2410688                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2347760                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            853052                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.588446                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              16352045                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             16339510                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10725577                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         30496831                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.571556                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351695                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11254368                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13856953                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      7312999                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3870                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       239896                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8571536                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.616624                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.161281                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3401543     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2368871     27.64%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       941354     10.98%     78.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       473321      5.52%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       438312      5.11%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       201688      2.35%     91.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       218058      2.54%     93.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       111737      1.30%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       416652      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8571536                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11254368                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13856953                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2064221                       # Number of memory references committed
system.switch_cpus3.commit.loads              1264001                       # Number of loads committed
system.switch_cpus3.commit.membars               1928                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2000697                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12483270                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       285715                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       416652                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            29324654                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           43378323                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 788283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11254368                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13856953                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11254368                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.923821                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.923821                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.082461                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.082461                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        74157229                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       22660012                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       21563858                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3856                       # number of misc regfile writes
system.l20.replacements                          7608                       # number of replacements
system.l20.tagsinuse                       511.745392                       # Cycle average of tags in use
system.l20.total_refs                            4461                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8120                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.549384                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.358038                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.927570                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.178547                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.281236                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008512                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005718                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943708                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041565                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999503                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2923                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2924                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2941                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2942                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2941                       # number of overall hits
system.l20.overall_hits::total                   2942                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7514                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7562                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 30                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7544                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7592                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7544                       # number of overall misses
system.l20.overall_misses::total                 7592                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      9447181                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1251030618                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1260477799                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      5187572                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      5187572                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      9447181                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1256218190                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1265665371                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      9447181                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1256218190                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1265665371                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10437                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10486                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10485                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10534                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10485                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10534                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.719939                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.721152                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.625000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.625000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.719504                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.720714                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.719504                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.720714                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 196816.270833                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166493.294916                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166685.770828                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 172919.066667                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 172919.066667                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 196816.270833                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166518.848091                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166710.401870                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 196816.270833                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166518.848091                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166710.401870                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 719                       # number of writebacks
system.l20.writebacks::total                      719                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7514                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7562                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            30                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7544                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7592                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7544                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7592                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      8901170                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1165531910                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1174433080                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4845972                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4845972                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      8901170                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1170377882                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1179279052                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      8901170                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1170377882                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1179279052                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.719939                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.721152                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.719504                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.720714                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.719504                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.720714                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185441.041667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155114.707213                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155307.204443                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 161532.400000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 161532.400000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 185441.041667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155140.228261                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155331.803477                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 185441.041667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155140.228261                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155331.803477                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4483                       # number of replacements
system.l21.tagsinuse                       511.819645                       # Cycle average of tags in use
system.l21.total_refs                            2727                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4995                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.545946                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.520448                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.963017                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   467.803147                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.533034                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010782                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007740                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.913678                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.067447                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999648                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1719                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1722                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             652                       # number of Writeback hits
system.l21.Writeback_hits::total                  652                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           20                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   20                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1739                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1742                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1739                       # number of overall hits
system.l21.overall_hits::total                   1742                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4415                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4461                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4423                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4469                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4423                       # number of overall misses
system.l21.overall_misses::total                 4469                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     10754169                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    617540156                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      628294325                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1452722                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1452722                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     10754169                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    618992878                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       629747047                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     10754169                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    618992878                       # number of overall miss cycles
system.l21.overall_miss_latency::total      629747047                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6134                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6183                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          652                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              652                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               28                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6162                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6211                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6162                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6211                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.719759                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.721494                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.285714                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.717786                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.719530                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.717786                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.719530                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 233786.282609                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139873.195017                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 140841.588209                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 181590.250000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 181590.250000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 233786.282609                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139948.649785                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 140914.532781                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 233786.282609                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139948.649785                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 140914.532781                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 488                       # number of writebacks
system.l21.writebacks::total                      488                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4415                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4461                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4423                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4469                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4423                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4469                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     10212358                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    565071911                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    575284269                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1358207                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1358207                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     10212358                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    566430118                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    576642476                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     10212358                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    566430118                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    576642476                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.719759                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.721494                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.717786                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.719530                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.717786                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.719530                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 222007.782609                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127989.107814                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 128958.589778                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 169775.875000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 169775.875000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 222007.782609                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128064.688673                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 129031.657194                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 222007.782609                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128064.688673                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 129031.657194                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6211                       # number of replacements
system.l22.tagsinuse                       511.529204                       # Cycle average of tags in use
system.l22.total_refs                            3020                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6723                       # Sample count of references to valid blocks.
system.l22.avg_refs                          0.449204                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            6.625866                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     3.636100                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   466.481627                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            34.785610                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012941                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007102                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.911097                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.067941                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999080                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1614                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1617                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             839                       # number of Writeback hits
system.l22.Writeback_hits::total                  839                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           42                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1656                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1659                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1656                       # number of overall hits
system.l22.overall_hits::total                   1659                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6131                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6174                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           22                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 22                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6153                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6196                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6153                       # number of overall misses
system.l22.overall_misses::total                 6196                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     10765698                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1039759826                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1050525524                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3992190                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3992190                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     10765698                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1043752016                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1054517714                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     10765698                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1043752016                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1054517714                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7745                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7791                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          839                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              839                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           64                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7809                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7855                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7809                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7855                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.791607                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.792453                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.343750                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.343750                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.787937                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.788797                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.787937                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.788797                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 250365.069767                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169590.576741                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170153.146097                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 181463.181818                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 181463.181818                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 250365.069767                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169633.027141                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170193.304390                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 250365.069767                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169633.027141                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170193.304390                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 654                       # number of writebacks
system.l22.writebacks::total                      654                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            2                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 2                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  2                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            2                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 2                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6129                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6172                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           22                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            22                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6151                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6194                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6151                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6194                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     10276356                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    969018543                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    979294899                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3741136                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3741136                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     10276356                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    972759679                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    983036035                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     10276356                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    972759679                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    983036035                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.791349                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.792196                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.343750                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.343750                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.787681                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.788542                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.787681                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.788542                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 238985.023256                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158103.857562                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158667.352398                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 170051.636364                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 170051.636364                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 238985.023256                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158146.590636                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158707.787375                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 238985.023256                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158146.590636                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158707.787375                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3301                       # number of replacements
system.l23.tagsinuse                       511.349076                       # Cycle average of tags in use
system.l23.total_refs                            6303                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3813                       # Sample count of references to valid blocks.
system.l23.avg_refs                          1.653029                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks            6.909324                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     4.790557                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   439.705980                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            59.943215                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013495                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009357                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.858801                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.117077                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998729                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1742                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1744                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1044                       # number of Writeback hits
system.l23.Writeback_hits::total                 1044                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           56                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1798                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1800                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1798                       # number of overall hits
system.l23.overall_hits::total                   1800                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3242                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3286                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3242                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3286                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3242                       # number of overall misses
system.l23.overall_misses::total                 3286                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11041463                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    473102741                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      484144204                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11041463                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    473102741                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       484144204                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11041463                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    473102741                       # number of overall miss cycles
system.l23.overall_miss_latency::total      484144204                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4984                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5030                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1044                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1044                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           56                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5040                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5086                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5040                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5086                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.956522                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.650482                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.653280                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.956522                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.643254                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.646087                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.956522                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.643254                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.646087                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 250942.340909                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 145929.284701                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147335.424224                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 250942.340909                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 145929.284701                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147335.424224                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 250942.340909                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 145929.284701                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147335.424224                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 799                       # number of writebacks
system.l23.writebacks::total                      799                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3241                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3285                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3241                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3285                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3241                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3285                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     10538022                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    435759910                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    446297932                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     10538022                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    435759910                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    446297932                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     10538022                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    435759910                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    446297932                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.650281                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.653082                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.956522                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.643056                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.645891                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.956522                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.643056                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.645891                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 239500.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134452.301759                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135859.340030                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 239500.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 134452.301759                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135859.340030                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 239500.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 134452.301759                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135859.340030                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               582.226814                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641596                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   590                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1697697.620339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.886693                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340122                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070331                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.933056                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632902                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632902                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632902                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     13799846                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13799846                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     13799846                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13799846                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     13799846                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13799846                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186484.405405                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186484.405405                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186484.405405                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186484.405405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186484.405405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186484.405405                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      9504589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9504589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      9504589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9504589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      9504589                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9504589                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193971.204082                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193971.204082                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 193971.204082                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193971.204082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 193971.204082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193971.204082                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10485                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372452                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10741                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16234.284703                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.388653                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.611347                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899956                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100044                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127763                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127763                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778454                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778454                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1708                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906217                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906217                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906217                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906217                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40783                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40783                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          191                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          191                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        40974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         40974                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        40974                       # number of overall misses
system.cpu0.dcache.overall_misses::total        40974                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5081723909                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5081723909                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     19355187                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     19355187                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5101079096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5101079096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5101079096                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5101079096                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947191                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947191                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947191                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947191                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034901                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034901                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000245                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000245                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021043                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021043                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021043                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021043                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124603.974916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124603.974916                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 101336.057592                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 101336.057592                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124495.511690                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124495.511690                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124495.511690                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124495.511690                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30346                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          143                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30489                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10437                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10437                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10485                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10485                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1279344444                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1279344444                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5398523                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5398523                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1284742967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1284742967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1284742967                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1284742967                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005385                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005385                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005385                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005385                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122577.794769                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122577.794769                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 112469.229167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 112469.229167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122531.518073                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122531.518073                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122531.518073                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122531.518073                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               556.962016                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913452482                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1611027.305115                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.515028                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   513.446988                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069736                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.822832                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892567                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      2011173                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2011173                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      2011173                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2011173                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      2011173                       # number of overall hits
system.cpu1.icache.overall_hits::total        2011173                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11871404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11871404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11871404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11871404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11871404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11871404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      2011229                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2011229                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      2011229                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2011229                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      2011229                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2011229                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211989.357143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211989.357143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211989.357143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211989.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211989.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211989.357143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10830788                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10830788                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10830788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10830788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10830788                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10830788                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 221036.489796                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 221036.489796                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 221036.489796                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 221036.489796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 221036.489796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 221036.489796                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6162                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207131403                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6418                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32273.512465                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.734240                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.265760                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.807556                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.192444                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2401704                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2401704                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       518679                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        518679                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1348                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1206                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2920383                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2920383                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2920383                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2920383                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        22849                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        22849                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           88                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        22937                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22937                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        22937                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22937                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2817638733                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2817638733                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9715480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9715480                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2827354213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2827354213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2827354213                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2827354213                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2424553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2424553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       518767                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       518767                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2943320                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2943320                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2943320                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2943320                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009424                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000170                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007793                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007793                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007793                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007793                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123315.625760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123315.625760                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 110403.181818                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110403.181818                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123266.085931                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123266.085931                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123266.085931                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123266.085931                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          652                       # number of writebacks
system.cpu1.dcache.writebacks::total              652                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        16715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        16715                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        16775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        16775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        16775                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        16775                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6134                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6162                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    633960618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    633960618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1740788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1740788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    635701406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    635701406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    635701406                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    635701406                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002094                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002094                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002094                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002094                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103351.910336                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103351.910336                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        62171                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        62171                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103164.785135                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103164.785135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103164.785135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103164.785135                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               514.756253                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006710144                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943455.876448                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.756253                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068520                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.824930                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1665898                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1665898                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1665898                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1665898                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1665898                       # number of overall hits
system.cpu2.icache.overall_hits::total        1665898                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     16730717                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16730717                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     16730717                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16730717                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     16730717                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16730717                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1665959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1665959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1665959                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1665959                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1665959                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1665959                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 274274.049180                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 274274.049180                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 274274.049180                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 274274.049180                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 274274.049180                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 274274.049180                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10856741                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10856741                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10856741                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10856741                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10856741                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10856741                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 236016.108696                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 236016.108696                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 236016.108696                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 236016.108696                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 236016.108696                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 236016.108696                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7809                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165393908                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8065                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              20507.614135                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.453862                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.546138                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888492                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111508                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1113319                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1113319                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       720816                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        720816                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2527                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2527                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1728                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1834135                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1834135                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1834135                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1834135                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16987                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16987                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          236                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          236                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17223                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17223                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17223                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17223                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2421843485                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2421843485                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     19707967                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     19707967                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2441551452                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2441551452                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2441551452                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2441551452                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1130306                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1130306                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       721052                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       721052                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1851358                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1851358                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1851358                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1851358                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015029                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015029                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000327                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009303                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009303                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009303                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009303                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 142570.405899                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 142570.405899                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83508.334746                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83508.334746                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 141761.101550                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 141761.101550                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 141761.101550                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 141761.101550                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          839                       # number of writebacks
system.cpu2.dcache.writebacks::total              839                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9242                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9242                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          172                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          172                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9414                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9414                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7745                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7745                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7809                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7809                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1060443955                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1060443955                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4686278                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4686278                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1065130233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1065130233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1065130233                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1065130233                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004218                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004218                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004218                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004218                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136919.813428                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 136919.813428                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73223.093750                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73223.093750                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 136397.776028                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 136397.776028                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 136397.776028                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 136397.776028                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               504.102009                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004863148                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1978077.062992                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.102009                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067471                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.740385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.807856                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1814585                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1814585                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1814585                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1814585                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1814585                       # number of overall hits
system.cpu3.icache.overall_hits::total        1814585                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total           61                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     14931572                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     14931572                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     14931572                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     14931572                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     14931572                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     14931572                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1814646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1814646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1814646                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1814646                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1814646                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1814646                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 244779.868852                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 244779.868852                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 244779.868852                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 244779.868852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 244779.868852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 244779.868852                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11179154                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11179154                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11179154                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11179154                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11179154                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11179154                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 243025.086957                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 243025.086957                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 243025.086957                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 243025.086957                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 243025.086957                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 243025.086957                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5040                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               154024525                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5296                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29083.180702                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.484796                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.515204                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884706                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115294                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1218106                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1218106                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       796168                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        796168                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1928                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1928                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2014274                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2014274                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2014274                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2014274                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13409                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13409                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          177                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          177                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13586                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13586                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13586                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13586                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1641205630                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1641205630                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5705731                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5705731                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1646911361                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1646911361                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1646911361                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1646911361                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1231515                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1231515                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       796345                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       796345                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1928                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1928                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2027860                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2027860                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2027860                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2027860                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010888                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010888                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000222                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006700                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006700                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006700                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006700                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 122395.825938                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 122395.825938                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 32235.768362                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32235.768362                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 121221.210143                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121221.210143                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 121221.210143                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121221.210143                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1044                       # number of writebacks
system.cpu3.dcache.writebacks::total             1044                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8425                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8425                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          121                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8546                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8546                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8546                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8546                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4984                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4984                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           56                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5040                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5040                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5040                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5040                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    492137891                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    492137891                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1236017                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1236017                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    493373908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    493373908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    493373908                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    493373908                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002485                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002485                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002485                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002485                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98743.557584                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98743.557584                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22071.732143                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22071.732143                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 97891.648413                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97891.648413                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 97891.648413                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97891.648413                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
