// Seed: 3045831064
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_8 = id_3;
  assign id_1 = 'b0;
  wire id_9;
  tri id_10, id_11;
  supply1 id_12;
  wire id_13;
  id_14(
      .id_0(id_8 == {1, id_5, 1'b0} > ~id_7),
      .id_1(id_4[1]),
      .id_2(id_2),
      .id_3(id_12),
      .id_4(1),
      .id_5(1),
      .id_6(1)
  );
  supply0 id_15;
  assign id_15 = 1;
  always @(posedge 1'b0 - "") begin
    id_10 = id_3;
  end
  uwire id_16 = 1;
  id_17(
      id_12, 1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  module_0(
      id_3, id_6, id_6, id_2, id_1, id_5, id_6
  );
  assign id_2[1] = 0;
endmodule
