# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Oct 07 19:58:09 2015
# 
# Allegro PCB Router v16-6-112 made 2015/02/02 at 11:09:05
# Running on: hfp-20120615tne, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Batch File Name: pasde.do
# Did File Name: E:/material/glass/pcb/test-stm32f429/pcb/specctra.did
# Current time = Wed Oct 07 19:58:10 2015
# PCB E:/material/glass/pcb/test-stm32f429/pcb
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-100.0500 ylo=-85.0000 xhi=2101.0500 yhi=1785.0000
# Total 83 Images Consolidated.
# Via 'VIA-8-11' z=1, 2 xlo= -5.5000 ylo= -5.5000 xhi=  5.5000 yhi=  5.5000
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'VIA-8-11'
# BOTTOM  'VIA-8-11'  ----------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 101, Images Processed 119, Padstacks Processed 32
# Nets Processed 153, Net Terminals 573
# PCB Area=3401700.000  EIC=45  Area/EIC=75593.333  SMDs=94
# Total Pin Count: 643
# Signal Connections Created 199
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 409
# Signal Layers 2 Power Layers 2
# Wire Junctions 12, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 133733.5200 Horizontal 79535.0690 Vertical 54198.4510
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 133733.5200 Horizontal 79000.4900 Vertical 54733.0300
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File E:/material/glass/pcb/test-stm32f429/pcb\f429_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaak13540.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U1 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction Out) (location Inside) (pin_type power) (pin_type signal)
# Fanout away from the component center.
# Fanout inside component outline only.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Wed Oct 07 19:58:37 2015
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'VIA-8-11'
# BOTTOM  'VIA-8-11'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 409
# Signal Layers 2 Power Layers 2
# Wire Junctions 12, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 131591.7800 Horizontal 78201.3400 Vertical 53390.4400
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 130678.6800 Horizontal 76521.0700 Vertical 54157.6100
# Start Fanout Pass 1 of 1
# Attempts 170 Successes 170 Failures 0 Vias 170
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 371
# Signal Layers 2 Power Layers 2
# Wire Junctions 27, at vias 15 Total Vias 170
# Percent Connected    6.55
# Manhattan Length 131591.7800 Horizontal 78046.4140 Vertical 53545.3660
# Routed Length 2521.9670 Horizontal 1783.3000 Vertical 1783.3000
# Ratio Actual / Manhattan   0.0192
# Unconnected Length 130847.5800 Horizontal 76599.5500 Vertical 54248.0300
write routes (changed_only) (reset_changed) C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaal13540.tmp
# Routing Written to File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaal13540.tmp
# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaam13540.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U8 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction Out) (location Inside) (pin_type power) (pin_type signal)
# Fanout away from the component center.
# Fanout inside component outline only.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Wed Oct 07 19:58:52 2015
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'VIA-8-11'
# BOTTOM  'VIA-8-11'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 371
# Signal Layers 2 Power Layers 2
# Wire Junctions 27, at vias 27 Total Vias 170
# Percent Connected    6.55
# Manhattan Length 131591.7800 Horizontal 78105.1370 Vertical 53486.6430
# Routed Length 2521.9670 Horizontal 1783.3000 Vertical 1783.3000
# Ratio Actual / Manhattan   0.0192
# Unconnected Length 130292.5600 Horizontal 76355.6300 Vertical 53936.9300
# Start Fanout Pass 1 of 1
# Attempts 53 Successes 53 Failures 0 Vias 223
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 352
# Signal Layers 2 Power Layers 2
# Wire Junctions 41, at vias 41 Total Vias 223
# Percent Connected   11.34
# Manhattan Length 131591.7800 Horizontal 77997.8290 Vertical 53593.9510
# Routed Length 3496.3602 Horizontal 2472.3000 Vertical 2472.3000
# Ratio Actual / Manhattan   0.0266
# Unconnected Length 130241.2400 Horizontal 76290.6300 Vertical 53950.6100
write routes (changed_only) (reset_changed) C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaan13540.tmp
# Routing Written to File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaan13540.tmp
# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaap13540.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net 'OSC32-OUT' Selected.
# Net 'OSC32-IN' Selected.
# Net 'OSC-IN' Selected.
# Net 'OSC-OUT' Selected.
# Net PG11 Selected.
# Net PE4 Selected.
# Net PI2 Selected.
# Net PI1 Selected.
# Net PI0 Selected.
# Net PE6 Selected.
# Net PE5 Selected.
# Net PG6 Selected.
# Net PB8 Selected.
# Net PB15 Selected.
# Net PA10 Selected.
# Net PA9 Selected.
# Net PC6 Selected.
# Net PF10 Selected.
# Net PA8 Selected.
# Net PG7 Selected.
# Net PI7 Selected.
# Net PA11 Selected.
# Net PG12 Selected.
# Net GND Selected.
# Net VDDA Selected.
# Net PB14 Selected.
# Net PB13 Selected.
# Net PB12 Selected.
# Net PA5 Selected.
# Net PA3 Selected.
# Net PA2 Selected.
# Net PA1 Selected.
# Net PA6 Selected.
# Net PA7 Selected.
# Net PB7 Selected.
# Net PG10 Selected.
# Net RESET Selected.
# Net TDO Selected.
# Net TCK Selected.
# Net TMS Selected.
# Net TDI Selected.
# Net TRST Selected.
# Net PD8 Selected.
# Net PE2 Selected.
# Net PD10 Selected.
# Net PD9 Selected.
# Net PE15 Selected.
# Net PE14 Selected.
# Net PE13 Selected.
# Net PE12 Selected.
# Net PE11 Selected.
# Net PE1 Selected.
# Net PE0 Selected.
# Net PG8 Selected.
# Net PB5 Selected.
# Net PF11 Selected.
# Net PG15 Selected.
# Net PC0 Selected.
# Net PB6 Selected.
# Net PG5 Selected.
# Net PG4 Selected.
# Net PG2 Selected.
# Net PG1 Selected.
# Net PG0 Selected.
# Net PF15 Selected.
# Net PF14 Selected.
# Net PF13 Selected.
# Net PF12 Selected.
# Net PF5 Selected.
# Net PF4 Selected.
# Net PF3 Selected.
# Net PF2 Selected.
# Net PF1 Selected.
# Net PF0 Selected.
# Net PE10 Selected.
# Net PE9 Selected.
# Net PE8 Selected.
# Net PE7 Selected.
# Net PD1 Selected.
# Net PD0 Selected.
# Net PD15 Selected.
# Net PD14 Selected.
# Net PD11 Selected.
# Net PD6 Selected.
# Net 3.3V Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Wed Oct 07 20:00:46 2015
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 153 Connections 397 Unroutes 404
# Signal Layers 2 Power Layers 2
# Wire Junctions 12, at vias 5 Total Vias 33
# Percent Connected    0.00
# Manhattan Length 131026.8600 Horizontal 77911.0020 Vertical 53115.8580
# Routed Length 489.5583 Horizontal 346.1700 Vertical 346.1700
# Ratio Actual / Manhattan   0.0037
# Unconnected Length 130244.1000 Horizontal 76471.0200 Vertical 53773.0800
# All Components Unselected.
# All Nets Unselected.
# Current time = Wed Oct 07 20:00:47 2015
# Nets Processed 154, Net Terminals 740
# Signal Connections Created 199
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 154 Connections 397 Unroutes 363
# Signal Layers 2 Power Layers 2
# Wire Junctions 27, at vias 19 Total Vias 90
# Percent Connected    8.56
# Manhattan Length 130612.7400 Horizontal 77549.6690 Vertical 53063.0710
# Routed Length 2521.9670 Horizontal 1783.3000 Vertical 1783.3000
# Ratio Actual / Manhattan   0.0193
# Unconnected Length 130282.4800 Horizontal 76170.8300 Vertical 54111.6500
# Loading Do File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaaq13540.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U8 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction In) (location Inside) (pin_type power) (pin_type signal)
# Fanout towards the component center.
# Fanout inside component outline only.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Wed Oct 07 20:01:01 2015
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'VIA-8-11'
# BOTTOM  'VIA-8-11'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 154 Connections 397 Unroutes 363
# Signal Layers 2 Power Layers 2
# Wire Junctions 27, at vias 19 Total Vias 90
# Percent Connected    8.56
# Manhattan Length 130612.7400 Horizontal 77549.6690 Vertical 53063.0710
# Routed Length 2521.9670 Horizontal 1783.3000 Vertical 1783.3000
# Ratio Actual / Manhattan   0.0193
# Unconnected Length 130282.4800 Horizontal 76170.8300 Vertical 54111.6500
# Start Fanout Pass 1 of 1
# Attempts 57 Successes 49 Failures 8 Vias 139
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Wiring Statistics ----------------- E:/material/glass/pcb/test-stm32f429/pcb\f429.dsn
# Nets 154 Connections 397 Unroutes 357
# Signal Layers 2 Power Layers 2
# Wire Junctions 40, at vias 32 Total Vias 139
# Percent Connected   10.08
# Manhattan Length 130612.7400 Horizontal 77437.1090 Vertical 53175.6310
# Routed Length 3431.9363 Horizontal 2434.8000 Vertical 2407.3000
# Ratio Actual / Manhattan   0.0263
# Unconnected Length 130462.8800 Horizontal 76301.8700 Vertical 54161.0100
write routes (changed_only) (reset_changed) C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaar13540.tmp
# Routing Written to File C:/Users/ADMINI~1/AppData/Local/Temp/#Taaaaar13540.tmp
quit
