--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/net/asimov/users/software/CAD/Xilinx/12.4_64b/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml pulse_shaper.twx pulse_shaper.ncd
-o pulse_shaper.twr pulse_shaper.pcf

Design file:              pulse_shaper.ncd
Physical constraint file: pulse_shaper.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
D             |    4.211(R)|      SLOW  |   -0.377(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<0> |    2.288(R)|      SLOW  |   -0.629(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<1> |    3.127(R)|      SLOW  |   -0.986(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<2> |    3.485(R)|      SLOW  |   -1.192(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<3> |    3.160(R)|      SLOW  |   -0.939(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<4> |    3.462(R)|      SLOW  |   -1.189(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<5> |    3.048(R)|      SLOW  |   -0.950(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<6> |    2.527(R)|      SLOW  |   -0.729(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<7> |    3.010(R)|      SLOW  |   -0.909(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<8> |    3.179(R)|      SLOW  |   -1.007(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<9> |    2.702(R)|      SLOW  |   -0.750(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<10>|    2.899(R)|      SLOW  |   -0.936(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<11>|    3.067(R)|      SLOW  |   -0.960(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<12>|    2.701(R)|      SLOW  |   -0.823(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<13>|    2.538(R)|      SLOW  |   -0.698(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<14>|    3.325(R)|      SLOW  |   -1.045(R)|      FAST  |CLK_BUFGP         |   0.000|
PULSE_MASK<15>|    2.426(R)|      SLOW  |   -0.678(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q           |         8.902(R)|      SLOW  |         3.587(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.644|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 23 10:50:50 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 287 MB



