{"name":"Untitled","timePeriod":500,"clockEnabled":true,"projectId":"lcI2ZBJ3XMIQJmvfPSkG","focussedCircuit":52490830947,"orderedTabs":["52490830947"],"scopes":[{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[1]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[0]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[6]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[7]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[5]},{"x":620,"y":280,"type":2,"bitWidth":1,"label":"","connections":[4,6]},{"x":620,"y":270,"type":2,"bitWidth":1,"label":"","connections":[5,2]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[3]}],"id":52490830947,"name":"Main","Input":[{"x":580,"y":250,"objectType":"Input","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":0},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"0YrmraKZ5Q0aLdibPI1l"}]}},{"x":590,"y":280,"objectType":"Input","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":4},"values":{"state":0},"constructorParamaters":["RIGHT",1,{"x":0,"y":40,"id":"AB0bX5FzJ6baATDA5h6I"}]}}],"Output":[{"x":740,"y":260,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":7},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"ErCBeyLFFJ8Tlh7xI7XW"}]}}],"AndGate":[{"x":650,"y":260,"objectType":"AndGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[1,2],"output1":3}}}],"restrictedCircuitElementsUsed":[],"nodes":[5,6]}]}