{
	"inputtext" : ["<NAME>", "<INPUT_BIT1>", "<INPUT_BIT2>", "<INPUT_CARRY_BIT>", "<CARRY_BIT>", "<SUM_BIT>"],
	"moduleName" : "N-bit Adder",
	"moduleCode" : "-- NOVA-HDL-Assist \n-- N-Bit Adder \n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME>_adder_n_bits is\n\tPort ( <INPUT_BIT1> : in STD_LOGIC_VECTOR (3 downto 0);\n\t\t<INPUT_BIT2> : in STD_LOGIC_VECTOR (3 downto 0);\n\t\t--\n\t\t<SUM_BIT> : out STD_LOGIC_VECTOR (3 downto 0));\nend <NAME>_adder_n_bits;\n\narchitecture Behavioral of <NAME>_adder_n_bits is\n\tsignal c0,c1,c2,c3 : STD_LOGIC;\n\nbegin\n\n\tHalf_Adder: entity work.half_adder port map (<INPUT_BIT1> => <INPUT_BIT1>(0), <INPUT_BIT2> => <INPUT_BIT2>(0), <CARRY_BIT> => c0, <SUM_BIT> => <SUM_BIT>(0));\n\n\tFull_Adder0: entity work.full_adder port map (<INPUT_BIT1> => <INPUT_BIT1>(1), <INPUT_BIT2> => <INPUT_BIT2>(1), <INPUT_CARRY_BIT> => c0, <CARRY_BIT> => c1, <SUM_BIT> => <SUM_BIT>(1));\n\n\tFull_Adder1: entity work.full_adder port map (<INPUT_BIT1> => <INPUT_BIT1>(2), <INPUT_BIT2> => <INPUT_BIT2>(2), <INPUT_CARRY_BIT> => c1, <CARRY_BIT> => c2, <SUM_BIT> => <SUM_BIT>(2));\n\n\tFull_Adder2: entity work.full_adder port map (<INPUT_BIT1> => <INPUT_BIT1>(3), <INPUT_BIT2> => <INPUT_BIT2>(3), <INPUT_CARRY_BIT> => c2, <CARRY_BIT> => c3, <SUM_BIT> => <SUM_BIT>(3));\n\nend Behavioral;"
}
