TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Mon Jun 04 17:17:11 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'control_disparo:inst|new_data'
 12. Slow Model Setup: 'ifclk'
 13. Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'IO_E3'
 15. Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'
 16. Slow Model Hold: 'IO_E3'
 17. Slow Model Hold: 'control_disparo:inst|new_data'
 18. Slow Model Hold: 'ifclk'
 19. Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'ifclk'
 22. Slow Model Removal: 'ifclk'
 23. Slow Model Minimum Pulse Width: 'control_disparo:inst|new_data'
 24. Slow Model Minimum Pulse Width: 'IO_E3'
 25. Slow Model Minimum Pulse Width: 'ifclk'
 26. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 27. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'control_disparo:inst|new_data'
 38. Fast Model Setup: 'ifclk'
 39. Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'
 40. Fast Model Setup: 'IO_E3'
 41. Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'
 42. Fast Model Hold: 'IO_E3'
 43. Fast Model Hold: 'control_disparo:inst|new_data'
 44. Fast Model Hold: 'ifclk'
 45. Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'
 46. Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'
 47. Fast Model Recovery: 'ifclk'
 48. Fast Model Removal: 'ifclk'
 49. Fast Model Minimum Pulse Width: 'control_disparo:inst|new_data'
 50. Fast Model Minimum Pulse Width: 'IO_E3'
 51. Fast Model Minimum Pulse Width: 'ifclk'
 52. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 53. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|new_data     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|new_data }     ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst1|altpll_component|pll|clk[0] ; Generated ; 66.665 ; 15.0 MHz   ; 0.000 ; 33.332 ; 50.00      ; 16        ; 5           ;       ;        ;           ;            ; false    ; ifclk  ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[0] } ;
; inst1|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[1] } ;
; IO_E3                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { IO_E3 }                             ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 133.0 MHz  ; 133.0 MHz       ; ifclk                             ;                                                       ;
; 183.39 MHz ; 183.39 MHz      ; control_disparo:inst|new_data     ;                                                       ;
; 263.09 MHz ; 263.09 MHz      ; inst1|altpll_component|pll|clk[0] ;                                                       ;
; 975.61 MHz ; 449.84 MHz      ; inst1|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|new_data     ; -4.453 ; -1930.069     ;
; ifclk                             ; -3.566 ; -6.137        ;
; inst1|altpll_component|pll|clk[0] ; -1.860 ; -3.717        ;
; IO_E3                             ; 0.660  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 18.974 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; IO_E3                             ; -1.459 ; -1.459        ;
; control_disparo:inst|new_data     ; 0.445  ; 0.000         ;
; ifclk                             ; 0.445  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.445  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.622  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 8.465 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.599 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|new_data     ; -2.064 ; -2044.984     ;
; IO_E3                             ; -1.469 ; -1.469        ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 32.221 ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|new_data'                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.514      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.119      ; 5.532      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.104      ; 5.515      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.122      ; 5.533      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.083      ; 5.431      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.101      ; 5.449      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.097      ; 5.441      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.115      ; 5.459      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.092      ; 5.435      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.383 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.110      ; 5.453      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.105      ; 5.444      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.123      ; 5.462      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.102      ; 5.436      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.120      ; 5.454      ;
; -4.355 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.124      ; 5.439      ;
; -4.355 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.106      ; 5.421      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.566 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 3.565      ;
; -3.437 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 3.436      ;
; -3.423 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 3.422      ;
; -3.248 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 3.247      ;
; -3.048 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 3.047      ;
; -2.764 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.041     ; 2.762      ;
; -2.651 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 2.650      ;
; -2.571 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 2.570      ;
; -2.545 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 2.544      ;
; -2.507 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 2.506      ;
; -2.403 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 2.402      ;
; -2.381 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 2.380      ;
; -2.370 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 2.369      ;
; -2.163 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; -0.040     ; 2.162      ;
; 13.314 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.096      ; 7.575      ;
; 13.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 7.552      ;
; 13.331 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.093      ; 7.555      ;
; 13.548 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.092      ; 7.337      ;
; 13.561 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.097      ; 7.329      ;
; 13.566 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ; ifclk                         ; ifclk       ; 20.833       ; 0.064      ; 7.291      ;
; 13.569 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 7.307      ;
; 13.571 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                         ; ifclk       ; 20.833       ; 0.061      ; 7.283      ;
; 13.572 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25                     ; ifclk                         ; ifclk       ; 20.833       ; 0.056      ; 7.277      ;
; 13.578 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 7.314      ;
; 13.579 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.096      ; 7.310      ;
; 13.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 7.298      ;
; 13.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 7.287      ;
; 13.596 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.093      ; 7.290      ;
; 13.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 7.248      ;
; 13.660 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 7.207      ;
; 13.662 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 7.214      ;
; 13.666 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 7.215      ;
; 13.680 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 7.195      ;
; 13.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.096      ; 7.132      ;
; 13.772 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 7.109      ;
; 13.774 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.093      ; 7.112      ;
; 13.825 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.092      ; 7.060      ;
; 13.838 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.097      ; 7.052      ;
; 13.846 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 7.030      ;
; 13.855 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 7.037      ;
; 13.871 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 7.021      ;
; 13.888 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                         ; ifclk       ; 20.833       ; 0.051      ; 6.956      ;
; 13.903 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                         ; ifclk       ; 20.833       ; 0.042      ; 6.932      ;
; 13.906 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.093      ; 6.980      ;
; 13.909 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.096      ; 6.980      ;
; 13.910 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.971      ;
; 13.917 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ; ifclk                         ; ifclk       ; 20.833       ; 0.050      ; 6.926      ;
; 13.924 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.957      ;
; 13.925 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 6.942      ;
; 13.926 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.093      ; 6.960      ;
; 13.927 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 6.949      ;
; 13.939 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.095      ; 6.949      ;
; 13.943 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.938      ;
; 13.945 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 6.930      ;
; 13.955 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.095      ; 6.933      ;
; 14.035 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.092      ; 6.850      ;
; 14.039 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.092      ; 6.846      ;
; 14.048 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.097      ; 6.842      ;
; 14.049 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.832      ;
; 14.052 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.097      ; 6.838      ;
; 14.056 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 6.820      ;
; 14.059 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.092      ; 6.826      ;
; 14.060 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 6.816      ;
; 14.065 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 6.827      ;
; 14.069 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 6.823      ;
; 14.079 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.095      ; 6.809      ;
; 14.080 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.097      ; 6.810      ;
; 14.081 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 6.811      ;
; 14.085 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 6.807      ;
; 14.103 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 6.764      ;
; 14.105 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 6.771      ;
; 14.120 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.761      ;
; 14.123 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 6.752      ;
; 14.124 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.757      ;
; 14.153 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.728      ;
; 14.157 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.724      ;
; 14.183 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.093      ; 6.703      ;
; 14.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.092      ; 6.674      ;
; 14.216 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.095      ; 6.672      ;
; 14.224 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.097      ; 6.666      ;
; 14.232 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 6.644      ;
; 14.232 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.095      ; 6.656      ;
; 14.238 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ; ifclk                         ; ifclk       ; 20.833       ; 0.064      ; 6.619      ;
; 14.241 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 6.651      ;
; 14.243 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                         ; ifclk       ; 20.833       ; 0.061      ; 6.611      ;
; 14.244 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25                     ; ifclk                         ; ifclk       ; 20.833       ; 0.056      ; 6.605      ;
; 14.255 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 6.612      ;
; 14.257 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.083      ; 6.619      ;
; 14.257 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.099      ; 6.635      ;
; 14.262 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.096      ; 6.627      ;
; 14.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 6.600      ;
; 14.276 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19                     ; ifclk                         ; ifclk       ; 20.833       ; 0.056      ; 6.573      ;
; 14.293 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 6.582      ;
; 14.296 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.585      ;
; 14.297 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3                      ; ifclk                         ; ifclk       ; 20.833       ; 0.060      ; 6.556      ;
; 14.314 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.567      ;
; 14.315 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9                      ; ifclk                         ; ifclk       ; 20.833       ; 0.063      ; 6.541      ;
; 14.324 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.092      ; 6.561      ;
; 14.326 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31                     ; ifclk                         ; ifclk       ; 20.833       ; 0.065      ; 6.532      ;
; 14.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.088      ; 6.552      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.860 ; IO_E3                              ; control_disparo:inst|EA[0]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.051      ; 1.954      ;
; -1.860 ; IO_E3                              ; control_disparo:inst|EA[0]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.051      ; 1.954      ;
; -1.857 ; IO_E3                              ; control_disparo:inst|EA[1]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.051      ; 1.951      ;
; -1.857 ; IO_E3                              ; control_disparo:inst|EA[1]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.051      ; 1.951      ;
; 4.819  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 1.887      ;
; 62.864 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.838      ;
; 62.877 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.825      ;
; 62.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.799      ;
; 62.997 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.705      ;
; 63.210 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.492      ;
; 63.245 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.457      ;
; 63.336 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.366      ;
; 63.349 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.353      ;
; 63.375 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.327      ;
; 63.393 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.309      ;
; 63.469 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.233      ;
; 63.553 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.149      ;
; 63.668 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.034      ;
; 63.682 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.020      ;
; 63.717 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 2.985      ;
; 63.865 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 2.837      ;
; 64.025 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 2.677      ;
; 64.140 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 2.562      ;
; 64.365 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.338      ;
; 64.445 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.258      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.511 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 2.193      ;
; 64.515 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.188      ;
; 64.539 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.164      ;
; 64.555 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.148      ;
; 64.577 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.126      ;
; 64.619 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.084      ;
; 64.619 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.084      ;
; 64.670 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.033      ;
; 64.689 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.014      ;
; 64.699 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.004      ;
; 64.699 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 2.004      ;
; 64.710 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.993      ;
; 64.729 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.974      ;
; 64.769 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.934      ;
; 64.779 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.924      ;
; 64.779 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.924      ;
; 64.790 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.913      ;
; 64.809 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.894      ;
; 64.844 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.859      ;
; 64.849 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.854      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.856 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.848      ;
; 64.859 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.844      ;
; 64.859 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.844      ;
; 64.884 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.819      ;
; 64.889 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.814      ;
; 64.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.800      ;
; 64.924 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.779      ;
; 64.929 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.774      ;
; 64.939 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.764      ;
; 64.939 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.764      ;
; 64.964 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.739      ;
; 64.964 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.739      ;
; 64.969 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.734      ;
; 65.004 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.699      ;
; 65.009 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.694      ;
; 65.019 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.684      ;
; 65.019 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.684      ;
; 65.179 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.524      ;
; 65.376 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.327      ;
; 65.397 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.306      ;
; 65.397 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.306      ;
; 65.402 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.301      ;
; 65.408 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.295      ;
; 65.436 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.267      ;
; 65.436 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.267      ;
; 65.441 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.262      ;
; 65.451 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.252      ;
; 65.451 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.252      ;
; 65.972 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.731      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IO_E3'                                                                                                                                     ;
+-------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                       ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.660 ; control_disparo:inst|EA[0] ; control_disparo:inst|new_data ; inst1|altpll_component|pll|clk[0] ; IO_E3       ; 0.005        ; 2.675      ; 1.216      ;
+-------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 18.974 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.063      ;
; 19.103 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.934      ;
; 19.129 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.908      ;
; 19.129 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.908      ;
; 19.129 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.908      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IO_E3'                                                                                                                                       ;
+--------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                       ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.459 ; control_disparo:inst|EA[0] ; control_disparo:inst|new_data ; inst1|altpll_component|pll|clk[0] ; IO_E3       ; 0.000        ; 2.675      ; 1.216      ;
+--------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|new_data'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.900      ;
; 0.628 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.914      ;
; 0.653 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.939      ;
; 0.656 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.942      ;
; 0.765 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.051      ;
; 0.767 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.053      ;
; 0.802 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.088      ;
; 0.892 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 1.183      ;
; 0.898 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 1.189      ;
; 0.899 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.185      ;
; 0.901 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.187      ;
; 0.966 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.252      ;
; 0.968 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.254      ;
; 0.973 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.259      ;
; 0.981 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.267      ;
; 0.982 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.268      ;
; 0.991 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.277      ;
; 1.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.288      ;
; 1.005 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.291      ;
; 1.012 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.298      ;
; 1.023 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.309      ;
; 1.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.317      ;
; 1.038 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.324      ;
; 1.039 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.325      ;
; 1.039 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.325      ;
; 1.039 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.325      ;
; 1.040 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.326      ;
; 1.057 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.343      ;
; 1.060 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.346      ;
; 1.137 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.423      ;
; 1.161 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 1.452      ;
; 1.167 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 1.458      ;
; 1.167 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.453      ;
; 1.180 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.466      ;
; 1.181 ; control_disparo:inst|dataOut[2]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; -0.500       ; 0.137      ; 1.068      ;
; 1.182 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 1.463      ;
; 1.185 ; control_disparo:inst|dataOut[1]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; -0.500       ; 0.136      ; 1.071      ;
; 1.188 ; control_disparo:inst|dataOut[11]                                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; -0.500       ; 0.145      ; 1.083      ;
; 1.200 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.486      ;
; 1.202 ; control_disparo:inst|dataOut[5]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; -0.500       ; 0.150      ; 1.102      ;
; 1.219 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                         ; control_disparo:inst|new_data ; 0.000        ; 0.040      ; 1.545      ;
; 1.223 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.509      ;
; 1.223 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.004     ; 1.505      ;
; 1.224 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.510      ;
; 1.225 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                         ; control_disparo:inst|new_data ; 0.000        ; 0.040      ; 1.551      ;
; 1.225 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.511      ;
; 1.229 ; control_disparo:inst|dataOut[5]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; -0.500       ; 0.137      ; 1.116      ;
; 1.235 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 1.516      ;
; 1.241 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.527      ;
; 1.245 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.531      ;
; 1.259 ; control_disparo:inst|dataOut[10]                                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; -0.500       ; 0.132      ; 1.141      ;
; 1.262 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.548      ;
; 1.262 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.548      ;
; 1.263 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.549      ;
; 1.263 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.549      ;
; 1.264 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.550      ;
; 1.267 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.553      ;
; 1.269 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.555      ;
; 1.269 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.555      ;
; 1.269 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.555      ;
; 1.273 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.559      ;
; 1.286 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.572      ;
; 1.286 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.572      ;
; 1.287 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.573      ;
; 1.287 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.573      ;
; 1.289 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.575      ;
; 1.293 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 1.584      ;
; 1.296 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.582      ;
; 1.319 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.605      ;
; 1.338 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.624      ;
; 1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                         ; control_disparo:inst|new_data ; 0.000        ; 0.040      ; 1.665      ;
; 1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.625      ;
; 1.351 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                            ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 1.637      ;
; 1.368 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.112      ; 1.730      ;
; 1.378 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 1.659      ;
; 1.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 1.660      ;
; 1.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 1.660      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.629 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.915      ;
; 0.649 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.935      ;
; 0.773 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.059      ;
; 0.785 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.071      ;
; 0.787 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.073      ;
; 0.886 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.172      ;
; 0.962 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.248      ;
; 0.987 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.273      ;
; 0.990 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.276      ;
; 1.004 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.290      ;
; 1.007 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.293      ;
; 1.008 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.010 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.296      ;
; 1.124 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.410      ;
; 1.173 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.459      ;
; 1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.463      ;
; 1.178 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.464      ;
; 1.180 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.466      ;
; 1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.481      ;
; 1.196 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.482      ;
; 1.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.499      ;
; 1.236 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.522      ;
; 1.266 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.552      ;
; 1.269 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.555      ;
; 1.274 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.560      ;
; 1.278 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.564      ;
; 1.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.596      ;
; 1.330 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.616      ;
; 1.344 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.630      ;
; 1.416 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.702      ;
; 1.429 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.076      ; 1.755      ;
; 1.454 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.076      ; 1.780      ;
; 1.481 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.767      ;
; 1.510 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.076      ; 1.836      ;
; 1.518 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.804      ;
; 1.521 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.807      ;
; 1.532 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.818      ;
; 1.573 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; -0.040     ; 1.819      ;
; 1.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.880      ;
; 1.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.885      ;
; 1.613 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; -0.040     ; 1.859      ;
; 1.617 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; -0.040     ; 1.863      ;
; 1.623 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.909      ;
; 1.635 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.921      ;
; 1.669 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.005      ; 1.960      ;
; 1.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.957      ;
; 1.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.957      ;
; 1.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.962      ;
; 1.705 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 1.991      ;
; 1.725 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.011      ;
; 1.732 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; -0.040     ; 1.978      ;
; 1.743 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                         ; ifclk       ; 0.000        ; 0.083      ; 2.076      ;
; 1.747 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.033      ;
; 1.755 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; -0.040     ; 2.001      ;
; 1.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; -0.040     ; 2.005      ;
; 1.767 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                         ; ifclk       ; 0.000        ; 0.087      ; 2.104      ;
; 1.769 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.083      ; 2.102      ;
; 1.770 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.056      ;
; 1.770 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; -0.040     ; 2.016      ;
; 1.780 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg0   ; ifclk                         ; ifclk       ; 0.000        ; 0.082      ; 2.112      ;
; 1.780 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.066      ;
; 1.781 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.089      ; 2.120      ;
; 1.782 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.086      ; 2.118      ;
; 1.782 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.077      ; 2.109      ;
; 1.783 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.086      ; 2.119      ;
; 1.785 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.071      ;
; 1.787 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.087      ; 2.124      ;
; 1.787 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.073      ;
; 1.790 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.089      ; 2.129      ;
; 1.794 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.091      ; 2.135      ;
; 1.801 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.077      ; 2.128      ;
; 1.812 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk                         ; ifclk       ; 0.000        ; 0.004      ; 2.102      ;
; 1.822 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.087      ; 2.159      ;
; 1.823 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.109      ;
; 1.823 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.109      ;
; 1.824 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.110      ;
; 1.828 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.114      ;
; 1.831 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.117      ;
; 1.842 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.005      ; 2.133      ;
; 1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg3   ; ifclk                         ; ifclk       ; 0.000        ; 0.082      ; 2.191      ;
; 1.862 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.010      ; 2.158      ;
; 1.862 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.068      ; 2.180      ;
; 1.866 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.077      ; 2.193      ;
; 1.870 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.086      ; 2.206      ;
; 1.878 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.089      ; 2.217      ;
; 1.879 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.010      ; 2.175      ;
; 1.882 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.087      ; 2.219      ;
; 1.882 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.091      ; 2.223      ;
; 1.889 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 2.175      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.966 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.252      ;
; 0.966 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.252      ;
; 0.976 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.981 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.267      ;
; 1.009 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.295      ;
; 1.015 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.020 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.306      ;
; 1.020 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.306      ;
; 1.041 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.327      ;
; 1.238 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.398 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.684      ;
; 1.398 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.684      ;
; 1.408 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.413 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.699      ;
; 1.448 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.734      ;
; 1.453 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.739      ;
; 1.453 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.739      ;
; 1.478 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.764      ;
; 1.478 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.764      ;
; 1.488 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.493 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.779      ;
; 1.514 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.800      ;
; 1.528 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.814      ;
; 1.533 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.819      ;
; 1.558 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.844      ;
; 1.558 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.844      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.561 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.568 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.573 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.859      ;
; 1.587 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.873      ;
; 1.596 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.000      ; 1.887      ;
; 1.608 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.894      ;
; 1.614 ; IO_E3                              ; control_disparo:inst|EA[1]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.951      ;
; 1.614 ; IO_E3                              ; control_disparo:inst|EA[1]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.951      ;
; 1.617 ; IO_E3                              ; control_disparo:inst|EA[0]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.954      ;
; 1.617 ; IO_E3                              ; control_disparo:inst|EA[0]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.954      ;
; 1.627 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.913      ;
; 1.638 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.924      ;
; 1.638 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.924      ;
; 1.639 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.924      ;
; 1.648 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.934      ;
; 1.688 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.974      ;
; 1.707 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.993      ;
; 1.718 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.718 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.728 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.747 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.033      ;
; 1.798 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.084      ;
; 1.798 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.084      ;
; 1.862 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.148      ;
; 1.878 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.164      ;
; 1.902 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.188      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.906 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.193      ;
; 1.954 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.239      ;
; 1.972 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.258      ;
; 2.052 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.338      ;
; 2.114 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.399      ;
; 2.262 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.547      ;
; 2.277 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.562      ;
; 2.297 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.582      ;
; 2.392 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.677      ;
; 2.512 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.797      ;
; 2.552 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.837      ;
; 2.606 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.891      ;
; 2.632 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.917      ;
; 2.645 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.930      ;
; 2.700 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.985      ;
; 2.735 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.020      ;
; 2.948 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.233      ;
; 3.042 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.327      ;
; 3.068 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.353      ;
; 3.081 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.366      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.622 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.648 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.934      ;
; 0.777 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.063      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.990      ;
; 8.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.990      ;
; 8.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.990      ;
; 8.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.990      ;
; 8.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.990      ;
; 8.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.990      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
; 8.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.469      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.469      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.120 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.990      ;
; 12.120 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.990      ;
; 12.120 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.990      ;
; 12.120 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.990      ;
; 12.120 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.990      ;
; 12.120 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.990      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|new_data'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IO_E3'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; IO_E3 ; Rise       ; IO_E3                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Rise       ; IO_E3|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Rise       ; IO_E3|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Fall       ; control_disparo:inst|new_data ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Fall       ; control_disparo:inst|new_data ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Rise       ; inst|Mux6~0|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Rise       ; inst|Mux6~0|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Rise       ; inst|Mux6~0|dataa             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Rise       ; inst|Mux6~0|dataa             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Rise       ; inst|new_data|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Rise       ; inst|new_data|datad           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|new_data ; 5.950  ; 5.950  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[0]  ; control_disparo:inst|new_data ; 4.767  ; 4.767  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[1]  ; control_disparo:inst|new_data ; 5.272  ; 5.272  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[2]  ; control_disparo:inst|new_data ; 5.950  ; 5.950  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[3]  ; control_disparo:inst|new_data ; 4.828  ; 4.828  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[4]  ; control_disparo:inst|new_data ; 5.722  ; 5.722  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[5]  ; control_disparo:inst|new_data ; 5.490  ; 5.490  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[6]  ; control_disparo:inst|new_data ; 5.452  ; 5.452  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[7]  ; control_disparo:inst|new_data ; 5.075  ; 5.075  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[8]  ; control_disparo:inst|new_data ; 4.599  ; 4.599  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[9]  ; control_disparo:inst|new_data ; 5.478  ; 5.478  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[10] ; control_disparo:inst|new_data ; 5.508  ; 5.508  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[11] ; control_disparo:inst|new_data ; 5.479  ; 5.479  ; Fall       ; control_disparo:inst|new_data     ;
; ren          ; ifclk                         ; 10.593 ; 10.593 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                         ; 1.865  ; 1.865  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                         ; 6.360  ; 6.360  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|new_data ; -3.603 ; -3.603 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[0]  ; control_disparo:inst|new_data ; -3.976 ; -3.976 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[1]  ; control_disparo:inst|new_data ; -4.276 ; -4.276 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[2]  ; control_disparo:inst|new_data ; -4.954 ; -4.954 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[3]  ; control_disparo:inst|new_data ; -4.037 ; -4.037 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[4]  ; control_disparo:inst|new_data ; -4.726 ; -4.726 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[5]  ; control_disparo:inst|new_data ; -4.689 ; -4.689 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[6]  ; control_disparo:inst|new_data ; -4.661 ; -4.661 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[7]  ; control_disparo:inst|new_data ; -4.284 ; -4.284 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[8]  ; control_disparo:inst|new_data ; -3.603 ; -3.603 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[9]  ; control_disparo:inst|new_data ; -4.678 ; -4.678 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[10] ; control_disparo:inst|new_data ; -4.699 ; -4.699 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[11] ; control_disparo:inst|new_data ; -4.483 ; -4.483 ; Fall       ; control_disparo:inst|new_data     ;
; ren          ; ifclk                         ; -5.409 ; -5.409 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                         ; -1.614 ; -1.614 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                         ; -6.112 ; -6.112 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; IO_E3      ; 10.050 ; 10.050 ; Rise       ; IO_E3                             ;
; IO_C1     ; IO_E3      ; 10.050 ; 10.050 ; Fall       ; IO_E3                             ;
; fd[*]     ; ifclk      ; 12.322 ; 12.322 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk      ; 11.492 ; 11.492 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk      ; 12.203 ; 12.203 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk      ; 11.132 ; 11.132 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk      ; 12.215 ; 12.215 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk      ; 10.786 ; 10.786 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk      ; 11.288 ; 11.288 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk      ; 10.582 ; 10.582 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk      ; 10.243 ; 10.243 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk      ; 10.817 ; 10.817 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk      ; 12.317 ; 12.317 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk      ; 12.311 ; 12.311 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk      ; 11.520 ; 11.520 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk      ; 11.894 ; 11.894 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk      ; 12.322 ; 12.322 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk      ; 11.623 ; 11.623 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk      ; 11.038 ; 11.038 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk      ; 5.297  ; 5.297  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk      ; 6.666  ; 6.666  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; IO_E3      ; 10.050 ; 10.050 ; Rise       ; IO_E3                             ;
; IO_C1     ; IO_E3      ; 10.050 ; 10.050 ; Fall       ; IO_E3                             ;
; fd[*]     ; ifclk      ; 8.660  ; 8.660  ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk      ; 9.710  ; 9.710  ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk      ; 10.113 ; 10.113 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk      ; 10.062 ; 10.062 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk      ; 9.810  ; 9.810  ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk      ; 9.022  ; 9.022  ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk      ; 9.499  ; 9.499  ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk      ; 9.198  ; 9.198  ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk      ; 9.187  ; 9.187  ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk      ; 10.021 ; 10.021 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk      ; 9.800  ; 9.800  ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk      ; 9.374  ; 9.374  ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk      ; 10.003 ; 10.003 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk      ; 9.828  ; 9.828  ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk      ; 9.960  ; 9.960  ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk      ; 9.850  ; 9.850  ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk      ; 8.660  ; 8.660  ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk      ; 4.918  ; 4.918  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk      ; 4.883  ; 4.883  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|new_data     ; -1.457 ; -499.637      ;
; ifclk                             ; -1.311 ; -2.251        ;
; inst1|altpll_component|pll|clk[0] ; -1.198 ; -2.394        ;
; IO_E3                             ; 0.727  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 19.547 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; IO_E3                             ; -0.995 ; -0.995        ;
; control_disparo:inst|new_data     ; 0.215  ; 0.000         ;
; ifclk                             ; 0.215  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.241  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.517 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.003 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|new_data     ; -1.880 ; -1856.800     ;
; IO_E3                             ; -1.222 ; -1.222        ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 32.332 ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|new_data'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; -0.018     ; 2.438      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.071      ; 2.281      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.073      ; 2.283      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.277      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.279      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.075      ; 2.269      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.195 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.077      ; 2.271      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.072      ; 2.263      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.074      ; 2.265      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.076      ; 2.252      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
; -1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg9  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 1.000        ; 0.078      ; 2.254      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.311 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 1.365      ;
; -1.274 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 1.328      ;
; -1.264 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 1.318      ;
; -1.201 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 1.255      ;
; -1.122 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 1.176      ;
; -1.013 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.020      ; 1.066      ;
; -0.972 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 1.026      ;
; -0.940 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 0.994      ;
; -0.934 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 0.988      ;
; -0.917 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 0.971      ;
; -0.903 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 0.957      ;
; -0.866 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 0.920      ;
; -0.864 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 0.918      ;
; -0.792 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.001        ; 0.021      ; 0.846      ;
; 17.904 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.081      ; 3.009      ;
; 17.915 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.078      ; 2.995      ;
; 17.919 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 2.987      ;
; 17.931 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ; ifclk                         ; ifclk       ; 20.833       ; 0.054      ; 2.955      ;
; 17.935 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                         ; ifclk       ; 20.833       ; 0.051      ; 2.948      ;
; 17.944 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25                     ; ifclk                         ; ifclk       ; 20.833       ; 0.047      ; 2.935      ;
; 18.000 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.081      ; 2.913      ;
; 18.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.077      ; 2.907      ;
; 18.011 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.078      ; 2.899      ;
; 18.012 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.889      ;
; 18.015 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 2.891      ;
; 18.017 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 2.897      ;
; 18.029 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.887      ;
; 18.041 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.062      ; 2.853      ;
; 18.042 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.859      ;
; 18.044 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.872      ;
; 18.049 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.081      ; 2.864      ;
; 18.053 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                         ; ifclk       ; 20.833       ; 0.042      ; 2.821      ;
; 18.054 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 2.852      ;
; 18.059 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.068      ; 2.841      ;
; 18.060 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.078      ; 2.850      ;
; 18.063 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                         ; ifclk       ; 20.833       ; 0.035      ; 2.804      ;
; 18.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 2.842      ;
; 18.077 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.073      ; 2.828      ;
; 18.077 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ; ifclk                         ; ifclk       ; 20.833       ; 0.041      ; 2.796      ;
; 18.122 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.077      ; 2.787      ;
; 18.129 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.081      ; 2.784      ;
; 18.132 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.769      ;
; 18.137 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 2.777      ;
; 18.137 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.062      ; 2.757      ;
; 18.138 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.763      ;
; 18.140 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.078      ; 2.770      ;
; 18.144 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 2.762      ;
; 18.149 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.078      ; 2.761      ;
; 18.149 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.767      ;
; 18.155 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.068      ; 2.745      ;
; 18.159 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ; ifclk                         ; ifclk       ; 20.833       ; 0.055      ; 2.728      ;
; 18.163 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                         ; ifclk       ; 20.833       ; 0.052      ; 2.721      ;
; 18.164 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.752      ;
; 18.172 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25                     ; ifclk                         ; ifclk       ; 20.833       ; 0.048      ; 2.708      ;
; 18.173 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.080      ; 2.739      ;
; 18.174 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 2.732      ;
; 18.186 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.062      ; 2.708      ;
; 18.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.714      ;
; 18.190 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.080      ; 2.722      ;
; 18.193 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.077      ; 2.716      ;
; 18.197 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.073      ; 2.708      ;
; 18.203 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.698      ;
; 18.204 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.068      ; 2.696      ;
; 18.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.073      ; 2.697      ;
; 18.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 2.706      ;
; 18.212 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.077      ; 2.697      ;
; 18.217 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.077      ; 2.692      ;
; 18.220 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.696      ;
; 18.222 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.679      ;
; 18.223 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19                     ; ifclk                         ; ifclk       ; 20.833       ; 0.046      ; 2.655      ;
; 18.226 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4                      ; ifclk                         ; ifclk       ; 20.833       ; 0.052      ; 2.658      ;
; 18.227 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 2.687      ;
; 18.231 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.080      ; 2.681      ;
; 18.235 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.681      ;
; 18.236 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 2.678      ;
; 18.237 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3                      ; ifclk                         ; ifclk       ; 20.833       ; 0.050      ; 2.645      ;
; 18.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.677      ;
; 18.245 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 2.661      ;
; 18.250 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9                      ; ifclk                         ; ifclk       ; 20.833       ; 0.053      ; 2.635      ;
; 18.253 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26                     ; ifclk                         ; ifclk       ; 20.833       ; 0.031      ; 2.610      ;
; 18.254 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.662      ;
; 18.264 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.074      ; 2.642      ;
; 18.265 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31                     ; ifclk                         ; ifclk       ; 20.833       ; 0.055      ; 2.622      ;
; 18.266 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.062      ; 2.628      ;
; 18.266 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.077      ; 2.643      ;
; 18.267 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.634      ;
; 18.268 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.073      ; 2.637      ;
; 18.269 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.078      ; 2.641      ;
; 18.276 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.069      ; 2.625      ;
; 18.281 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                         ; ifclk       ; 20.833       ; 0.043      ; 2.594      ;
; 18.281 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.082      ; 2.633      ;
; 18.284 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                         ; ifclk       ; 20.833       ; 0.068      ; 2.616      ;
; 18.287 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.073      ; 2.618      ;
; 18.291 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                         ; ifclk       ; 20.833       ; 0.036      ; 2.577      ;
; 18.292 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.081      ; 2.621      ;
; 18.293 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; ifclk                         ; ifclk       ; 20.833       ; 0.084      ; 2.623      ;
; 18.293 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg10  ; ifclk                         ; ifclk       ; 20.833       ; 0.080      ; 2.619      ;
; 18.295 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.081      ; 2.618      ;
; 18.304 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                         ; ifclk       ; 20.833       ; 0.073      ; 2.601      ;
; 18.305 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ; ifclk                         ; ifclk       ; 20.833       ; 0.042      ; 2.569      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.198 ; IO_E3                              ; control_disparo:inst|EA[0]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.316     ; 0.919      ;
; -1.198 ; IO_E3                              ; control_disparo:inst|EA[0]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.316     ; 0.919      ;
; -1.196 ; IO_E3                              ; control_disparo:inst|EA[1]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.316     ; 0.917      ;
; -1.196 ; IO_E3                              ; control_disparo:inst|EA[1]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.316     ; 0.917      ;
; 5.962  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.001      ; 0.739      ;
; 65.248 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.448      ;
; 65.255 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.441      ;
; 65.292 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.404      ;
; 65.322 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.374      ;
; 65.357 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.339      ;
; 65.372 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.324      ;
; 65.416 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.280      ;
; 65.423 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.273      ;
; 65.435 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.261      ;
; 65.460 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.236      ;
; 65.490 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.206      ;
; 65.490 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.206      ;
; 65.525 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.171      ;
; 65.540 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.156      ;
; 65.555 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.141      ;
; 65.603 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.093      ;
; 65.658 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.038      ;
; 65.723 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 0.973      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.740 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.958      ;
; 65.746 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.951      ;
; 65.782 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.915      ;
; 65.810 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.887      ;
; 65.833 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.864      ;
; 65.840 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.857      ;
; 65.871 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.826      ;
; 65.875 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 0.822      ;
; 65.876 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.821      ;
; 65.880 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.817      ;
; 65.902 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.795      ;
; 65.904 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.793      ;
; 65.910 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.787      ;
; 65.911 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.786      ;
; 65.927 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.770      ;
; 65.937 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.760      ;
; 65.939 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.758      ;
; 65.945 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.752      ;
; 65.946 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.751      ;
; 65.962 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.735      ;
; 65.974 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.723      ;
; 65.974 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.723      ;
; 65.980 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.717      ;
; 65.981 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.716      ;
; 65.989 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.708      ;
; 65.996 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.701      ;
; 65.997 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.700      ;
; 66.009 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.688      ;
; 66.009 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.688      ;
; 66.015 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.682      ;
; 66.016 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.681      ;
; 66.031 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.666      ;
; 66.031 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.666      ;
; 66.032 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.665      ;
; 66.044 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.653      ;
; 66.044 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.653      ;
; 66.050 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.647      ;
; 66.051 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.646      ;
; 66.095 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.602      ;
; 66.157 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.540      ;
; 66.171 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.526      ;
; 66.171 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.526      ;
; 66.172 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.525      ;
; 66.179 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.518      ;
; 66.182 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.515      ;
; 66.182 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.515      ;
; 66.182 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.515      ;
; 66.188 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.509      ;
; 66.189 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.508      ;
; 66.330 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 0.367      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IO_E3'                                                                                                                                     ;
+-------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                       ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.727 ; control_disparo:inst|EA[0] ; control_disparo:inst|new_data ; inst1|altpll_component|pll|clk[0] ; IO_E3       ; 0.005        ; 1.500      ; 0.505      ;
+-------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 19.547 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.484      ;
; 19.622 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.409      ;
; 19.637 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.394      ;
; 19.638 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.393      ;
; 19.638 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.393      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IO_E3'                                                                                                                                       ;
+--------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                       ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -0.995 ; control_disparo:inst|EA[0] ; control_disparo:inst|new_data ; inst1|altpll_component|pll|clk[0] ; IO_E3       ; 0.000        ; 1.500      ; 0.505      ;
+--------+----------------------------+-------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|new_data'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.389      ;
; 0.244 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.396      ;
; 0.255 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.409      ;
; 0.287 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.439      ;
; 0.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.440      ;
; 0.308 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.460      ;
; 0.344 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 0.501      ;
; 0.345 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.497      ;
; 0.346 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.001      ; 0.499      ;
; 0.347 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 0.504      ;
; 0.355 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.528      ;
; 0.384 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.536      ;
; 0.386 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.539      ;
; 0.404 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.556      ;
; 0.406 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.558      ;
; 0.412 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.001      ; 0.565      ;
; 0.424 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.576      ;
; 0.427 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.001      ; 0.580      ;
; 0.438 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 0.595      ;
; 0.440 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 0.597      ;
; 0.452 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.001      ; 0.605      ;
; 0.454 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.606      ;
; 0.454 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 0.601      ;
; 0.456 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.608      ;
; 0.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 0.610      ;
; 0.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.617      ;
; 0.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.617      ;
; 0.466 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.618      ;
; 0.469 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.003     ; 0.618      ;
; 0.470 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.622      ;
; 0.470 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.622      ;
; 0.470 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.622      ;
; 0.471 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.623      ;
; 0.471 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.623      ;
; 0.473 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.625      ;
; 0.473 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.625      ;
; 0.474 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.001      ; 0.627      ;
; 0.475 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.627      ;
; 0.476 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.628      ;
; 0.480 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.632      ;
; 0.480 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.632      ;
; 0.481 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.633      ;
; 0.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.005      ; 0.639      ;
; 0.484 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.636      ;
; 0.491 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.643      ;
; 0.491 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.643      ;
; 0.491 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.643      ;
; 0.499 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.001     ; 0.650      ;
; 0.512 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.068      ; 0.718      ;
; 0.516 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                         ; control_disparo:inst|new_data ; 0.000        ; -0.021     ; 0.647      ;
; 0.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                            ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg1 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.069      ; 0.724      ;
; 0.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 0.667      ;
; 0.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 0.667      ;
; 0.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; -0.005     ; 0.667      ;
; 0.521 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.001      ; 0.674      ;
; 0.523 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                         ; control_disparo:inst|new_data ; 0.000        ; -0.021     ; 0.654      ;
; 0.541 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.068      ; 0.747      ;
; 0.544 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg6 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.072      ; 0.754      ;
; 0.545 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                                     ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5  ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.075      ; 0.758      ;
; 0.557 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.709      ;
; 0.562 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                         ; control_disparo:inst|new_data ; 0.000        ; -0.021     ; 0.693      ;
; 0.564 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|new_data ; control_disparo:inst|new_data ; 0.000        ; 0.000      ; 0.716      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.399      ;
; 0.256 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.408      ;
; 0.294 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.446      ;
; 0.299 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.451      ;
; 0.326 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.478      ;
; 0.341 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.494      ;
; 0.356 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.367 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.529      ;
; 0.439 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.590      ;
; 0.444 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.596      ;
; 0.444 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.596      ;
; 0.450 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.603      ;
; 0.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.603      ;
; 0.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.606      ;
; 0.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.609      ;
; 0.464 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.615      ;
; 0.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.616      ;
; 0.470 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.622      ;
; 0.470 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.623      ;
; 0.470 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.623      ;
; 0.490 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.642      ;
; 0.492 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.645      ;
; 0.498 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.649      ;
; 0.505 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.658      ;
; 0.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.672      ;
; 0.526 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.064      ; 0.728      ;
; 0.542 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.065      ; 0.745      ;
; 0.542 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; 0.021      ; 0.715      ;
; 0.556 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; 0.021      ; 0.729      ;
; 0.562 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.715      ;
; 0.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.720      ;
; 0.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; 0.021      ; 0.740      ;
; 0.569 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.721      ;
; 0.573 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.065      ; 0.776      ;
; 0.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.740      ;
; 0.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.745      ;
; 0.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.746      ;
; 0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; 0.021      ; 0.776      ;
; 0.611 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; 0.021      ; 0.784      ;
; 0.623 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.774      ;
; 0.625 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.778      ;
; 0.627 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; 0.021      ; 0.800      ;
; 0.630 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.781      ;
; 0.631 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.782      ;
; 0.634 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.785      ;
; 0.642 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|new_data ; ifclk       ; 0.000        ; 0.021      ; 0.816      ;
; 0.648 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.799      ;
; 0.650 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.802      ;
; 0.654 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.805      ;
; 0.655 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.807      ;
; 0.657 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                         ; ifclk       ; 0.000        ; 0.075      ; 0.870      ;
; 0.658 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.811      ;
; 0.659 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.810      ;
; 0.660 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.074      ; 0.872      ;
; 0.660 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg0   ; ifclk                         ; ifclk       ; 0.000        ; 0.069      ; 0.867      ;
; 0.663 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.069      ; 0.870      ;
; 0.665 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.077      ; 0.880      ;
; 0.666 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.073      ; 0.877      ;
; 0.670 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.064      ; 0.872      ;
; 0.670 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                         ; ifclk       ; 0.000        ; 0.070      ; 0.878      ;
; 0.673 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.074      ; 0.885      ;
; 0.673 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.076      ; 0.887      ;
; 0.675 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.065      ; 0.878      ;
; 0.677 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                              ; ifclk                         ; ifclk       ; 0.000        ; 0.005      ; 0.834      ;
; 0.677 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg0  ; ifclk                         ; ifclk       ; 0.000        ; 0.077      ; 0.892      ;
; 0.689 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                               ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.841      ;
; 0.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                         ; ifclk       ; 0.000        ; 0.075      ; 0.903      ;
; 0.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.843      ;
; 0.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                         ; ifclk       ; 0.000        ; 0.001      ; 0.852      ;
; 0.700 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk                         ; ifclk       ; 0.000        ; 0.005      ; 0.857      ;
; 0.705 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.856      ;
; 0.705 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.856      ;
; 0.708 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg3   ; ifclk                         ; ifclk       ; 0.000        ; 0.070      ; 0.916      ;
; 0.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.861      ;
; 0.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.862      ;
; 0.713 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.059      ; 0.910      ;
; 0.714 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                         ; ifclk       ; 0.000        ; -0.001     ; 0.865      ;
; 0.717 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.869      ;
; 0.718 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.074      ; 0.930      ;
; 0.721 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.065      ; 0.924      ;
; 0.721 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.873      ;
; 0.723 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                         ; ifclk       ; 0.000        ; 0.000      ; 0.875      ;
; 0.725 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg3  ; ifclk                         ; ifclk       ; 0.000        ; 0.077      ; 0.940      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.356 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.363 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.373 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.388 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.450 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.494 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.501 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.513 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.529 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.536 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.548 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.549 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.556 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.564 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.565 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.571 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.581 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.001      ; 0.739      ;
; 0.583 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.594 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.745      ;
; 0.599 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.604 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.606 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.608 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.618 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.634 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.635 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.641 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.665 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.822      ;
; 0.669 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.670 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.705 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.857      ;
; 0.712 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.863      ;
; 0.712 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.864      ;
; 0.735 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.763 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.767 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.918      ;
; 0.799 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.951      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.805 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.958      ;
; 0.822 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.973      ;
; 0.830 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.981      ;
; 0.845 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.996      ;
; 0.887 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.038      ;
; 0.902 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.053      ;
; 0.932 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.083      ;
; 0.942 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.093      ;
; 0.969 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.120      ;
; 0.976 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.127      ;
; 1.005 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.156      ;
; 1.020 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.171      ;
; 1.055 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.206      ;
; 1.081 ; IO_E3                              ; control_disparo:inst|EA[1]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.316     ; 0.917      ;
; 1.081 ; IO_E3                              ; control_disparo:inst|EA[1]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.316     ; 0.917      ;
; 1.083 ; IO_E3                              ; control_disparo:inst|EA[0]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.316     ; 0.919      ;
; 1.083 ; IO_E3                              ; control_disparo:inst|EA[0]         ; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.316     ; 0.919      ;
; 1.085 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.236      ;
; 1.122 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.273      ;
; 1.129 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.280      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.241 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.257 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.409      ;
; 0.332 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.484      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.933      ;
; 9.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.933      ;
; 9.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.933      ;
; 9.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.933      ;
; 9.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.933      ;
; 9.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.933      ;
; 9.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.930      ;
; 9.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.930      ;
; 9.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.930      ;
; 9.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.930      ;
; 9.520 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.930      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
; 9.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.739      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.003 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.739      ;
; 11.193 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.930      ;
; 11.193 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.930      ;
; 11.193 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.930      ;
; 11.193 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.930      ;
; 11.193 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.930      ;
; 11.196 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.933      ;
; 11.196 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.933      ;
; 11.196 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.933      ;
; 11.196 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.933      ;
; 11.196 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.933      ;
; 11.196 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.933      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|new_data'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|new_data ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IO_E3'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; IO_E3 ; Rise       ; IO_E3                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Rise       ; IO_E3|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Rise       ; IO_E3|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Fall       ; control_disparo:inst|new_data ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Fall       ; control_disparo:inst|new_data ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Rise       ; inst|Mux6~0|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Rise       ; inst|Mux6~0|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Rise       ; inst|Mux6~0|dataa             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Rise       ; inst|Mux6~0|dataa             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IO_E3 ; Rise       ; inst|new_data|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IO_E3 ; Rise       ; inst|new_data|datad           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+-------------------------------+-------+-------+------------+-----------------------------------+
; Data Port    ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+--------------+-------------------------------+-------+-------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|new_data ; 2.718 ; 2.718 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[0]  ; control_disparo:inst|new_data ; 2.209 ; 2.209 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[1]  ; control_disparo:inst|new_data ; 2.385 ; 2.385 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[2]  ; control_disparo:inst|new_data ; 2.718 ; 2.718 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[3]  ; control_disparo:inst|new_data ; 2.226 ; 2.226 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[4]  ; control_disparo:inst|new_data ; 2.584 ; 2.584 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[5]  ; control_disparo:inst|new_data ; 2.511 ; 2.511 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[6]  ; control_disparo:inst|new_data ; 2.519 ; 2.519 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[7]  ; control_disparo:inst|new_data ; 2.381 ; 2.381 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[8]  ; control_disparo:inst|new_data ; 2.111 ; 2.111 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[9]  ; control_disparo:inst|new_data ; 2.499 ; 2.499 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[10] ; control_disparo:inst|new_data ; 2.454 ; 2.454 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[11] ; control_disparo:inst|new_data ; 2.507 ; 2.507 ; Fall       ; control_disparo:inst|new_data     ;
; ren          ; ifclk                         ; 4.602 ; 4.602 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                         ; 1.203 ; 1.203 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                         ; 3.765 ; 3.765 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+-------------------------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|new_data ; -1.773 ; -1.773 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[0]  ; control_disparo:inst|new_data ; -1.941 ; -1.941 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[1]  ; control_disparo:inst|new_data ; -2.047 ; -2.047 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[2]  ; control_disparo:inst|new_data ; -2.380 ; -2.380 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[3]  ; control_disparo:inst|new_data ; -1.958 ; -1.958 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[4]  ; control_disparo:inst|new_data ; -2.246 ; -2.246 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[5]  ; control_disparo:inst|new_data ; -2.240 ; -2.240 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[6]  ; control_disparo:inst|new_data ; -2.251 ; -2.251 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[7]  ; control_disparo:inst|new_data ; -2.113 ; -2.113 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[8]  ; control_disparo:inst|new_data ; -1.773 ; -1.773 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[9]  ; control_disparo:inst|new_data ; -2.228 ; -2.228 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[10] ; control_disparo:inst|new_data ; -2.180 ; -2.180 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[11] ; control_disparo:inst|new_data ; -2.169 ; -2.169 ; Fall       ; control_disparo:inst|new_data     ;
; ren          ; ifclk                         ; -2.443 ; -2.443 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                         ; -1.081 ; -1.081 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                         ; -3.645 ; -3.645 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; IO_E3      ; 5.148 ; 5.148 ; Rise       ; IO_E3                             ;
; IO_C1     ; IO_E3      ; 5.148 ; 5.148 ; Fall       ; IO_E3                             ;
; fd[*]     ; ifclk      ; 5.951 ; 5.951 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk      ; 5.605 ; 5.605 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk      ; 5.884 ; 5.884 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk      ; 5.397 ; 5.397 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk      ; 5.843 ; 5.843 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk      ; 5.339 ; 5.339 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk      ; 5.487 ; 5.487 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk      ; 5.176 ; 5.176 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk      ; 5.048 ; 5.048 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk      ; 5.349 ; 5.349 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk      ; 5.877 ; 5.877 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk      ; 5.951 ; 5.951 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk      ; 5.577 ; 5.577 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk      ; 5.710 ; 5.710 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk      ; 5.888 ; 5.888 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk      ; 5.656 ; 5.656 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk      ; 5.396 ; 5.396 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk      ; 2.065 ; 2.065 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk      ; 2.542 ; 2.542 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; IO_E3      ; 5.148 ; 5.148 ; Rise       ; IO_E3                             ;
; IO_C1     ; IO_E3      ; 5.148 ; 5.148 ; Fall       ; IO_E3                             ;
; fd[*]     ; ifclk      ; 4.516 ; 4.516 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk      ; 4.878 ; 4.878 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk      ; 5.090 ; 5.090 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk      ; 4.988 ; 4.988 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk      ; 4.897 ; 4.897 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk      ; 4.618 ; 4.618 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk      ; 4.775 ; 4.775 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk      ; 4.651 ; 4.651 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk      ; 4.643 ; 4.643 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk      ; 5.032 ; 5.032 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk      ; 4.893 ; 4.893 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk      ; 4.761 ; 4.761 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk      ; 4.967 ; 4.967 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk      ; 4.911 ; 4.911 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk      ; 4.994 ; 4.994 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk      ; 4.925 ; 4.925 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk      ; 4.516 ; 4.516 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk      ; 1.950 ; 1.950 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk      ; 1.914 ; 1.914 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -4.453    ; -1.459 ; 8.465    ; 11.003  ; -2.064              ;
;  IO_E3                             ; 0.660     ; -1.459 ; N/A      ; N/A     ; -1.469              ;
;  control_disparo:inst|new_data     ; -4.453    ; 0.215  ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -3.566    ; 0.215  ; 8.465    ; 11.003  ; 7.852               ;
;  inst1|altpll_component|pll|clk[0] ; -1.860    ; 0.215  ; N/A      ; N/A     ; 32.221              ;
;  inst1|altpll_component|pll|clk[1] ; 18.974    ; 0.241  ; N/A      ; N/A     ; 8.888               ;
; Design-wide TNS                    ; -1939.923 ; -1.459 ; 0.0      ; 0.0     ; -2046.453           ;
;  IO_E3                             ; 0.000     ; -1.459 ; N/A      ; N/A     ; -1.469              ;
;  control_disparo:inst|new_data     ; -1930.069 ; 0.000  ; N/A      ; N/A     ; -2044.984           ;
;  ifclk                             ; -6.137    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  inst1|altpll_component|pll|clk[0] ; -3.717    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|pll|clk[1] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|new_data ; 5.950  ; 5.950  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[0]  ; control_disparo:inst|new_data ; 4.767  ; 4.767  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[1]  ; control_disparo:inst|new_data ; 5.272  ; 5.272  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[2]  ; control_disparo:inst|new_data ; 5.950  ; 5.950  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[3]  ; control_disparo:inst|new_data ; 4.828  ; 4.828  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[4]  ; control_disparo:inst|new_data ; 5.722  ; 5.722  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[5]  ; control_disparo:inst|new_data ; 5.490  ; 5.490  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[6]  ; control_disparo:inst|new_data ; 5.452  ; 5.452  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[7]  ; control_disparo:inst|new_data ; 5.075  ; 5.075  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[8]  ; control_disparo:inst|new_data ; 4.599  ; 4.599  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[9]  ; control_disparo:inst|new_data ; 5.478  ; 5.478  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[10] ; control_disparo:inst|new_data ; 5.508  ; 5.508  ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[11] ; control_disparo:inst|new_data ; 5.479  ; 5.479  ; Fall       ; control_disparo:inst|new_data     ;
; ren          ; ifclk                         ; 10.593 ; 10.593 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                         ; 1.865  ; 1.865  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                         ; 6.360  ; 6.360  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|new_data ; -1.773 ; -1.773 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[0]  ; control_disparo:inst|new_data ; -1.941 ; -1.941 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[1]  ; control_disparo:inst|new_data ; -2.047 ; -2.047 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[2]  ; control_disparo:inst|new_data ; -2.380 ; -2.380 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[3]  ; control_disparo:inst|new_data ; -1.958 ; -1.958 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[4]  ; control_disparo:inst|new_data ; -2.246 ; -2.246 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[5]  ; control_disparo:inst|new_data ; -2.240 ; -2.240 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[6]  ; control_disparo:inst|new_data ; -2.251 ; -2.251 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[7]  ; control_disparo:inst|new_data ; -2.113 ; -2.113 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[8]  ; control_disparo:inst|new_data ; -1.773 ; -1.773 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[9]  ; control_disparo:inst|new_data ; -2.228 ; -2.228 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[10] ; control_disparo:inst|new_data ; -2.180 ; -2.180 ; Fall       ; control_disparo:inst|new_data     ;
;  data_in[11] ; control_disparo:inst|new_data ; -2.169 ; -2.169 ; Fall       ; control_disparo:inst|new_data     ;
; ren          ; ifclk                         ; -2.443 ; -2.443 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                         ; -1.081 ; -1.081 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                         ; -3.645 ; -3.645 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+-------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; IO_E3      ; 10.050 ; 10.050 ; Rise       ; IO_E3                             ;
; IO_C1     ; IO_E3      ; 10.050 ; 10.050 ; Fall       ; IO_E3                             ;
; fd[*]     ; ifclk      ; 12.322 ; 12.322 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk      ; 11.492 ; 11.492 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk      ; 12.203 ; 12.203 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk      ; 11.132 ; 11.132 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk      ; 12.215 ; 12.215 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk      ; 10.786 ; 10.786 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk      ; 11.288 ; 11.288 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk      ; 10.582 ; 10.582 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk      ; 10.243 ; 10.243 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk      ; 10.817 ; 10.817 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk      ; 12.317 ; 12.317 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk      ; 12.311 ; 12.311 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk      ; 11.520 ; 11.520 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk      ; 11.894 ; 11.894 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk      ; 12.322 ; 12.322 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk      ; 11.623 ; 11.623 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk      ; 11.038 ; 11.038 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk      ; 5.297  ; 5.297  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk      ; 6.666  ; 6.666  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; IO_E3      ; 5.148 ; 5.148 ; Rise       ; IO_E3                             ;
; IO_C1     ; IO_E3      ; 5.148 ; 5.148 ; Fall       ; IO_E3                             ;
; fd[*]     ; ifclk      ; 4.516 ; 4.516 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk      ; 4.878 ; 4.878 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk      ; 5.090 ; 5.090 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk      ; 4.988 ; 4.988 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk      ; 4.897 ; 4.897 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk      ; 4.618 ; 4.618 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk      ; 4.775 ; 4.775 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk      ; 4.651 ; 4.651 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk      ; 4.643 ; 4.643 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk      ; 5.032 ; 5.032 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk      ; 4.893 ; 4.893 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk      ; 4.761 ; 4.761 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk      ; 4.967 ; 4.967 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk      ; 4.911 ; 4.911 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk      ; 4.994 ; 4.994 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk      ; 4.925 ; 4.925 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk      ; 4.516 ; 4.516 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk      ; 1.950 ; 1.950 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk      ; 1.914 ; 1.914 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|new_data     ; control_disparo:inst|new_data     ; 7852     ; 24       ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|new_data     ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|new_data     ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 95       ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; IO_E3                             ; 0        ; 0        ; 1        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|new_data     ; control_disparo:inst|new_data     ; 7852     ; 24       ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|new_data     ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|new_data     ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 95       ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; IO_E3                             ; inst1|altpll_component|pll|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; IO_E3                             ; 0        ; 0        ; 1        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 463   ; 463  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Jun 04 17:17:04 2012
Info: Command: quartus_sta CSN_fpga_edu1 -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst|new_data|combout" is a latch
    Warning (335094): Node "inst|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 16 -multiply_by 5 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[0]} {inst1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[1]} {inst1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|new_data control_disparo:inst|new_data
    Info (332105): create_clock -period 1.000 -name IO_E3 IO_E3
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.453     -1930.069 control_disparo:inst|new_data 
    Info (332119):    -3.566        -6.137 ifclk 
    Info (332119):    -1.860        -3.717 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.660         0.000 IO_E3 
    Info (332119):    18.974         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -1.459
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.459        -1.459 IO_E3 
    Info (332119):     0.445         0.000 control_disparo:inst|new_data 
    Info (332119):     0.445         0.000 ifclk 
    Info (332119):     0.445         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.622         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 8.465
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.465         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.599         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2044.984 control_disparo:inst|new_data 
    Info (332119):    -1.469        -1.469 IO_E3 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):    32.221         0.000 inst1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 19 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_D2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_C1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pa4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457      -499.637 control_disparo:inst|new_data 
    Info (332119):    -1.311        -2.251 ifclk 
    Info (332119):    -1.198        -2.394 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.727         0.000 IO_E3 
    Info (332119):    19.547         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -0.995
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.995        -0.995 IO_E3 
    Info (332119):     0.215         0.000 control_disparo:inst|new_data 
    Info (332119):     0.215         0.000 ifclk 
    Info (332119):     0.215         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.241         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 9.517
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.517         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.003         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1856.800 control_disparo:inst|new_data 
    Info (332119):    -1.222        -1.222 IO_E3 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):    32.332         0.000 inst1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Mon Jun 04 17:17:11 2012
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


