# Design-of-Mealy-Sequence-Detector-VHDL
VHDL implementation of Mealy finite state machine (FSM) sequence detectors for 3-bit and 5-bit patterns, supporting both overlapping and non-overlapping cases.
