<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>up_1553</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic49"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">up_1553</div>
 <div class="CBody"><p>uP based 1553 communications device.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH</td><td class="CDLDefinition"><p>Width of the uP address port.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH</td><td class="CDLDefinition"><p>Width of the uP bus data port.</p></td></tr><tr><td class="CDLEntry">CLOCK_SPEED</td><td class="CDLDefinition"><p>This is the aclk frequency in Hz</p></td></tr><tr><td class="CDLEntry">BAUD_RATE</td><td class="CDLDefinition"><p>Serial Baud, this can be any value including non-standard.</p></td></tr><tr><td class="CDLEntry">PARITY_ENA</td><td class="CDLDefinition"><p>Enable Parity for the data in and out.</p></td></tr><tr><td class="CDLEntry">PARITY_TYPE</td><td class="CDLDefinition"><p>Set the parity type, 0 = even, 1 = odd, 2 = mark, 3 = space.</p></td></tr><tr><td class="CDLEntry">STOP_BITS</td><td class="CDLDefinition"><p>Number of stop bits, 0 to crazy non-standard amounts.</p></td></tr><tr><td class="CDLEntry">DATA_BITS</td><td class="CDLDefinition"><p>Number of data bits, 1 to crazy non-standard amounts.</p></td></tr><tr><td class="CDLEntry">RX_DELAY</td><td class="CDLDefinition"><p>Delay in rx data input.</p></td></tr><tr><td class="CDLEntry">RX_BAUD_DELAY</td><td class="CDLDefinition"><p>Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).</p></td></tr><tr><td class="CDLEntry">TX_DELAY</td><td class="CDLDefinition"><p>Delay in tx data output. Delays the time to output of the data.</p></td></tr><tr><td class="CDLEntry">TX_BAUD_DELAY</td><td class="CDLDefinition"><p>Delay in tx baud enable. This will delay the time the bit output starts.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">rstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">up_rreq</td><td class="CDLDefinition"><p>uP bus read request</p></td></tr><tr><td class="CDLEntry">up_rack</td><td class="CDLDefinition"><p>uP bus read ack</p></td></tr><tr><td class="CDLEntry">up_raddr</td><td class="CDLDefinition"><p>uP bus read address</p></td></tr><tr><td class="CDLEntry">up_rdata</td><td class="CDLDefinition"><p>uP bus read data</p></td></tr><tr><td class="CDLEntry">up_wreq</td><td class="CDLDefinition"><p>uP bus write request</p></td></tr><tr><td class="CDLEntry">up_wack</td><td class="CDLDefinition"><p>uP bus write ack</p></td></tr><tr><td class="CDLEntry">up_waddr</td><td class="CDLDefinition"><p>uP bus write address</p></td></tr><tr><td class="CDLEntry">up_wdata</td><td class="CDLDefinition"><p>uP bus write data</p></td></tr><tr><td class="CDLEntry">irq</td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr><tr><td class="CDLEntry">tx</td><td class="CDLDefinition"><p>transmit for UART (output to RX)</p></td></tr><tr><td class="CDLEntry">rx</td><td class="CDLDefinition"><p>receive for UART (input from TX)</p></td></tr><tr><td class="CDLEntry">rts</td><td class="CDLDefinition"><p>request to send is a loop with CTS</p></td></tr><tr><td class="CDLEntry">cts</td><td class="CDLDefinition"><p>clear to send is a loop with RTS</p></td></tr></table></div>
</div>

<a name="FIFO_DEPTH"></a><a name="Topic50"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">FIFO_DEPTH</div>
 <div id="NDPrototype50" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> FIFO_DEPTH = <span class="SHNumber">16</span></div></div>
 <div class="CBody"><p>Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause</p></div>
</div>

<a name="Register_Information"></a><a name="Topic51"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 4 registers at the offsets that follow.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:RX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,52);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RX_FIFO_REG</a></td><td class="CDLDefinition"><p>h0</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:TX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,53);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >TX_FIFO_REG</a></td><td class="CDLDefinition"><p>h4</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:STATUS_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,54);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >STATUS_REG</a></td><td class="CDLDefinition"><p>h8</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,64);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></td><td class="CDLDefinition"><p>hC</p></td></tr></table></div>
</div>

<a name="RX_FIFO_REG"></a><a name="Topic52"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RX_FIFO_REG</div>
 <div id="NDPrototype52" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RX_FIFO_REG = <span class="SHNumber">4'h0</span></div></div>
 <div class="CBody"><p>Defines the address offset for RX FIFO</p><div class="CImage"><a href="../../images/diagrams/reg_RX_FIFO.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_RX_FIFO.png" loading="lazy" class="KnownDimensions" width="607" height="156" style="max-width: 607px" alt="reg_RX_FIFO" /></a></div><p>Valid bits are from DATA_BITS:0, which are data.</p></div>
</div>

<a name="TX_FIFO_REG"></a><a name="Topic53"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">TX_FIFO_REG</div>
 <div id="NDPrototype53" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> TX_FIFO_REG = <span class="SHNumber">4'h4</span></div></div>
 <div class="CBody"><p>Defines the address offset to write the TX FIFO.</p><div class="CImage"><a href="../../images/diagrams/reg_TX_FIFO.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_TX_FIFO.png" loading="lazy" class="KnownDimensions" width="609" height="156" style="max-width: 609px" alt="reg_TX_FIFO" /></a></div><p>/ Valid bits are from DATA_BITS:0, which are data.</p></div>
</div>

<a name="STATUS_REG"></a><a name="Topic54"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">STATUS_REG</div>
 <div id="NDPrototype54" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> STATUS_REG = <span class="SHNumber">4'h8</span></div></div>
 <div class="CBody"><p>Defines the address offset to read the status bits.</p><div class="CImage"><a href="../../images/diagrams/reg_STATUS.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_STATUS.png" loading="lazy" class="KnownDimensions" width="1520" height="156" style="max-width: 1520px" alt="reg_STATUS" /></a></div></div>
</div>

<a name="Status_Register_Bits"></a><a name="Topic73"></a><div class="CTopic TRegisterBit LSystemVerilog">
 <div class="CTitle">Status Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="PE"></a><a name="Topic74"></a>PE</td><td class="CDLDefinition"><p>7, Parity error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="FE"></a><a name="Topic75"></a>FE</td><td class="CDLDefinition"><p>6, Frame error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="OE"></a><a name="Topic76"></a>OE</td><td class="CDLDefinition"><p>5, Overrun error, active high on error</p></td></tr><tr><td class="CDLEntry"><a name="irq_en"></a><a name="Topic59"></a>irq_en</td><td class="CDLDefinition"><p>4, 1 when the IRQ is enabled by <a href="../../index.html#SystemVerilogModule:up_1553:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,64);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></p></td></tr><tr><td class="CDLEntry"><a name="tx_full"></a><a name="Topic60"></a>tx_full</td><td class="CDLDefinition"><p>3, When 1 the tx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="tx_empty"></a><a name="Topic61"></a>tx_empty</td><td class="CDLDefinition"><p>2, When 1 the tx fifo is empty.</p></td></tr><tr><td class="CDLEntry"><a name="rx_full"></a><a name="Topic62"></a>rx_full</td><td class="CDLDefinition"><p>1, When 1 the rx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="rx_valid"></a><a name="Topic63"></a>rx_valid</td><td class="CDLDefinition"><p>0, When 1 the rx fifo contains valid data.</p></td></tr></table></div>
</div>

<a name="CONTROL_REG"></a><a name="Topic64"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">CONTROL_REG</div>
 <div id="NDPrototype64" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> CONTROL_REG = <span class="SHNumber">4'hC</span></div></div>
 <div class="CBody"><p>Defines the address offset to set the control bits.</p><div class="CImage"><a href="../../images/diagrams/reg_CONTROL.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_CONTROL.png" loading="lazy" class="KnownDimensions" width="1381" height="156" style="max-width: 1381px" alt="reg_CONTROL" /></a></div><p>See Also: <a href="../../index.html#SystemVerilogModule:up_1553:ENABLE_INTR_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,66);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >ENABLE_INTR_BIT</a>, <a href="../../index.html#SystemVerilogModule:up_1553:RESET_RX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,67);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_RX_BIT</a>, <a href="../../index.html#SystemVerilogModule:up_1553:RESET_TX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,68);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_TX_BIT</a></p></div>
</div>

<a name="Control_Register_Bits"></a><a name="Topic65"></a><div class="CTopic TRegisterBit LSystemVerilog last">
 <div class="CTitle">Control Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="ENABLE_INTR_BIT"></a><a name="Topic66"></a>ENABLE_INTR_BIT</td><td class="CDLDefinition"><p>4, Control Register offset bit for enabling the interrupt.</p></td></tr><tr><td class="CDLEntry"><a name="RESET_RX_BIT"></a><a name="Topic67"></a>RESET_RX_BIT</td><td class="CDLDefinition"><p>1, Control Register offset bit for resetting the RX FIFO.</p></td></tr><tr><td class="CDLEntry"><a name="RESET_TX_BIT"></a><a name="Topic68"></a>RESET_TX_BIT</td><td class="CDLDefinition"><p>0, Control Register offset bit for resetting the TX FIFO.</p></td></tr></table></div>
</div>

</body></html>