{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1629741829561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1629741829562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 23 15:03:49 2021 " "Processing started: Mon Aug 23 15:03:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1629741829562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1629741829562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exer_02_view -c exer_02_view " "Command: quartus_map --read_settings_files=on --write_settings_files=off exer_02_view -c exer_02_view" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1629741829562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1629741830193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exer_02_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exer_02_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exer_02_view-hardware " "Found design unit 1: exer_02_view-hardware" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1629741830651 ""} { "Info" "ISGN_ENTITY_NAME" "1 exer_02_view " "Found entity 1: exer_02_view" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1629741830651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1629741830651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exer_02_view " "Elaborating entity \"exer_02_view\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1629741830686 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_a\[0\] " "Inserted always-enabled tri-state buffer between \"q_a\[0\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_a\[1\] " "Inserted always-enabled tri-state buffer between \"q_a\[1\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_a\[2\] " "Inserted always-enabled tri-state buffer between \"q_a\[2\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_a\[3\] " "Inserted always-enabled tri-state buffer between \"q_a\[3\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_a\[4\] " "Inserted always-enabled tri-state buffer between \"q_a\[4\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_a\[5\] " "Inserted always-enabled tri-state buffer between \"q_a\[5\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_a\[6\] " "Inserted always-enabled tri-state buffer between \"q_a\[6\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_a\[7\] " "Inserted always-enabled tri-state buffer between \"q_a\[7\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_b\[0\] " "Inserted always-enabled tri-state buffer between \"q_b\[0\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_b\[1\] " "Inserted always-enabled tri-state buffer between \"q_b\[1\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_b\[2\] " "Inserted always-enabled tri-state buffer between \"q_b\[2\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_b\[3\] " "Inserted always-enabled tri-state buffer between \"q_b\[3\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_b\[4\] " "Inserted always-enabled tri-state buffer between \"q_b\[4\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_b\[5\] " "Inserted always-enabled tri-state buffer between \"q_b\[5\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_b\[6\] " "Inserted always-enabled tri-state buffer between \"q_b\[6\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_b\[7\] " "Inserted always-enabled tri-state buffer between \"q_b\[7\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_c\[0\] " "Inserted always-enabled tri-state buffer between \"q_c\[0\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_c\[1\] " "Inserted always-enabled tri-state buffer between \"q_c\[1\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_c\[2\] " "Inserted always-enabled tri-state buffer between \"q_c\[2\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_c\[3\] " "Inserted always-enabled tri-state buffer between \"q_c\[3\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_c\[4\] " "Inserted always-enabled tri-state buffer between \"q_c\[4\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_c\[5\] " "Inserted always-enabled tri-state buffer between \"q_c\[5\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_c\[6\] " "Inserted always-enabled tri-state buffer between \"q_c\[6\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "q_c\[7\] " "Inserted always-enabled tri-state buffer between \"q_c\[7\]\" and its non-tri-state driver." {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1629741831334 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1629741831334 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_a\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_a\[0\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_a\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_a\[1\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_a\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_a\[2\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_a\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_a\[3\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_a\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_a\[4\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_a\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_a\[5\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_a\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_a\[6\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_a\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_a\[7\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_b\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_b\[0\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_b\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_b\[1\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_b\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_b\[2\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_b\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_b\[3\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_b\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_b\[4\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_b\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_b\[5\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_b\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_b\[6\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_b\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_b\[7\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_c\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_c\[0\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_c\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_c\[1\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_c\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_c\[2\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_c\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_c\[3\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_c\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_c\[4\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_c\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_c\[5\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_c\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_c\[6\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "q_c\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"q_c\[7\]\" is moved to its source" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1629741831343 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1629741831343 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "q_a\[0\]~synth " "Node \"q_a\[0\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_a\[1\]~synth " "Node \"q_a\[1\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_a\[2\]~synth " "Node \"q_a\[2\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_a\[3\]~synth " "Node \"q_a\[3\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_a\[4\]~synth " "Node \"q_a\[4\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_a\[5\]~synth " "Node \"q_a\[5\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_a\[6\]~synth " "Node \"q_a\[6\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_a\[7\]~synth " "Node \"q_a\[7\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_b\[0\]~synth " "Node \"q_b\[0\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_b\[1\]~synth " "Node \"q_b\[1\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_b\[2\]~synth " "Node \"q_b\[2\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_b\[3\]~synth " "Node \"q_b\[3\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_b\[4\]~synth " "Node \"q_b\[4\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_b\[5\]~synth " "Node \"q_b\[5\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_b\[6\]~synth " "Node \"q_b\[6\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_b\[7\]~synth " "Node \"q_b\[7\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_c\[0\]~synth " "Node \"q_c\[0\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_c\[1\]~synth " "Node \"q_c\[1\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_c\[2\]~synth " "Node \"q_c\[2\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_c\[3\]~synth " "Node \"q_c\[3\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_c\[4\]~synth " "Node \"q_c\[4\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_c\[5\]~synth " "Node \"q_c\[5\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_c\[6\]~synth " "Node \"q_c\[6\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""} { "Warning" "WMLS_MLS_NODE_NAME" "q_c\[7\]~synth " "Node \"q_c\[7\]~synth\"" {  } { { "exer_02_view.vhd" "" { Text "C:/fpga_codes/slide_3/exer_02/exer_02_view/exer_02_view.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831388 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1629741831388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1629741831539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1629741831920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629741831920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1629741831975 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1629741831975 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1629741831975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1629741831975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1629741831975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1629741832017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 23 15:03:52 2021 " "Processing ended: Mon Aug 23 15:03:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1629741832017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1629741832017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1629741832017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1629741832017 ""}
