{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480426648528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480426648529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 22:37:28 2016 " "Processing started: Tue Nov 29 22:37:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480426648529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480426648529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480426648529 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480426648955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/piezo_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/piezo_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIEZO_UNIT " "Found entity 1: PIEZO_UNIT" {  } { { "RTL/PIEZO_UNIT.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/PIEZO_UNIT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649007 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "TIME_CAL.v(8) " "Verilog HDL syntax warning at TIME_CAL.v(8): extra block comment delimiter characters /* within block comment" {  } { { "RTL/TIME_CAL.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1480426649010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_CAL " "Found entity 1: TIME_CAL" {  } { { "RTL/TIME_CAL.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649010 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "KEY_CONT.v(8) " "Verilog HDL syntax warning at KEY_CONT.v(8): extra block comment delimiter characters /* within block comment" {  } { { "RTL/KEY_CONT.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1480426649012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONT " "Found entity 1: KEY_CONT" {  } { { "RTL/KEY_CONT.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIGITAL_CLOCK " "Found entity 1: DIGITAL_CLOCK" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wt_sep.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wt_sep.v" { { "Info" "ISGN_ENTITY_NAME" "1 WT_SEP " "Found entity 1: WT_SEP" {  } { { "RTL/WT_SEP.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wt_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wt_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WT_DECODER " "Found entity 1: WT_DECODER" {  } { { "RTL/WT_DECODER.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/WT_DECODER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_COMPARE " "Found entity 1: TIME_COMPARE" {  } { { "RTL/TIME_COMPARE.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/TIME_COMPARE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649023 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "DISPLAY_CONT.v(8) " "Verilog HDL syntax warning at DISPLAY_CONT.v(8): extra block comment delimiter characters /* within block comment" {  } { { "RTL/DISPLAY_CONT.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_CONT.v" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1480426649026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/display_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/display_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_CONT " "Found entity 1: DISPLAY_CONT" {  } { { "RTL/DISPLAY_CONT.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_CONT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_DECODER " "Found entity 1: DISPLAY_DECODER" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480426649030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480426649030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IN_TIME DIGITAL_CLOCK.v(70) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(70): created implicit net for \"IN_TIME\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IN_DATE DIGITAL_CLOCK.v(70) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(70): created implicit net for \"IN_DATE\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IN_ALARM_TIME DIGITAL_CLOCK.v(70) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(70): created implicit net for \"IN_ALARM_TIME\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_H10 DISPLAY_DECODER.v(78) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(78): created implicit net for \"OUT_ALARM_H10\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_H1 DISPLAY_DECODER.v(79) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(79): created implicit net for \"OUT_ALARM_H1\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_M10 DISPLAY_DECODER.v(80) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(80): created implicit net for \"OUT_ALARM_M10\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_M1 DISPLAY_DECODER.v(81) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(81): created implicit net for \"OUT_ALARM_M1\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_S10 DISPLAY_DECODER.v(82) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(82): created implicit net for \"OUT_ALARM_S10\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_S1 DISPLAY_DECODER.v(83) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(83): created implicit net for \"OUT_ALARM_S1\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480426649031 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "OUT_ALARM_TIME KEY_CONT.v(523) " "Verilog HDL Continuous Assignment error at KEY_CONT.v(523): object \"OUT_ALARM_TIME\" on left-hand side of assignment must have a net type" {  } { { "RTL/KEY_CONT.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 523 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1480426649038 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "OUT_TIME KEY_CONT.v(524) " "Verilog HDL Continuous Assignment error at KEY_CONT.v(524): object \"OUT_TIME\" on left-hand side of assignment must have a net type" {  } { { "RTL/KEY_CONT.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 524 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1480426649038 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "OUT_DATE KEY_CONT.v(525) " "Verilog HDL Continuous Assignment error at KEY_CONT.v(525): object \"OUT_DATE\" on left-hand side of assignment must have a net type" {  } { { "RTL/KEY_CONT.v" "" { Text "C:/Users/JJM/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 525 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1480426649038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480426649171 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 22:37:29 2016 " "Processing ended: Tue Nov 29 22:37:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480426649171 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480426649171 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480426649171 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480426649171 ""}
