{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 10:42:48 2024 " "Info: Processing started: Thu Jan 04 10:42:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[2\] " "Warning: Node \"decoding:qzbj\|Aluctr\[2\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[1\] " "Warning: Node \"decoding:qzbj\|Aluctr\[1\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|RegDst " "Warning: Node \"decoding:qzbj\|RegDst\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|MemtoReg " "Warning: Node \"decoding:qzbj\|MemtoReg\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[0\] " "Warning: Node \"decoding:qzbj\|Aluctr\[0\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoding:qzbj\|Selector7~2 " "Info: Detected gated clock \"decoding:qzbj\|Selector7~2\" as buffer" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoding:qzbj\|Selector7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[3\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[3\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[2\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[2\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[7\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[7\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[6\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[4\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[4\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register decoding:qzbj\|MemtoReg register dataroad:dataroadbj\|Reg:regs\|regs~32 67.09 MHz 14.906 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.09 MHz between source register \"decoding:qzbj\|MemtoReg\" and destination register \"dataroad:dataroadbj\|Reg:regs\|regs~32\" (period= 14.906 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoding:qzbj\|MemtoReg 1 REG LCCOMB_X1_Y21_N14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y21_N14; Fanout = 32; REG Node = 'decoding:qzbj\|MemtoReg'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|MemtoReg } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.150 ns) 0.907 ns dataroad:dataroadbj\|MUX2to1:mux8\|Z\[0\]~0 2 COMB LCCOMB_X2_Y20_N30 3 " "Info: 2: + IC(0.757 ns) + CELL(0.150 ns) = 0.907 ns; Loc. = LCCOMB_X2_Y20_N30; Fanout = 3; COMB Node = 'dataroad:dataroadbj\|MUX2to1:mux8\|Z\[0\]~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { decoding:qzbj|MemtoReg dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 } "NODE_NAME" } } { "MUX2to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX2to1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.315 ns dataroad:dataroadbj\|Reg:regs\|regs~1030 3 COMB LCCOMB_X2_Y20_N22 1 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 1.315 ns; Loc. = LCCOMB_X2_Y20_N22; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|Reg:regs\|regs~1030'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 dataroad:dataroadbj|Reg:regs|regs~1030 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.660 ns) 2.200 ns dataroad:dataroadbj\|Reg:regs\|regs~32 4 REG LCFF_X2_Y20_N21 2 " "Info: 4: + IC(0.225 ns) + CELL(0.660 ns) = 2.200 ns; Loc. = LCFF_X2_Y20_N21; Fanout = 2; REG Node = 'dataroad:dataroadbj\|Reg:regs\|regs~32'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { dataroad:dataroadbj|Reg:regs|regs~1030 dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 43.64 % ) " "Info: Total cell delay = 0.960 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 56.36 % ) " "Info: Total interconnect delay = 1.240 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { decoding:qzbj|MemtoReg dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 dataroad:dataroadbj|Reg:regs|regs~1030 dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { decoding:qzbj|MemtoReg {} dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 {} dataroad:dataroadbj|Reg:regs|regs~1030 {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.757ns 0.258ns 0.225ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.289 ns - Smallest " "Info: - Smallest clock skew is -5.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.537 ns) 2.861 ns dataroad:dataroadbj\|Reg:regs\|regs~32 3 REG LCFF_X2_Y20_N21 2 " "Info: 3: + IC(1.221 ns) + CELL(0.537 ns) = 2.861 ns; Loc. = LCFF_X2_Y20_N21; Fanout = 2; REG Node = 'dataroad:dataroadbj\|Reg:regs\|regs~32'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.34 % ) " "Info: Total cell delay = 1.526 ns ( 53.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.335 ns ( 46.66 % ) " "Info: Total interconnect delay = 1.335 ns ( 46.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.000ns 0.114ns 1.221ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.150 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.787 ns) 2.658 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] 2 REG LCFF_X4_Y22_N11 3 " "Info: 2: + IC(0.882 ns) + CELL(0.787 ns) = 2.658 ns; Loc. = LCFF_X4_Y22_N11; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.398 ns) 3.793 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X3_Y22_N4 18 " "Info: 3: + IC(0.737 ns) + CELL(0.398 ns) = 3.793 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 18; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.275 ns) 4.367 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18 4 COMB LCCOMB_X3_Y22_N18 6 " "Info: 4: + IC(0.299 ns) + CELL(0.275 ns) = 4.367 ns; Loc. = LCCOMB_X3_Y22_N18; Fanout = 6; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~18 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.271 ns) 5.322 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 5 COMB LCCOMB_X5_Y22_N24 4 " "Info: 5: + IC(0.684 ns) + CELL(0.271 ns) = 5.322 ns; Loc. = LCCOMB_X5_Y22_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~18 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.000 ns) 6.451 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21clkctrl 6 COMB CLKCTRL_G2 2 " "Info: 6: + IC(1.129 ns) + CELL(0.000 ns) = 6.451 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.150 ns) 8.150 ns decoding:qzbj\|MemtoReg 7 REG LCCOMB_X1_Y21_N14 32 " "Info: 7: + IC(1.549 ns) + CELL(0.150 ns) = 8.150 ns; Loc. = LCCOMB_X1_Y21_N14; Fanout = 32; REG Node = 'decoding:qzbj\|MemtoReg'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl decoding:qzbj|MemtoReg } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 35.21 % ) " "Info: Total cell delay = 2.870 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.280 ns ( 64.79 % ) " "Info: Total interconnect delay = 5.280 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~18 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl decoding:qzbj|MemtoReg } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~18 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl {} decoding:qzbj|MemtoReg {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.684ns 1.129ns 1.549ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.000ns 0.114ns 1.221ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~18 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl decoding:qzbj|MemtoReg } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~18 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl {} decoding:qzbj|MemtoReg {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.684ns 1.129ns 1.549ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { decoding:qzbj|MemtoReg dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 dataroad:dataroadbj|Reg:regs|regs~1030 dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { decoding:qzbj|MemtoReg {} dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 {} dataroad:dataroadbj|Reg:regs|regs~1030 {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.757ns 0.258ns 0.225ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.000ns 0.114ns 1.221ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~18 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl decoding:qzbj|MemtoReg } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~18 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl {} decoding:qzbj|MemtoReg {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.684ns 1.129ns 1.549ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] decoding:qzbj\|Aluctr\[2\] clk 4.253 ns " "Info: Found hold time violation between source  pin or register \"dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]\" and destination pin or register \"decoding:qzbj\|Aluctr\[2\]\" for clock \"clk\" (Hold time is 4.253 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.862 ns + Largest " "Info: + Largest clock skew is 6.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.270 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.787 ns) 2.658 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] 2 REG LCFF_X4_Y22_N11 3 " "Info: 2: + IC(0.882 ns) + CELL(0.787 ns) = 2.658 ns; Loc. = LCFF_X4_Y22_N11; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.398 ns) 3.793 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X3_Y22_N4 18 " "Info: 3: + IC(0.737 ns) + CELL(0.398 ns) = 3.793 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 18; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.275 ns) 4.367 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 4 COMB LCCOMB_X3_Y22_N24 4 " "Info: 4: + IC(0.299 ns) + CELL(0.275 ns) = 4.367 ns; Loc. = LCCOMB_X3_Y22_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.271 ns) 5.340 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 5 COMB LCCOMB_X5_Y22_N18 7 " "Info: 5: + IC(0.702 ns) + CELL(0.271 ns) = 5.340 ns; Loc. = LCCOMB_X5_Y22_N18; Fanout = 7; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.734 ns decoding:qzbj\|WideOr0~0 6 COMB LCCOMB_X5_Y22_N16 1 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 5.734 ns; Loc. = LCCOMB_X5_Y22_N16; Fanout = 1; COMB Node = 'decoding:qzbj\|WideOr0~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 6.451 ns decoding:qzbj\|Selector7~2 7 COMB LCCOMB_X5_Y22_N4 1 " "Info: 7: + IC(0.279 ns) + CELL(0.438 ns) = 6.451 ns; Loc. = LCCOMB_X5_Y22_N4; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector7~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.000 ns) 7.555 ns decoding:qzbj\|Selector7~2clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.104 ns) + CELL(0.000 ns) = 7.555 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'decoding:qzbj\|Selector7~2clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.150 ns) 9.270 ns decoding:qzbj\|Aluctr\[2\] 9 REG LCCOMB_X3_Y22_N10 95 " "Info: 9: + IC(1.565 ns) + CELL(0.150 ns) = 9.270 ns; Loc. = LCCOMB_X3_Y22_N10; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.458 ns ( 37.30 % ) " "Info: Total cell delay = 3.458 ns ( 37.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.812 ns ( 62.70 % ) " "Info: Total interconnect delay = 5.812 ns ( 62.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.408 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.537 ns) 2.408 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] 2 REG LCFF_X4_Y22_N3 18 " "Info: 2: + IC(0.882 ns) + CELL(0.537 ns) = 2.408 ns; Loc. = LCFF_X4_Y22_N3; Fanout = 18; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 63.37 % ) " "Info: Total cell delay = 1.526 ns ( 63.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.882 ns ( 36.63 % ) " "Info: Total interconnect delay = 0.882 ns ( 36.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 0.882ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 0.882ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.359 ns - Shortest register register " "Info: - Shortest register to register delay is 2.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] 1 REG LCFF_X4_Y22_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y22_N3; Fanout = 18; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.150 ns) 0.712 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 2 COMB LCCOMB_X5_Y22_N24 4 " "Info: 2: + IC(0.562 ns) + CELL(0.150 ns) = 0.712 ns; Loc. = LCCOMB_X5_Y22_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] dataroad:dataroadbj|fetchins:fetch|inst_mem~21 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.438 ns) 1.434 ns decoding:qzbj\|Selector12~1 3 COMB LCCOMB_X5_Y22_N8 1 " "Info: 3: + IC(0.284 ns) + CELL(0.438 ns) = 1.434 ns; Loc. = LCCOMB_X5_Y22_N8; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector12~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~21 decoding:qzbj|Selector12~1 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.271 ns) 2.359 ns decoding:qzbj\|Aluctr\[2\] 4 REG LCCOMB_X3_Y22_N10 95 " "Info: 4: + IC(0.654 ns) + CELL(0.271 ns) = 2.359 ns; Loc. = LCCOMB_X3_Y22_N10; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { decoding:qzbj|Selector12~1 decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.859 ns ( 36.41 % ) " "Info: Total cell delay = 0.859 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 63.59 % ) " "Info: Total interconnect delay = 1.500 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] dataroad:dataroadbj|fetchins:fetch|inst_mem~21 decoding:qzbj|Selector12~1 decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} decoding:qzbj|Selector12~1 {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.562ns 0.284ns 0.654ns } { 0.000ns 0.150ns 0.438ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 0.882ns } { 0.000ns 0.989ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] dataroad:dataroadbj|fetchins:fetch|inst_mem~21 decoding:qzbj|Selector12~1 decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} decoding:qzbj|Selector12~1 {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.562ns 0.284ns 0.654ns } { 0.000ns 0.150ns 0.438ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AluF\[26\] decoding:qzbj\|Aluctr\[2\] 18.594 ns register " "Info: tco from clock \"clk\" to destination pin \"AluF\[26\]\" through register \"decoding:qzbj\|Aluctr\[2\]\" is 18.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.270 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.787 ns) 2.658 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] 2 REG LCFF_X4_Y22_N11 3 " "Info: 2: + IC(0.882 ns) + CELL(0.787 ns) = 2.658 ns; Loc. = LCFF_X4_Y22_N11; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.398 ns) 3.793 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X3_Y22_N4 18 " "Info: 3: + IC(0.737 ns) + CELL(0.398 ns) = 3.793 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 18; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.275 ns) 4.367 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 4 COMB LCCOMB_X3_Y22_N24 4 " "Info: 4: + IC(0.299 ns) + CELL(0.275 ns) = 4.367 ns; Loc. = LCCOMB_X3_Y22_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.271 ns) 5.340 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 5 COMB LCCOMB_X5_Y22_N18 7 " "Info: 5: + IC(0.702 ns) + CELL(0.271 ns) = 5.340 ns; Loc. = LCCOMB_X5_Y22_N18; Fanout = 7; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.734 ns decoding:qzbj\|WideOr0~0 6 COMB LCCOMB_X5_Y22_N16 1 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 5.734 ns; Loc. = LCCOMB_X5_Y22_N16; Fanout = 1; COMB Node = 'decoding:qzbj\|WideOr0~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 6.451 ns decoding:qzbj\|Selector7~2 7 COMB LCCOMB_X5_Y22_N4 1 " "Info: 7: + IC(0.279 ns) + CELL(0.438 ns) = 6.451 ns; Loc. = LCCOMB_X5_Y22_N4; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector7~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.000 ns) 7.555 ns decoding:qzbj\|Selector7~2clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.104 ns) + CELL(0.000 ns) = 7.555 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'decoding:qzbj\|Selector7~2clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.150 ns) 9.270 ns decoding:qzbj\|Aluctr\[2\] 9 REG LCCOMB_X3_Y22_N10 95 " "Info: 9: + IC(1.565 ns) + CELL(0.150 ns) = 9.270 ns; Loc. = LCCOMB_X3_Y22_N10; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.458 ns ( 37.30 % ) " "Info: Total cell delay = 3.458 ns ( 37.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.812 ns ( 62.70 % ) " "Info: Total interconnect delay = 5.812 ns ( 62.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.324 ns + Longest register pin " "Info: + Longest register to pin delay is 9.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoding:qzbj\|Aluctr\[2\] 1 REG LCCOMB_X3_Y22_N10 95 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y22_N10; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 0.430 ns dataroad:dataroadbj\|alu:alu1\|X\[0\] 2 COMB LCCOMB_X3_Y22_N16 2 " "Info: 2: + IC(0.280 ns) + CELL(0.150 ns) = 0.430 ns; Loc. = LCCOMB_X3_Y22_N16; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|X\[0\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[0] } "NODE_NAME" } } { "alu.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.414 ns) 1.287 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~3 3 COMB LCCOMB_X2_Y22_N16 2 " "Info: 3: + IC(0.443 ns) + CELL(0.414 ns) = 1.287 ns; Loc. = LCCOMB_X2_Y22_N16; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~3'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { dataroad:dataroadbj|alu:alu1|X[0] dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.358 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~5 4 COMB LCCOMB_X2_Y22_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X2_Y22_N18; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~5'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.429 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~7 5 COMB LCCOMB_X2_Y22_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.429 ns; Loc. = LCCOMB_X2_Y22_N20; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.500 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~9 6 COMB LCCOMB_X2_Y22_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.500 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~9'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.571 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~11 7 COMB LCCOMB_X2_Y22_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.571 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~11'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.642 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~13 8 COMB LCCOMB_X2_Y22_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.642 ns; Loc. = LCCOMB_X2_Y22_N26; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~13'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.713 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~15 9 COMB LCCOMB_X2_Y22_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.713 ns; Loc. = LCCOMB_X2_Y22_N28; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~15'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.859 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~17 10 COMB LCCOMB_X2_Y22_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 1.859 ns; Loc. = LCCOMB_X2_Y22_N30; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~17'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.930 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~19 11 COMB LCCOMB_X2_Y21_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.930 ns; Loc. = LCCOMB_X2_Y21_N0; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~19'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.001 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~21 12 COMB LCCOMB_X2_Y21_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.001 ns; Loc. = LCCOMB_X2_Y21_N2; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.072 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~23 13 COMB LCCOMB_X2_Y21_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.072 ns; Loc. = LCCOMB_X2_Y21_N4; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.143 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~25 14 COMB LCCOMB_X2_Y21_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.143 ns; Loc. = LCCOMB_X2_Y21_N6; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.214 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~27 15 COMB LCCOMB_X2_Y21_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.214 ns; Loc. = LCCOMB_X2_Y21_N8; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~27'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.285 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~29 16 COMB LCCOMB_X2_Y21_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.285 ns; Loc. = LCCOMB_X2_Y21_N10; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~29'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.356 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~31 17 COMB LCCOMB_X2_Y21_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.356 ns; Loc. = LCCOMB_X2_Y21_N12; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~31'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.515 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~33 18 COMB LCCOMB_X2_Y21_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 2.515 ns; Loc. = LCCOMB_X2_Y21_N14; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~33'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.586 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~35 19 COMB LCCOMB_X2_Y21_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.586 ns; Loc. = LCCOMB_X2_Y21_N16; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~35'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.657 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~37 20 COMB LCCOMB_X2_Y21_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.657 ns; Loc. = LCCOMB_X2_Y21_N18; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~37'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.728 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~39 21 COMB LCCOMB_X2_Y21_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.728 ns; Loc. = LCCOMB_X2_Y21_N20; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~39'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.799 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~41 22 COMB LCCOMB_X2_Y21_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.799 ns; Loc. = LCCOMB_X2_Y21_N22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~41'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.870 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~43 23 COMB LCCOMB_X2_Y21_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.870 ns; Loc. = LCCOMB_X2_Y21_N24; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~43'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.941 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~45 24 COMB LCCOMB_X2_Y21_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.941 ns; Loc. = LCCOMB_X2_Y21_N26; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~45'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.012 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~47 25 COMB LCCOMB_X2_Y21_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.012 ns; Loc. = LCCOMB_X2_Y21_N28; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~47'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.158 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~49 26 COMB LCCOMB_X2_Y21_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 3.158 ns; Loc. = LCCOMB_X2_Y21_N30; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~49'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.229 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~51 27 COMB LCCOMB_X2_Y20_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.229 ns; Loc. = LCCOMB_X2_Y20_N0; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~51'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.300 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~53 28 COMB LCCOMB_X2_Y20_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.300 ns; Loc. = LCCOMB_X2_Y20_N2; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~53'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.710 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~54 29 COMB LCCOMB_X2_Y20_N4 3 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.710 ns; Loc. = LCCOMB_X2_Y20_N4; Fanout = 3; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~54'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.150 ns) 5.045 ns dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[26\]~83 30 COMB LCCOMB_X1_Y20_N12 1 " "Info: 30: + IC(1.185 ns) + CELL(0.150 ns) = 5.045 ns; Loc. = LCCOMB_X1_Y20_N12; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[26\]~83'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 } "NODE_NAME" } } { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(2.612 ns) 9.324 ns AluF\[26\] 31 PIN PIN_M5 0 " "Info: 31: + IC(1.667 ns) + CELL(2.612 ns) = 9.324 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'AluF\[26\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 AluF[26] } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.749 ns ( 61.66 % ) " "Info: Total cell delay = 5.749 ns ( 61.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 38.34 % ) " "Info: Total interconnect delay = 3.575 ns ( 38.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.324 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[0] dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 AluF[26] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.324 ns" { decoding:qzbj|Aluctr[2] {} dataroad:dataroadbj|alu:alu1|X[0] {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 {} dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 {} AluF[26] {} } { 0.000ns 0.280ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.185ns 1.667ns } { 0.000ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.150ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.324 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[0] dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 AluF[26] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.324 ns" { decoding:qzbj|Aluctr[2] {} dataroad:dataroadbj|alu:alu1|X[0] {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 {} dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 {} AluF[26] {} } { 0.000ns 0.280ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.185ns 1.667ns } { 0.000ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.150ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 10:42:48 2024 " "Info: Processing ended: Thu Jan 04 10:42:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
