{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524426555776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524426555791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 22 21:49:15 2018 " "Processing started: Sun Apr 22 21:49:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524426555791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524426555791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524426555791 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524426556774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_gen-behavior " "Found design unit 1: rand_gen-behavior" {  } { { "rand_gen.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/rand_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558131 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_gen " "Found entity 1: rand_gen" {  } { { "rand_gen.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/rand_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558131 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" HI_Datapath_Control_Unit.vhd(82) " "VHDL syntax error at HI_Datapath_Control_Unit.vhd(82) near text \"process\";  expecting \"if\"" {  } { { "HI_Datapath_Control_Unit.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_Datapath_Control_Unit.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524426558131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_datapath_control_unit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hi_datapath_control_unit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_view_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_view_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hi_View_Control_Unit-RTL " "Found design unit 1: Hi_View_Control_Unit-RTL" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_View_Control_Unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558147 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hi_View_Control_Unit " "Found entity 1: Hi_View_Control_Unit" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_View_Control_Unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_View-RTL " "Found design unit 1: HI_View-RTL" {  } { { "HI_View.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_View.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558147 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_View " "Found entity 1: HI_View" {  } { { "HI_View.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_View.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"!\";  expecting \"(\", or an identifier, or  unary operator HI_Datapath.vhd(248) " "VHDL syntax error at HI_Datapath.vhd(248) near text \"!\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_Datapath.vhd" 248 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524426558162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \";\" HI_Datapath.vhd(276) " "VHDL syntax error at HI_Datapath.vhd(276) near text \".\";  expecting \";\"" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_Datapath.vhd" 276 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1524426558162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hi_datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hi_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_package " "Found design unit 1: HI_package" {  } { { "hi_package.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/hi_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_Controller-RTL " "Found design unit 1: HI_Controller-RTL" {  } { { "HI_Controller.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558178 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_Controller " "Found entity 1: HI_Controller" {  } { { "HI_Controller.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HI_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558178 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Timing-RTL " "Found design unit 1: VGA_Timing-RTL" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/VGA_Timing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558194 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Timing " "Found entity 1: VGA_Timing" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/VGA_Timing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ramdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ramdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_RAMDAC-RTL " "Found design unit 1: VGA_RAMDAC-RTL" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/VGA_RAMDAC.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558194 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_RAMDAC " "Found entity 1: VGA_RAMDAC" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/VGA_RAMDAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_package " "Found design unit 1: vga_package" {  } { { "vga_package.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/vga_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Framebuffer-RTL " "Found design unit 1: VGA_Framebuffer-RTL" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/VGA_FrameBuffer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558209 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Framebuffer " "Found entity 1: VGA_Framebuffer" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/VGA_FrameBuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwareinvaders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardwareinvaders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HardwareInvaders-RTL " "Found design unit 1: HardwareInvaders-RTL" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HardwareInvaders.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558225 ""} { "Info" "ISGN_ENTITY_NAME" "1 HardwareInvaders " "Found entity 1: HardwareInvaders" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Chiari/Documents/GitHub - Copia (2)/unlimitedrepositoryworks/Project_VHDL/HardwareInvaders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524426558225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524426558225 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524426558521 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 22 21:49:18 2018 " "Processing ended: Sun Apr 22 21:49:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524426558521 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524426558521 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524426558521 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524426558521 ""}
