Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  3 14:45:31 2020
| Host         : Battlestation running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    64 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |           30 |
|     12 |            1 |
|    16+ |           32 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             804 |          256 |
| No           | No                    | Yes                    |             688 |          203 |
| No           | Yes                   | No                     |             692 |           93 |
| Yes          | No                    | No                     |             424 |           81 |
| Yes          | No                    | Yes                    |             596 |          234 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------+--------------------------------------------------+------------------+----------------+
|        Clock Signal       |             Enable Signal             |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------+--------------------------------------------------+------------------+----------------+
| ~clk6p25msig_BUFG         |                                       |                                                  |                1 |              2 |
|  clk20sig_BUFG            |                                       | disp1/custom_volume                              |                1 |              8 |
|  ledDriver/clk600/slowclk |                                       |                                                  |                1 |              8 |
|  ledDriver/clk600/slowclk | ledDriver/seg[7]_i_1_n_0              |                                                  |                2 |              8 |
|  ledDriver/clk600/slowclk | ledDriver/seg[7]_i_1_n_0              | ledDriver/seg[5]_i_1__4_n_0                      |                2 |              8 |
|  clk20sig_BUFG            | disp1/customHigh/number1              |                                                  |                2 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG    | resetMax[0]_i_1_n_0                   |                                                  |                3 |              8 |
|  clk20sig_BUFG            | disp1/customHigh/number3              |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/customLow/number1               |                                                  |                3 |              8 |
|  clk20sig_BUFG            | disp1/customHigh/number0              |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/customLow/number0               |                                                  |                3 |              8 |
|  clk20sig_BUFG            | disp1/customLow/number2               |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/customLow/number3               |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/customMed/number0               |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/customMed/number3               |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/customMed/number1               |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/customMed/number2               |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/hold_volume[3]_i_1_n_0          |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/button_counter[3]_i_1_n_0       |                                                  |                1 |              8 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[0]_16[0]            |                                                  |                2 |              8 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[0]_19[0]            |                                                  |                1 |              8 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[0]_18[0]            |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/custombackgrd/number3           |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/custombackgrd/number1           |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/custombackgrd/number0           |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/custombackgrd/number2           |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/customborder/number0            |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/customborder/number1            |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/customborder/number2            |                                                  |                1 |              8 |
|  clk20sig_BUFG            | disp1/customborder/number3            |                                                  |                2 |              8 |
|  clk20sig_BUFG            | disp1/customHigh/number2              |                                                  |                1 |              8 |
|  clk20sig_BUFG            |                                       | up/dff1/AR[0]                                    |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG      |                                       |                                                  |                8 |             16 |
|  clk4sig_BUFG             |                                       |                                                  |                5 |             24 |
|  CLK100MHZ_IBUF_BUFG      |                                       | J_MIC3_Pin1_OBUF_BUFG                            |                3 |             24 |
| ~mic/J_MIC3_Pin4_OBUF     |                                       |                                                  |                6 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG    |                                       |                                                  |                6 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG    |                                       | mic/SR[0]                                        |                6 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG    |                                       | resetMax[0]_i_1_n_0                              |                4 |             26 |
|  clk6p25msig_BUFG         | disp1/OLED_colour[15]_i_1_n_0         |                                                  |                6 |             32 |
| ~clk6p25msig_BUFG         |                                       | oled/frame_counter[16]_i_1_n_0                   |                5 |             34 |
|  clk6p25msig_BUFG         |                                       | disp1/nolabel_line60/button_debounce[19]_i_1_n_0 |                5 |             38 |
| ~clk6p25msig_BUFG         | oled/delay[0]_i_1_n_0                 |                                                  |                5 |             40 |
|  CLK100MHZ_IBUF_BUFG      |                                       | clk20k/clear                                     |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                       | clk4/count[0]_i_1__4_n_0                         |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                       | clk625m/count[0]_i_1__2_n_0                      |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                       | clk1/count[0]_i_1__5_n_0                         |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                       | clk20/count[0]_i_1__0_n_0                        |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                       | ledDriver/clk600/clear                           |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                       | clk361/count[0]_i_1__3_n_0                       |                8 |             64 |
| ~clk6p25msig_BUFG         | oled/FSM_onehot_state[31]_i_1_n_0     |                                                  |               11 |             64 |
|  clk6p25msig_BUFG         | disp1/coord/E[0]                      |                                                  |               14 |             72 |
|  clk20sig_BUFG            |                                       |                                                  |               25 |             80 |
|  clk20sig_BUFG            | tetrisgame/static_blocks[298]_i_1_n_0 | up/dff1/AR[2]                                    |               37 |             90 |
| ~clk6p25msig_BUFG         |                                       | oled/spi_word[39]_i_1_n_0                        |               13 |             90 |
|  clk20sig_BUFG            | tetrisgame/temp_blocks[47]_i_1_n_0    | up/dff1/moving_blocks_reg[25][0]                 |               46 |             96 |
|  clk20sig_BUFG            |                                       | up/dff1/moving_blocks_reg[25][0]                 |               40 |            118 |
|  clk20sig_BUFG            |                                       | up/dff1/AR[2]                                    |               46 |            126 |
|  clk361sig_BUFG           |                                       |                                                  |               38 |            130 |
|  clk20sig_BUFG            | tetrisgame/static_blocks[298]_i_1_n_0 | up/dff1/AR[0]                                    |               76 |            194 |
|  clk20sig_BUFG            | tetrisgame/static_blocks[298]_i_1_n_0 | up/dff1/AR[1]                                    |               75 |            216 |
|  clk20sig_BUFG            |                                       | up/dff1/moving_blocks_reg[241][1]                |               59 |            216 |
|  clk20sig_BUFG            |                                       | up/dff1/moving_blocks_reg[241][0]                |               55 |            216 |
|  clk6p25msig_BUFG         |                                       |                                                  |              166 |            496 |
+---------------------------+---------------------------------------+--------------------------------------------------+------------------+----------------+


