{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606753565167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606753565173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 11:26:05 2020 " "Processing started: Mon Nov 30 11:26:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606753565173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606753565173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_p -c reloj_p " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_p -c reloj_p" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606753565173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606753565600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_seg-structural " "Found design unit 1: counter_mod_seg-structural" {  } { { "counter_mod_seg.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/counter_mod_seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573714 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_seg " "Found entity 1: counter_mod_seg" {  } { { "counter_mod_seg.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/counter_mod_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606753573714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_min-logic " "Found design unit 1: counter_mod_min-logic" {  } { { "counter_mod_min.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/counter_mod_min.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573717 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_min " "Found entity 1: counter_mod_min" {  } { { "counter_mod_min.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/counter_mod_min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606753573717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/divisor_freq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573719 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/divisor_freq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606753573719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606753573758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_p-estructura " "Found design unit 1: reloj_p-estructura" {  } { { "reloj_p.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573760 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_p " "Found entity 1: reloj_p" {  } { { "reloj_p.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606753573760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606753573760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_p " "Elaborating entity \"reloj_p\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606753573801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visualizador_q_minutos reloj_p.vhd(29) " "Verilog HDL or VHDL warning at reloj_p.vhd(29): object \"visualizador_q_minutos\" assigned a value but never read" {  } { { "reloj_p.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606753573847 "|reloj_p"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visualizador_q_segundos reloj_p.vhd(30) " "Verilog HDL or VHDL warning at reloj_p.vhd(30): object \"visualizador_q_segundos\" assigned a value but never read" {  } { { "reloj_p.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606753573847 "|reloj_p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_min counter_mod_min:etapa0 " "Elaborating entity \"counter_mod_min\" for hierarchy \"counter_mod_min:etapa0\"" {  } { { "reloj_p.vhd" "etapa0" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606753573848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_seg counter_mod_seg:etapa1 " "Elaborating entity \"counter_mod_seg\" for hierarchy \"counter_mod_seg:etapa1\"" {  } { { "reloj_p.vhd" "etapa1" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606753574007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq divisor_freq:etapa2 " "Elaborating entity \"divisor_freq\" for hierarchy \"divisor_freq:etapa2\"" {  } { { "reloj_p.vhd" "etapa2" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606753574018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dmin_p_dec\[0\] GND " "Pin \"dmin_p_dec\[0\]\" is stuck at GND" {  } { { "reloj_p.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606753574470 "|reloj_p|dmin_p_dec[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmin_p_dec\[1\] GND " "Pin \"dmin_p_dec\[1\]\" is stuck at GND" {  } { { "reloj_p.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606753574470 "|reloj_p|dmin_p_dec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmin_p_dec\[2\] GND " "Pin \"dmin_p_dec\[2\]\" is stuck at GND" {  } { { "reloj_p.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606753574470 "|reloj_p|dmin_p_dec[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmin_p_dec\[3\] GND " "Pin \"dmin_p_dec\[3\]\" is stuck at GND" {  } { { "reloj_p.vhd" "" { Text "F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_8/EX1/reloj_p.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606753574470 "|reloj_p|dmin_p_dec[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606753574470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606753574523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606753574935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606753574935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606753575007 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606753575007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606753575007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606753575007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606753575037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 11:26:15 2020 " "Processing ended: Mon Nov 30 11:26:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606753575037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606753575037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606753575037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606753575037 ""}
