<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `SPI_MEM_CACHE_FCTRL` reader"><title>R in esp32h2::spi0::spi_mem_cache_fctrl - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32h2" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (d18480b84 2024-03-04)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-4c98445ec4002617.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../../esp32h2/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32h2/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32h2/index.html">esp32h2</a><span class="version">0.8.0</span></h2></div><h2 class="location"><a href="#">R</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.spi_close_axi_inf_en">spi_close_axi_inf_en</a></li><li><a href="#method.spi_mem_axi_req_en">spi_mem_axi_req_en</a></li><li><a href="#method.spi_mem_cache_flash_usr_cmd">spi_mem_cache_flash_usr_cmd</a></li><li><a href="#method.spi_mem_cache_usr_addr_4byte">spi_mem_cache_usr_addr_4byte</a></li><li><a href="#method.spi_mem_faddr_dual">spi_mem_faddr_dual</a></li><li><a href="#method.spi_mem_faddr_quad">spi_mem_faddr_quad</a></li><li><a href="#method.spi_mem_fdin_dual">spi_mem_fdin_dual</a></li><li><a href="#method.spi_mem_fdin_quad">spi_mem_fdin_quad</a></li><li><a href="#method.spi_mem_fdout_dual">spi_mem_fdout_dual</a></li><li><a href="#method.spi_mem_fdout_quad">spi_mem_fdout_quad</a></li><li><a href="#method.spi_same_aw_ar_addr_chk_en">spi_same_aw_ar_addr_chk_en</a></li></ul></section><h2><a href="index.html">In esp32h2::spi0::spi_mem_cache_fctrl</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32h2/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32h2</a>::<wbr><a href="../index.html">spi0</a>::<wbr><a href="index.html">spi_mem_cache_fctrl</a>::<wbr><a class="type" href="#">R</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#2">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type esp32h2::generic::R">R</a>&lt;<a class="struct" href="struct.SPI_MEM_CACHE_FCTRL_SPEC.html" title="struct esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_FCTRL_SPEC">SPI_MEM_CACHE_FCTRL_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>SPI_MEM_CACHE_FCTRL</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CSPI_MEM_CACHE_FCTRL_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#47-103">source</a><a href="#impl-R%3CSPI_MEM_CACHE_FCTRL_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.spi_mem_axi_req_en" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#50-52">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_axi_req_en" class="fn">spi_mem_axi_req_en</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_AXI_REQ_EN_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_AXI_REQ_EN_R">SPI_MEM_AXI_REQ_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 0 - For SPI0, AXI master access enable, 1: enable, 0:disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_cache_usr_addr_4byte" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#55-57">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_cache_usr_addr_4byte" class="fn">spi_mem_cache_usr_addr_4byte</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_CACHE_USR_ADDR_4BYTE_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R">SPI_MEM_CACHE_USR_ADDR_4BYTE_R</a></h4></section></summary><div class="docblock"><p>Bit 1 - For SPI0, cache read flash with 4 bytes address, 1: enable, 0:disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_cache_flash_usr_cmd" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#60-62">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_cache_flash_usr_cmd" class="fn">spi_mem_cache_flash_usr_cmd</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_CACHE_FLASH_USR_CMD_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_FLASH_USR_CMD_R">SPI_MEM_CACHE_FLASH_USR_CMD_R</a></h4></section></summary><div class="docblock"><p>Bit 2 - For SPI0, cache read flash for user define command, 1: enable, 0:disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fdin_dual" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#65-67">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fdin_dual" class="fn">spi_mem_fdin_dual</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FDIN_DUAL_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R">SPI_MEM_FDIN_DUAL_R</a></h4></section></summary><div class="docblock"><p>Bit 3 - For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fdout_dual" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#70-72">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fdout_dual" class="fn">spi_mem_fdout_dual</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FDOUT_DUAL_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R">SPI_MEM_FDOUT_DUAL_R</a></h4></section></summary><div class="docblock"><p>Bit 4 - For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_faddr_dual" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#75-77">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_faddr_dual" class="fn">spi_mem_faddr_dual</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FADDR_DUAL_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R">SPI_MEM_FADDR_DUAL_R</a></h4></section></summary><div class="docblock"><p>Bit 5 - For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fdin_quad" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#80-82">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fdin_quad" class="fn">spi_mem_fdin_quad</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FDIN_QUAD_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R">SPI_MEM_FDIN_QUAD_R</a></h4></section></summary><div class="docblock"><p>Bit 6 - For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_fdout_quad" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#85-87">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_fdout_quad" class="fn">spi_mem_fdout_quad</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FDOUT_QUAD_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R">SPI_MEM_FDOUT_QUAD_R</a></h4></section></summary><div class="docblock"><p>Bit 7 - For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_mem_faddr_quad" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#90-92">source</a><h4 class="code-header">pub fn <a href="#method.spi_mem_faddr_quad" class="fn">spi_mem_faddr_quad</a>(&amp;self) -&gt; <a class="type" href="type.SPI_MEM_FADDR_QUAD_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R">SPI_MEM_FADDR_QUAD_R</a></h4></section></summary><div class="docblock"><p>Bit 8 - For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_same_aw_ar_addr_chk_en" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#95-97">source</a><h4 class="code-header">pub fn <a href="#method.spi_same_aw_ar_addr_chk_en" class="fn">spi_same_aw_ar_addr_chk_en</a>(&amp;self) -&gt; <a class="type" href="type.SPI_SAME_AW_AR_ADDR_CHK_EN_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_SAME_AW_AR_ADDR_CHK_EN_R">SPI_SAME_AW_AR_ADDR_CHK_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 30 - Set this bit to check AXI read/write the same address region.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.spi_close_axi_inf_en" class="method"><a class="src rightside" href="../../../src/esp32h2/spi0/spi_mem_cache_fctrl.rs.html#100-102">source</a><h4 class="code-header">pub fn <a href="#method.spi_close_axi_inf_en" class="fn">spi_close_axi_inf_en</a>(&amp;self) -&gt; <a class="type" href="type.SPI_CLOSE_AXI_INF_EN_R.html" title="type esp32h2::spi0::spi_mem_cache_fctrl::SPI_CLOSE_AXI_INF_EN_R">SPI_CLOSE_AXI_INF_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 31 - Set this bit to close AXI read/write transfer to MSPI, which means that only SLV_ERR will be replied to BRESP/RRESP.</p>
</div></details></div></details></div></section></div></main></body></html>