INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/New/Desktop/Verilog/37-Universal Shift Register/project_1/project_1.srcs/sim_1/new/universal_shifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_shifter_tb
