// Seed: 4145232865
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  assign id_3 = (1 + 1 <= id_3 && 1 == 1);
  always @(negedge 1'b0) release id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_2[1] <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
