# ** Warning: (vish-14) Failed to open "C:\intelFPGA\19.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# ** Warning: (vsim-14) Failed to open "C:\intelFPGA\19.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# do ProyectoGrupal_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# ** Warning: (vish-14) Failed to open "C:\intelFPGA\19.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline {C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineWB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:46 on Nov 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline" C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineWB.sv 
# -- Compiling module PipelineWB
# 
# Top level modules:
# 	PipelineWB
# End time: 17:24:46 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline {C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:46 on Nov 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline" C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv 
# -- Compiling module PipelineMem
# 
# Top level modules:
# 	PipelineMem
# End time: 17:24:46 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline {C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineEx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:46 on Nov 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline" C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineEx.sv 
# -- Compiling module PipelineEx
# 
# Top level modules:
# 	PipelineEx
# End time: 17:24:46 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests {C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/pipeline_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:46 on Nov 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests" C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/pipeline_tb.sv 
# -- Compiling module pipeline_tb
# 
# Top level modules:
# 	pipeline_tb
# End time: 17:24:47 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.pipeline_tb
# vsim work.pipeline_tb 
# Start time: 17:24:50 on Nov 08,2020
# Loading sv_std.std
# Loading work.pipeline_tb
# Loading work.PipelineMem
# Loading work.PipelineEx
# Loading work.PipelineWB
add wave -position end  sim:/pipeline_tb/clk
add wave -position end  sim:/pipeline_tb/rst
add wave -position end  sim:/pipeline_tb/Wmem
add wave -position end  sim:/pipeline_tb/Rmem
add wave -position end  sim:/pipeline_tb/Wreg
add wave -position end  sim:/pipeline_tb/Wpc
add wave -position end  sim:/pipeline_tb/Wmem1
add wave -position end  sim:/pipeline_tb/Rmem1
add wave -position end  sim:/pipeline_tb/Wreg1
add wave -position end  sim:/pipeline_tb/Wpc1
add wave -position end  sim:/pipeline_tb/Wreg2
add wave -position end  sim:/pipeline_tb/Rmem2
add wave -position end  sim:/pipeline_tb/Wmem2
add wave -position end  sim:/pipeline_tb/ALURes
add wave -position end  sim:/pipeline_tb/DestR_3
add wave -position end  sim:/pipeline_tb/Res
add wave -position end  sim:/pipeline_tb/Res1
add wave -position end  sim:/pipeline_tb/Wreg3
add wave -position end  sim:/pipeline_tb/DestR_4
add wave -position end  sim:/pipeline_tb/R2
add wave -position end  sim:/pipeline_tb/R3
add wave -position end  sim:/pipeline_tb/DestR
add wave -position end  sim:/pipeline_tb/JmpF
add wave -position end  sim:/pipeline_tb/ALUIns
add wave -position end  sim:/pipeline_tb/R3res
add wave -position end  sim:/pipeline_tb/R2res
add wave -position end  sim:/pipeline_tb/JmpF1
add wave -position end  sim:/pipeline_tb/ALUIns1
add wave -position end  sim:/pipeline_tb/R2res3
add wave -position end  sim:/pipeline_tb/R3res3
add wave -position end  sim:/pipeline_tb/R2_2
add wave -position end  sim:/pipeline_tb/R3_2
add wave -position end  sim:/pipeline_tb/DestR_2
add wave -position end  sim:/pipeline_tb/R2res4
add wave -position end  sim:/pipeline_tb/R3res4
add wave -position end  sim:/pipeline_tb/ALURes1
add wave -position end  sim:/pipeline_tb/R3res5
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luisd  Hostname: DESKTOP-6I0S59P  ProcessID: 14184
#           Attempting to use alternate WLF file "./wlfthy8w3v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthy8w3v
add wave -position end  sim:/pipeline_tb/ALUIns
add wave -position end  sim:/pipeline_tb/ALUIns1
add wave -position end  sim:/pipeline_tb/ALURes
add wave -position end  sim:/pipeline_tb/ALURes1
add wave -position end  sim:/pipeline_tb/clk
add wave -position end  sim:/pipeline_tb/DestR
add wave -position end  sim:/pipeline_tb/DestR_2
add wave -position end  sim:/pipeline_tb/DestR_3
add wave -position end  sim:/pipeline_tb/DestR_4
add wave -position end  sim:/pipeline_tb/JmpF
add wave -position end  sim:/pipeline_tb/JmpF1
add wave -position end  sim:/pipeline_tb/R2
add wave -position end  sim:/pipeline_tb/R2_2
add wave -position end  sim:/pipeline_tb/R2res
add wave -position end  sim:/pipeline_tb/R2res3
add wave -position end  sim:/pipeline_tb/R2res4
add wave -position end  sim:/pipeline_tb/R3
add wave -position end  sim:/pipeline_tb/R3_2
add wave -position end  sim:/pipeline_tb/R3res
add wave -position end  sim:/pipeline_tb/R3res3
add wave -position end  sim:/pipeline_tb/R3res4
add wave -position end  sim:/pipeline_tb/R3res5
add wave -position end  sim:/pipeline_tb/Res
add wave -position end  sim:/pipeline_tb/Res1
add wave -position end  sim:/pipeline_tb/Rmem
add wave -position end  sim:/pipeline_tb/Rmem1
add wave -position end  sim:/pipeline_tb/Rmem2
add wave -position end  sim:/pipeline_tb/rst
add wave -position end  sim:/pipeline_tb/Wmem
add wave -position end  sim:/pipeline_tb/Wmem1
add wave -position end  sim:/pipeline_tb/Wmem2
add wave -position end  sim:/pipeline_tb/Wpc
add wave -position end  sim:/pipeline_tb/Wpc1
add wave -position end  sim:/pipeline_tb/Wreg
add wave -position end  sim:/pipeline_tb/Wreg1
add wave -position end  sim:/pipeline_tb/Wreg2
add wave -position end  sim:/pipeline_tb/Wreg3
run 100
# A time value could not be extracted from the current line
# End time: 17:32:38 on Nov 08,2020, Elapsed time: 0:07:48
# Errors: 0, Warnings: 2
