
FroboLay_Scout2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000014d4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000214  00800100  00800100  00001548  2**0
                  ALLOC
  2 .debug_aranges 00000080  00000000  00000000  00001548  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_pubnames 000004b2  00000000  00000000  000015c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   00000976  00000000  00000000  00001a7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00000359  00000000  00000000  000023f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000d99  00000000  00000000  00002749  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000002a0  00000000  00000000  000034e4  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    0000041f  00000000  00000000  00003784  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      40:	0c 94 30 06 	jmp	0xc60	; 0xc60 <__vector_16>
      44:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 47 06 	jmp	0xc8e	; 0xc8e <__vector_25>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 13 01 	jmp	0x226	; 0x226 <__vector_32>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 5f 01 	jmp	0x2be	; 0x2be <__vector_34>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e4 ed       	ldi	r30, 0xD4	; 212
      a8:	f4 e1       	ldi	r31, 0x14	; 20
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a0 30       	cpi	r26, 0x00	; 0
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	13 e0       	ldi	r17, 0x03	; 3
      bc:	a0 e0       	ldi	r26, 0x00	; 0
      be:	b1 e0       	ldi	r27, 0x01	; 1
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	a4 31       	cpi	r26, 0x14	; 20
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 9c 09 	call	0x1338	; 0x1338 <main>
      ce:	0c 94 68 0a 	jmp	0x14d0	; 0x14d0 <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <FroboLay_Scout2_Update>:
#include "FroboLay_Scout2.h"

/***************************************************************************/

void FroboLay_Scout2_Update(int spray_signal)
{
      d6:	df 93       	push	r29
      d8:	cf 93       	push	r28
      da:	00 d0       	rcall	.+0      	; 0xdc <FroboLay_Scout2_Update+0x6>
      dc:	00 d0       	rcall	.+0      	; 0xde <FroboLay_Scout2_Update+0x8>
      de:	cd b7       	in	r28, 0x3d	; 61
      e0:	de b7       	in	r29, 0x3e	; 62
      e2:	9a 83       	std	Y+2, r25	; 0x02
      e4:	89 83       	std	Y+1, r24	; 0x01
	if (spray_signal == 0){
      e6:	89 81       	ldd	r24, Y+1	; 0x01
      e8:	9a 81       	ldd	r25, Y+2	; 0x02
      ea:	00 97       	sbiw	r24, 0x00	; 0
      ec:	19 f4       	brne	.+6      	; 0xf4 <FroboLay_Scout2_Update+0x1e>
		spray_state = 0;
      ee:	10 92 01 01 	sts	0x0101, r1
      f2:	14 c0       	rjmp	.+40     	; 0x11c <FroboLay_Scout2_Update+0x46>
		}
	else if (spray_signal == 1){
      f4:	89 81       	ldd	r24, Y+1	; 0x01
      f6:	9a 81       	ldd	r25, Y+2	; 0x02
      f8:	81 30       	cpi	r24, 0x01	; 1
      fa:	91 05       	cpc	r25, r1
      fc:	21 f4       	brne	.+8      	; 0x106 <FroboLay_Scout2_Update+0x30>
		spray_state = 1;
      fe:	81 e0       	ldi	r24, 0x01	; 1
     100:	80 93 01 01 	sts	0x0101, r24
     104:	0b c0       	rjmp	.+22     	; 0x11c <FroboLay_Scout2_Update+0x46>
		}
	else if (spray_signal == 2){
     106:	89 81       	ldd	r24, Y+1	; 0x01
     108:	9a 81       	ldd	r25, Y+2	; 0x02
     10a:	82 30       	cpi	r24, 0x02	; 2
     10c:	91 05       	cpc	r25, r1
     10e:	21 f4       	brne	.+8      	; 0x118 <FroboLay_Scout2_Update+0x42>
		spray_state = 2;
     110:	82 e0       	ldi	r24, 0x02	; 2
     112:	80 93 01 01 	sts	0x0101, r24
     116:	02 c0       	rjmp	.+4      	; 0x11c <FroboLay_Scout2_Update+0x46>
		}
	else {
		spray_state = 0;
     118:	10 92 01 01 	sts	0x0101, r1
		}

	switch (spray_state)
     11c:	80 91 01 01 	lds	r24, 0x0101
     120:	28 2f       	mov	r18, r24
     122:	30 e0       	ldi	r19, 0x00	; 0
     124:	3c 83       	std	Y+4, r19	; 0x04
     126:	2b 83       	std	Y+3, r18	; 0x03
     128:	8b 81       	ldd	r24, Y+3	; 0x03
     12a:	9c 81       	ldd	r25, Y+4	; 0x04
     12c:	81 30       	cpi	r24, 0x01	; 1
     12e:	91 05       	cpc	r25, r1
     130:	c1 f0       	breq	.+48     	; 0x162 <FroboLay_Scout2_Update+0x8c>
     132:	2b 81       	ldd	r18, Y+3	; 0x03
     134:	3c 81       	ldd	r19, Y+4	; 0x04
     136:	22 30       	cpi	r18, 0x02	; 2
     138:	31 05       	cpc	r19, r1
     13a:	11 f1       	breq	.+68     	; 0x180 <FroboLay_Scout2_Update+0xaa>
     13c:	8b 81       	ldd	r24, Y+3	; 0x03
     13e:	9c 81       	ldd	r25, Y+4	; 0x04
     140:	00 97       	sbiw	r24, 0x00	; 0
     142:	69 f5       	brne	.+90     	; 0x19e <FroboLay_Scout2_Update+0xc8>
	{
		case SPRAY_POWERLESS:
			INT_SPRAY_OFF;
     144:	ae e2       	ldi	r26, 0x2E	; 46
     146:	b0 e0       	ldi	r27, 0x00	; 0
     148:	ee e2       	ldi	r30, 0x2E	; 46
     14a:	f0 e0       	ldi	r31, 0x00	; 0
     14c:	80 81       	ld	r24, Z
     14e:	8e 7f       	andi	r24, 0xFE	; 254
     150:	8c 93       	st	X, r24
			INT_SPRAY_STOP_OFF;
     152:	ae e2       	ldi	r26, 0x2E	; 46
     154:	b0 e0       	ldi	r27, 0x00	; 0
     156:	ee e2       	ldi	r30, 0x2E	; 46
     158:	f0 e0       	ldi	r31, 0x00	; 0
     15a:	80 81       	ld	r24, Z
     15c:	8d 7f       	andi	r24, 0xFD	; 253
     15e:	8c 93       	st	X, r24
     160:	2c c0       	rjmp	.+88     	; 0x1ba <FroboLay_Scout2_Update+0xe4>
			break;

		case SPRAY_ON:
			INT_SPRAY_STOP_OFF;
     162:	ae e2       	ldi	r26, 0x2E	; 46
     164:	b0 e0       	ldi	r27, 0x00	; 0
     166:	ee e2       	ldi	r30, 0x2E	; 46
     168:	f0 e0       	ldi	r31, 0x00	; 0
     16a:	80 81       	ld	r24, Z
     16c:	8d 7f       	andi	r24, 0xFD	; 253
     16e:	8c 93       	st	X, r24
			INT_SPRAY_ON;
     170:	ae e2       	ldi	r26, 0x2E	; 46
     172:	b0 e0       	ldi	r27, 0x00	; 0
     174:	ee e2       	ldi	r30, 0x2E	; 46
     176:	f0 e0       	ldi	r31, 0x00	; 0
     178:	80 81       	ld	r24, Z
     17a:	81 60       	ori	r24, 0x01	; 1
     17c:	8c 93       	st	X, r24
     17e:	1d c0       	rjmp	.+58     	; 0x1ba <FroboLay_Scout2_Update+0xe4>
			break;

		case SPRAY_OFF:
			INT_SPRAY_OFF;
     180:	ae e2       	ldi	r26, 0x2E	; 46
     182:	b0 e0       	ldi	r27, 0x00	; 0
     184:	ee e2       	ldi	r30, 0x2E	; 46
     186:	f0 e0       	ldi	r31, 0x00	; 0
     188:	80 81       	ld	r24, Z
     18a:	8e 7f       	andi	r24, 0xFE	; 254
     18c:	8c 93       	st	X, r24
			INT_SPRAY_STOP_ON;
     18e:	ae e2       	ldi	r26, 0x2E	; 46
     190:	b0 e0       	ldi	r27, 0x00	; 0
     192:	ee e2       	ldi	r30, 0x2E	; 46
     194:	f0 e0       	ldi	r31, 0x00	; 0
     196:	80 81       	ld	r24, Z
     198:	82 60       	ori	r24, 0x02	; 2
     19a:	8c 93       	st	X, r24
     19c:	0e c0       	rjmp	.+28     	; 0x1ba <FroboLay_Scout2_Update+0xe4>
			break;

		default:
			INT_SPRAY_OFF;
     19e:	ae e2       	ldi	r26, 0x2E	; 46
     1a0:	b0 e0       	ldi	r27, 0x00	; 0
     1a2:	ee e2       	ldi	r30, 0x2E	; 46
     1a4:	f0 e0       	ldi	r31, 0x00	; 0
     1a6:	80 81       	ld	r24, Z
     1a8:	8e 7f       	andi	r24, 0xFE	; 254
     1aa:	8c 93       	st	X, r24
			INT_SPRAY_STOP_OFF;
     1ac:	ae e2       	ldi	r26, 0x2E	; 46
     1ae:	b0 e0       	ldi	r27, 0x00	; 0
     1b0:	ee e2       	ldi	r30, 0x2E	; 46
     1b2:	f0 e0       	ldi	r31, 0x00	; 0
     1b4:	80 81       	ld	r24, Z
     1b6:	8d 7f       	andi	r24, 0xFD	; 253
     1b8:	8c 93       	st	X, r24

	}



}
     1ba:	0f 90       	pop	r0
     1bc:	0f 90       	pop	r0
     1be:	0f 90       	pop	r0
     1c0:	0f 90       	pop	r0
     1c2:	cf 91       	pop	r28
     1c4:	df 91       	pop	r29
     1c6:	08 95       	ret

000001c8 <serial_init>:
short ib_head, ib_tail, ob_head, ob_tail;
char tx_busy;

/***************************************************************************/
void serial_init(void)
{
     1c8:	df 93       	push	r29
     1ca:	cf 93       	push	r28
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
	/* enable tx and rx */
	UCSRB_REG = (1<<TXEN_BIT)|(1<<RXEN_BIT);
     1d0:	e9 ec       	ldi	r30, 0xC9	; 201
     1d2:	f0 e0       	ldi	r31, 0x00	; 0
     1d4:	88 e1       	ldi	r24, 0x18	; 24
     1d6:	80 83       	st	Z, r24

	/* set baud rate */
	UBRRH_REG = (unsigned char) ((UBRR)>>8);
     1d8:	ed ec       	ldi	r30, 0xCD	; 205
     1da:	f0 e0       	ldi	r31, 0x00	; 0
     1dc:	10 82       	st	Z, r1
	UBRRL_REG = (unsigned char) (UBRR); /* remember the ()! */
     1de:	ec ec       	ldi	r30, 0xCC	; 204
     1e0:	f0 e0       	ldi	r31, 0x00	; 0
     1e2:	80 e1       	ldi	r24, 0x10	; 16
     1e4:	80 83       	st	Z, r24

	/* asynchronous 8N1 */
	UCSRC_REG = (1<<UCSZ0_BIT)|(1<<UCSZ1_BIT);
     1e6:	ea ec       	ldi	r30, 0xCA	; 202
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	86 e0       	ldi	r24, 0x06	; 6
     1ec:	80 83       	st	Z, r24
#ifdef DOUBLE_SPEED_MODE
	UCSRA_REG |= U2X_BIT;
#endif

	/* init rx  */
	UCSRB_REG |= (1 << RXCIE_BIT);
     1ee:	a9 ec       	ldi	r26, 0xC9	; 201
     1f0:	b0 e0       	ldi	r27, 0x00	; 0
     1f2:	e9 ec       	ldi	r30, 0xC9	; 201
     1f4:	f0 e0       	ldi	r31, 0x00	; 0
     1f6:	80 81       	ld	r24, Z
     1f8:	80 68       	ori	r24, 0x80	; 128
     1fa:	8c 93       	st	X, r24
	ib_head = 0;
     1fc:	10 92 57 01 	sts	0x0157, r1
     200:	10 92 56 01 	sts	0x0156, r1
	ib_tail = 0;
     204:	10 92 04 01 	sts	0x0104, r1
     208:	10 92 03 01 	sts	0x0103, r1

	/* init tx */
	ob_head = 0;
     20c:	10 92 ab 01 	sts	0x01AB, r1
     210:	10 92 aa 01 	sts	0x01AA, r1
	ob_tail = 0;
     214:	10 92 59 01 	sts	0x0159, r1
     218:	10 92 58 01 	sts	0x0158, r1
	tx_busy = FALSE;
     21c:	10 92 55 01 	sts	0x0155, r1
}
     220:	cf 91       	pop	r28
     222:	df 91       	pop	r29
     224:	08 95       	ret

00000226 <__vector_32>:
	ISR (USART0_RX_vect)
#endif
#ifdef USART_1
	ISR (USART1_RX_vect)
#endif
{
     226:	1f 92       	push	r1
     228:	0f 92       	push	r0
     22a:	0f b6       	in	r0, 0x3f	; 63
     22c:	0f 92       	push	r0
     22e:	00 90 5b 00 	lds	r0, 0x005B
     232:	0f 92       	push	r0
     234:	11 24       	eor	r1, r1
     236:	2f 93       	push	r18
     238:	3f 93       	push	r19
     23a:	8f 93       	push	r24
     23c:	9f 93       	push	r25
     23e:	ef 93       	push	r30
     240:	ff 93       	push	r31
     242:	df 93       	push	r29
     244:	cf 93       	push	r28
     246:	cd b7       	in	r28, 0x3d	; 61
     248:	de b7       	in	r29, 0x3e	; 62
	ib_head++;
     24a:	80 91 56 01 	lds	r24, 0x0156
     24e:	90 91 57 01 	lds	r25, 0x0157
     252:	01 96       	adiw	r24, 0x01	; 1
     254:	90 93 57 01 	sts	0x0157, r25
     258:	80 93 56 01 	sts	0x0156, r24
	if (ib_head == IB_MAX)
     25c:	80 91 56 01 	lds	r24, 0x0156
     260:	90 91 57 01 	lds	r25, 0x0157
     264:	80 35       	cpi	r24, 0x50	; 80
     266:	91 05       	cpc	r25, r1
     268:	21 f4       	brne	.+8      	; 0x272 <__vector_32+0x4c>
		ib_head = 0;
     26a:	10 92 57 01 	sts	0x0157, r1
     26e:	10 92 56 01 	sts	0x0156, r1
	if (ib_head != ib_tail) /* do not add if buffer overrun */
     272:	20 91 56 01 	lds	r18, 0x0156
     276:	30 91 57 01 	lds	r19, 0x0157
     27a:	80 91 03 01 	lds	r24, 0x0103
     27e:	90 91 04 01 	lds	r25, 0x0104
     282:	28 17       	cp	r18, r24
     284:	39 07       	cpc	r19, r25
     286:	59 f0       	breq	.+22     	; 0x29e <__vector_32+0x78>
		ib[ib_head] = UDR_REG;
     288:	80 91 56 01 	lds	r24, 0x0156
     28c:	90 91 57 01 	lds	r25, 0x0157
     290:	ee ec       	ldi	r30, 0xCE	; 206
     292:	f0 e0       	ldi	r31, 0x00	; 0
     294:	20 81       	ld	r18, Z
     296:	fc 01       	movw	r30, r24
     298:	eb 5f       	subi	r30, 0xFB	; 251
     29a:	fe 4f       	sbci	r31, 0xFE	; 254
     29c:	20 83       	st	Z, r18
}
     29e:	cf 91       	pop	r28
     2a0:	df 91       	pop	r29
     2a2:	ff 91       	pop	r31
     2a4:	ef 91       	pop	r30
     2a6:	9f 91       	pop	r25
     2a8:	8f 91       	pop	r24
     2aa:	3f 91       	pop	r19
     2ac:	2f 91       	pop	r18
     2ae:	0f 90       	pop	r0
     2b0:	00 92 5b 00 	sts	0x005B, r0
     2b4:	0f 90       	pop	r0
     2b6:	0f be       	out	0x3f, r0	; 63
     2b8:	0f 90       	pop	r0
     2ba:	1f 90       	pop	r1
     2bc:	18 95       	reti

000002be <__vector_34>:
	ISR (USART0_TX_vect)
#endif
#ifdef USART_1
	ISR (USART1_TX_vect)
#endif
{
     2be:	1f 92       	push	r1
     2c0:	0f 92       	push	r0
     2c2:	0f b6       	in	r0, 0x3f	; 63
     2c4:	0f 92       	push	r0
     2c6:	00 90 5b 00 	lds	r0, 0x005B
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
     2ce:	2f 93       	push	r18
     2d0:	3f 93       	push	r19
     2d2:	8f 93       	push	r24
     2d4:	9f 93       	push	r25
     2d6:	af 93       	push	r26
     2d8:	bf 93       	push	r27
     2da:	ef 93       	push	r30
     2dc:	ff 93       	push	r31
     2de:	df 93       	push	r29
     2e0:	cf 93       	push	r28
     2e2:	cd b7       	in	r28, 0x3d	; 61
     2e4:	de b7       	in	r29, 0x3e	; 62
	if (ob_head != ob_tail) /* if buffer is not empty */
     2e6:	20 91 aa 01 	lds	r18, 0x01AA
     2ea:	30 91 ab 01 	lds	r19, 0x01AB
     2ee:	80 91 58 01 	lds	r24, 0x0158
     2f2:	90 91 59 01 	lds	r25, 0x0159
     2f6:	28 17       	cp	r18, r24
     2f8:	39 07       	cpc	r19, r25
     2fa:	01 f1       	breq	.+64     	; 0x33c <__vector_34+0x7e>
	{
		ob_tail++; /* increment the buffer tail */ 
     2fc:	80 91 58 01 	lds	r24, 0x0158
     300:	90 91 59 01 	lds	r25, 0x0159
     304:	01 96       	adiw	r24, 0x01	; 1
     306:	90 93 59 01 	sts	0x0159, r25
     30a:	80 93 58 01 	sts	0x0158, r24
		if (ob_tail == OB_MAX)
     30e:	80 91 58 01 	lds	r24, 0x0158
     312:	90 91 59 01 	lds	r25, 0x0159
     316:	80 35       	cpi	r24, 0x50	; 80
     318:	91 05       	cpc	r25, r1
     31a:	21 f4       	brne	.+8      	; 0x324 <__vector_34+0x66>
			ob_tail = 0;
     31c:	10 92 59 01 	sts	0x0159, r1
     320:	10 92 58 01 	sts	0x0158, r1
		UDR_REG = ob[ob_tail]; /* send the char */
     324:	ae ec       	ldi	r26, 0xCE	; 206
     326:	b0 e0       	ldi	r27, 0x00	; 0
     328:	80 91 58 01 	lds	r24, 0x0158
     32c:	90 91 59 01 	lds	r25, 0x0159
     330:	fc 01       	movw	r30, r24
     332:	e6 5a       	subi	r30, 0xA6	; 166
     334:	fe 4f       	sbci	r31, 0xFE	; 254
     336:	80 81       	ld	r24, Z
     338:	8c 93       	st	X, r24
     33a:	09 c0       	rjmp	.+18     	; 0x34e <__vector_34+0x90>
	}
	else
	{
		UCSRB_REG &= ~(1<<TXCIE_BIT); /* disable tx interrupt */
     33c:	a9 ec       	ldi	r26, 0xC9	; 201
     33e:	b0 e0       	ldi	r27, 0x00	; 0
     340:	e9 ec       	ldi	r30, 0xC9	; 201
     342:	f0 e0       	ldi	r31, 0x00	; 0
     344:	80 81       	ld	r24, Z
     346:	8f 7b       	andi	r24, 0xBF	; 191
     348:	8c 93       	st	X, r24
		tx_busy = FALSE;
     34a:	10 92 55 01 	sts	0x0155, r1
	}
}
     34e:	cf 91       	pop	r28
     350:	df 91       	pop	r29
     352:	ff 91       	pop	r31
     354:	ef 91       	pop	r30
     356:	bf 91       	pop	r27
     358:	af 91       	pop	r26
     35a:	9f 91       	pop	r25
     35c:	8f 91       	pop	r24
     35e:	3f 91       	pop	r19
     360:	2f 91       	pop	r18
     362:	0f 90       	pop	r0
     364:	00 92 5b 00 	sts	0x005B, r0
     368:	0f 90       	pop	r0
     36a:	0f be       	out	0x3f, r0	; 63
     36c:	0f 90       	pop	r0
     36e:	1f 90       	pop	r1
     370:	18 95       	reti

00000372 <serial_tx_init>:
/***************************************************************************/
void serial_tx_init ()
{
     372:	df 93       	push	r29
     374:	cf 93       	push	r28
     376:	cd b7       	in	r28, 0x3d	; 61
     378:	de b7       	in	r29, 0x3e	; 62
	if (ob_head != ob_tail) /* if buffer is not empty */
     37a:	20 91 aa 01 	lds	r18, 0x01AA
     37e:	30 91 ab 01 	lds	r19, 0x01AB
     382:	80 91 58 01 	lds	r24, 0x0158
     386:	90 91 59 01 	lds	r25, 0x0159
     38a:	28 17       	cp	r18, r24
     38c:	39 07       	cpc	r19, r25
     38e:	49 f1       	breq	.+82     	; 0x3e2 <serial_tx_init+0x70>
	{
		tx_busy = TRUE;
     390:	81 e0       	ldi	r24, 0x01	; 1
     392:	80 93 55 01 	sts	0x0155, r24
		UCSRB_REG |= (1 << TXCIE_BIT); /* enable tx interrupt */
     396:	a9 ec       	ldi	r26, 0xC9	; 201
     398:	b0 e0       	ldi	r27, 0x00	; 0
     39a:	e9 ec       	ldi	r30, 0xC9	; 201
     39c:	f0 e0       	ldi	r31, 0x00	; 0
     39e:	80 81       	ld	r24, Z
     3a0:	80 64       	ori	r24, 0x40	; 64
     3a2:	8c 93       	st	X, r24

		ob_tail++; /* increment the buffer tail */ 
     3a4:	80 91 58 01 	lds	r24, 0x0158
     3a8:	90 91 59 01 	lds	r25, 0x0159
     3ac:	01 96       	adiw	r24, 0x01	; 1
     3ae:	90 93 59 01 	sts	0x0159, r25
     3b2:	80 93 58 01 	sts	0x0158, r24
		if (ob_tail == OB_MAX)
     3b6:	80 91 58 01 	lds	r24, 0x0158
     3ba:	90 91 59 01 	lds	r25, 0x0159
     3be:	80 35       	cpi	r24, 0x50	; 80
     3c0:	91 05       	cpc	r25, r1
     3c2:	21 f4       	brne	.+8      	; 0x3cc <serial_tx_init+0x5a>
			ob_tail = 0;
     3c4:	10 92 59 01 	sts	0x0159, r1
     3c8:	10 92 58 01 	sts	0x0158, r1
		UDR_REG = ob[ob_tail]; /* send the char */
     3cc:	ae ec       	ldi	r26, 0xCE	; 206
     3ce:	b0 e0       	ldi	r27, 0x00	; 0
     3d0:	80 91 58 01 	lds	r24, 0x0158
     3d4:	90 91 59 01 	lds	r25, 0x0159
     3d8:	fc 01       	movw	r30, r24
     3da:	e6 5a       	subi	r30, 0xA6	; 166
     3dc:	fe 4f       	sbci	r31, 0xFE	; 254
     3de:	80 81       	ld	r24, Z
     3e0:	8c 93       	st	X, r24
	}
}
     3e2:	cf 91       	pop	r28
     3e4:	df 91       	pop	r29
     3e6:	08 95       	ret

000003e8 <serial_tx>:
/***************************************************************************/
void serial_tx (unsigned char c)
{
     3e8:	df 93       	push	r29
     3ea:	cf 93       	push	r28
     3ec:	0f 92       	push	r0
     3ee:	cd b7       	in	r28, 0x3d	; 61
     3f0:	de b7       	in	r29, 0x3e	; 62
     3f2:	89 83       	std	Y+1, r24	; 0x01
	ob_head++;
     3f4:	80 91 aa 01 	lds	r24, 0x01AA
     3f8:	90 91 ab 01 	lds	r25, 0x01AB
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	90 93 ab 01 	sts	0x01AB, r25
     402:	80 93 aa 01 	sts	0x01AA, r24
	if (ob_head == OB_MAX)
     406:	80 91 aa 01 	lds	r24, 0x01AA
     40a:	90 91 ab 01 	lds	r25, 0x01AB
     40e:	80 35       	cpi	r24, 0x50	; 80
     410:	91 05       	cpc	r25, r1
     412:	21 f4       	brne	.+8      	; 0x41c <serial_tx+0x34>
		ob_head = 0;
     414:	10 92 ab 01 	sts	0x01AB, r1
     418:	10 92 aa 01 	sts	0x01AA, r1
	if (ob_head != ob_tail) /* do not add if buffer overrun */
     41c:	20 91 aa 01 	lds	r18, 0x01AA
     420:	30 91 ab 01 	lds	r19, 0x01AB
     424:	80 91 58 01 	lds	r24, 0x0158
     428:	90 91 59 01 	lds	r25, 0x0159
     42c:	28 17       	cp	r18, r24
     42e:	39 07       	cpc	r19, r25
     430:	49 f0       	breq	.+18     	; 0x444 <serial_tx+0x5c>
		ob[ob_head] = c;
     432:	80 91 aa 01 	lds	r24, 0x01AA
     436:	90 91 ab 01 	lds	r25, 0x01AB
     43a:	fc 01       	movw	r30, r24
     43c:	e6 5a       	subi	r30, 0xA6	; 166
     43e:	fe 4f       	sbci	r31, 0xFE	; 254
     440:	89 81       	ldd	r24, Y+1	; 0x01
     442:	80 83       	st	Z, r24

	if (tx_busy == FALSE)
     444:	80 91 55 01 	lds	r24, 0x0155
     448:	88 23       	and	r24, r24
     44a:	11 f4       	brne	.+4      	; 0x450 <serial_tx+0x68>
		serial_tx_init();
     44c:	0e 94 b9 01 	call	0x372	; 0x372 <serial_tx_init>
}
     450:	0f 90       	pop	r0
     452:	cf 91       	pop	r28
     454:	df 91       	pop	r29
     456:	08 95       	ret

00000458 <serial_tx_direct>:
/***************************************************************************/
void serial_tx_direct (unsigned char c)
{
     458:	df 93       	push	r29
     45a:	cf 93       	push	r28
     45c:	0f 92       	push	r0
     45e:	cd b7       	in	r28, 0x3d	; 61
     460:	de b7       	in	r29, 0x3e	; 62
     462:	89 83       	std	Y+1, r24	; 0x01
	/* wait for an empty transmit buffer */
	while ( !(UCSRA_REG & (1<<UDRE_BIT))) /* check Data Register Empty bit */
     464:	e8 ec       	ldi	r30, 0xC8	; 200
     466:	f0 e0       	ldi	r31, 0x00	; 0
     468:	80 81       	ld	r24, Z
     46a:	88 2f       	mov	r24, r24
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	80 72       	andi	r24, 0x20	; 32
     470:	90 70       	andi	r25, 0x00	; 0
     472:	00 97       	sbiw	r24, 0x00	; 0
     474:	b9 f3       	breq	.-18     	; 0x464 <serial_tx_direct+0xc>
		;
	UDR_REG = c; /* fill Data Register */
     476:	ee ec       	ldi	r30, 0xCE	; 206
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	89 81       	ldd	r24, Y+1	; 0x01
     47c:	80 83       	st	Z, r24
}
     47e:	0f 90       	pop	r0
     480:	cf 91       	pop	r28
     482:	df 91       	pop	r29
     484:	08 95       	ret

00000486 <serial_tx_string>:
/***************************************************************************/
void serial_tx_string (char *s)
{
     486:	df 93       	push	r29
     488:	cf 93       	push	r28
     48a:	00 d0       	rcall	.+0      	; 0x48c <serial_tx_string+0x6>
     48c:	0f 92       	push	r0
     48e:	cd b7       	in	r28, 0x3d	; 61
     490:	de b7       	in	r29, 0x3e	; 62
     492:	9b 83       	std	Y+3, r25	; 0x03
     494:	8a 83       	std	Y+2, r24	; 0x02
	char err = 0;
     496:	19 82       	std	Y+1, r1	; 0x01
     498:	3a c0       	rjmp	.+116    	; 0x50e <serial_tx_string+0x88>

	while (err == 0 && *s != 0)
	{
		ob_head++;
     49a:	80 91 aa 01 	lds	r24, 0x01AA
     49e:	90 91 ab 01 	lds	r25, 0x01AB
     4a2:	01 96       	adiw	r24, 0x01	; 1
     4a4:	90 93 ab 01 	sts	0x01AB, r25
     4a8:	80 93 aa 01 	sts	0x01AA, r24
		if (ob_head == OB_MAX)
     4ac:	80 91 aa 01 	lds	r24, 0x01AA
     4b0:	90 91 ab 01 	lds	r25, 0x01AB
     4b4:	80 35       	cpi	r24, 0x50	; 80
     4b6:	91 05       	cpc	r25, r1
     4b8:	21 f4       	brne	.+8      	; 0x4c2 <serial_tx_string+0x3c>
			ob_head = 0;
     4ba:	10 92 ab 01 	sts	0x01AB, r1
     4be:	10 92 aa 01 	sts	0x01AA, r1
		if (ob_head != ob_tail) /* do not add if buffer overrun */
     4c2:	20 91 aa 01 	lds	r18, 0x01AA
     4c6:	30 91 ab 01 	lds	r19, 0x01AB
     4ca:	80 91 58 01 	lds	r24, 0x0158
     4ce:	90 91 59 01 	lds	r25, 0x0159
     4d2:	28 17       	cp	r18, r24
     4d4:	39 07       	cpc	r19, r25
     4d6:	61 f0       	breq	.+24     	; 0x4f0 <serial_tx_string+0x6a>
			ob[ob_head] = *s;
     4d8:	80 91 aa 01 	lds	r24, 0x01AA
     4dc:	90 91 ab 01 	lds	r25, 0x01AB
     4e0:	ea 81       	ldd	r30, Y+2	; 0x02
     4e2:	fb 81       	ldd	r31, Y+3	; 0x03
     4e4:	20 81       	ld	r18, Z
     4e6:	fc 01       	movw	r30, r24
     4e8:	e6 5a       	subi	r30, 0xA6	; 166
     4ea:	fe 4f       	sbci	r31, 0xFE	; 254
     4ec:	20 83       	st	Z, r18
     4ee:	0a c0       	rjmp	.+20     	; 0x504 <serial_tx_string+0x7e>
		else
		{
			err = 1;
     4f0:	81 e0       	ldi	r24, 0x01	; 1
     4f2:	89 83       	std	Y+1, r24	; 0x01
			ob_head = 0;
     4f4:	10 92 ab 01 	sts	0x01AB, r1
     4f8:	10 92 aa 01 	sts	0x01AA, r1
			ob_tail = 0;
     4fc:	10 92 59 01 	sts	0x0159, r1
     500:	10 92 58 01 	sts	0x0158, r1
		}
		s++; /* go to next char in s */
     504:	8a 81       	ldd	r24, Y+2	; 0x02
     506:	9b 81       	ldd	r25, Y+3	; 0x03
     508:	01 96       	adiw	r24, 0x01	; 1
     50a:	9b 83       	std	Y+3, r25	; 0x03
     50c:	8a 83       	std	Y+2, r24	; 0x02
/***************************************************************************/
void serial_tx_string (char *s)
{
	char err = 0;

	while (err == 0 && *s != 0)
     50e:	89 81       	ldd	r24, Y+1	; 0x01
     510:	88 23       	and	r24, r24
     512:	31 f4       	brne	.+12     	; 0x520 <serial_tx_string+0x9a>
     514:	ea 81       	ldd	r30, Y+2	; 0x02
     516:	fb 81       	ldd	r31, Y+3	; 0x03
     518:	80 81       	ld	r24, Z
     51a:	88 23       	and	r24, r24
     51c:	09 f0       	breq	.+2      	; 0x520 <serial_tx_string+0x9a>
     51e:	bd cf       	rjmp	.-134    	; 0x49a <serial_tx_string+0x14>
			ob_tail = 0;
		}
		s++; /* go to next char in s */
	}

	if (tx_busy == FALSE)
     520:	80 91 55 01 	lds	r24, 0x0155
     524:	88 23       	and	r24, r24
     526:	11 f4       	brne	.+4      	; 0x52c <serial_tx_string+0xa6>
		serial_tx_init();
     528:	0e 94 b9 01 	call	0x372	; 0x372 <serial_tx_init>
}
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	cf 91       	pop	r28
     534:	df 91       	pop	r29
     536:	08 95       	ret

00000538 <serial_tx_idle>:
/***************************************************************************/
unsigned char serial_tx_idle (void)
{
     538:	df 93       	push	r29
     53a:	cf 93       	push	r28
     53c:	cd b7       	in	r28, 0x3d	; 61
     53e:	de b7       	in	r29, 0x3e	; 62
	/* test if no transmission is in progress */
	return (UCSRA_REG & (1<<TXC_BIT)); /* check Transmit Complete bit */
     540:	e8 ec       	ldi	r30, 0xC8	; 200
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	80 81       	ld	r24, Z
     546:	80 74       	andi	r24, 0x40	; 64
}
     548:	cf 91       	pop	r28
     54a:	df 91       	pop	r29
     54c:	08 95       	ret

0000054e <serial_rx_avail>:
/***************************************************************************/
unsigned char serial_rx_avail (void)
{
     54e:	df 93       	push	r29
     550:	cf 93       	push	r28
     552:	0f 92       	push	r0
     554:	cd b7       	in	r28, 0x3d	; 61
     556:	de b7       	in	r29, 0x3e	; 62
	/* return true if there is a character in the input buffer */
	return (ib_head != ib_tail); 
     558:	20 91 56 01 	lds	r18, 0x0156
     55c:	30 91 57 01 	lds	r19, 0x0157
     560:	80 91 03 01 	lds	r24, 0x0103
     564:	90 91 04 01 	lds	r25, 0x0104
     568:	19 82       	std	Y+1, r1	; 0x01
     56a:	28 17       	cp	r18, r24
     56c:	39 07       	cpc	r19, r25
     56e:	11 f0       	breq	.+4      	; 0x574 <serial_rx_avail+0x26>
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	89 83       	std	Y+1, r24	; 0x01
     574:	89 81       	ldd	r24, Y+1	; 0x01
}
     576:	0f 90       	pop	r0
     578:	cf 91       	pop	r28
     57a:	df 91       	pop	r29
     57c:	08 95       	ret

0000057e <serial_rx>:
/***************************************************************************/
unsigned char serial_rx (void)
{
     57e:	df 93       	push	r29
     580:	cf 93       	push	r28
     582:	cd b7       	in	r28, 0x3d	; 61
     584:	de b7       	in	r29, 0x3e	; 62
	/* return next char in buffer */
	ib_tail++;
     586:	80 91 03 01 	lds	r24, 0x0103
     58a:	90 91 04 01 	lds	r25, 0x0104
     58e:	01 96       	adiw	r24, 0x01	; 1
     590:	90 93 04 01 	sts	0x0104, r25
     594:	80 93 03 01 	sts	0x0103, r24
	if (ib_tail == IB_MAX)
     598:	80 91 03 01 	lds	r24, 0x0103
     59c:	90 91 04 01 	lds	r25, 0x0104
     5a0:	80 35       	cpi	r24, 0x50	; 80
     5a2:	91 05       	cpc	r25, r1
     5a4:	21 f4       	brne	.+8      	; 0x5ae <serial_rx+0x30>
		ib_tail = 0;
     5a6:	10 92 04 01 	sts	0x0104, r1
     5aa:	10 92 03 01 	sts	0x0103, r1
	return (ib[ib_tail]);
     5ae:	80 91 03 01 	lds	r24, 0x0103
     5b2:	90 91 04 01 	lds	r25, 0x0104
     5b6:	fc 01       	movw	r30, r24
     5b8:	eb 5f       	subi	r30, 0xFB	; 251
     5ba:	fe 4f       	sbci	r31, 0xFE	; 254
     5bc:	80 81       	ld	r24, Z
}
     5be:	cf 91       	pop	r28
     5c0:	df 91       	pop	r29
     5c2:	08 95       	ret

000005c4 <serial_rx_flush>:
/***************************************************************************/
void serial_rx_flush (void)
{
     5c4:	df 93       	push	r29
     5c6:	cf 93       	push	r28
     5c8:	0f 92       	push	r0
     5ca:	cd b7       	in	r28, 0x3d	; 61
     5cc:	de b7       	in	r29, 0x3e	; 62
     5ce:	04 c0       	rjmp	.+8      	; 0x5d8 <serial_rx_flush+0x14>
	unsigned char c;
	while (UCSRA_REG & (1<<RXC_BIT))
		c = UDR_REG;
     5d0:	ee ec       	ldi	r30, 0xCE	; 206
     5d2:	f0 e0       	ldi	r31, 0x00	; 0
     5d4:	80 81       	ld	r24, Z
     5d6:	89 83       	std	Y+1, r24	; 0x01
}
/***************************************************************************/
void serial_rx_flush (void)
{
	unsigned char c;
	while (UCSRA_REG & (1<<RXC_BIT))
     5d8:	e8 ec       	ldi	r30, 0xC8	; 200
     5da:	f0 e0       	ldi	r31, 0x00	; 0
     5dc:	80 81       	ld	r24, Z
     5de:	88 23       	and	r24, r24
     5e0:	bc f3       	brlt	.-18     	; 0x5d0 <serial_rx_flush+0xc>
		c = UDR_REG;
}
     5e2:	0f 90       	pop	r0
     5e4:	cf 91       	pop	r28
     5e6:	df 91       	pop	r29
     5e8:	08 95       	ret

000005ea <nmea_reset>:
short tx_len;
short nmea_err;

/***************************************************************************/
void nmea_reset(void)
{
     5ea:	df 93       	push	r29
     5ec:	cf 93       	push	r28
     5ee:	cd b7       	in	r28, 0x3d	; 61
     5f0:	de b7       	in	r29, 0x3e	; 62
	rx_len = -1; /* wait for next $ */
     5f2:	8f ef       	ldi	r24, 0xFF	; 255
     5f4:	9f ef       	ldi	r25, 0xFF	; 255
     5f6:	90 93 f3 02 	sts	0x02F3, r25
     5fa:	80 93 f2 02 	sts	0x02F2, r24
	nmea_err = 0; /* reset serial error flag */
     5fe:	10 92 4f 02 	sts	0x024F, r1
     602:	10 92 4e 02 	sts	0x024E, r1
	serial_tx (13);		
     606:	8d e0       	ldi	r24, 0x0D	; 13
     608:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
	serial_tx (10);		
     60c:	8a e0       	ldi	r24, 0x0A	; 10
     60e:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
}
     612:	cf 91       	pop	r28
     614:	df 91       	pop	r29
     616:	08 95       	ret

00000618 <hexval>:
/***************************************************************************/
static unsigned char hexval (char c)
{
     618:	df 93       	push	r29
     61a:	cf 93       	push	r28
     61c:	00 d0       	rcall	.+0      	; 0x61e <hexval+0x6>
     61e:	cd b7       	in	r28, 0x3d	; 61
     620:	de b7       	in	r29, 0x3e	; 62
     622:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char v = 0;
     624:	19 82       	std	Y+1, r1	; 0x01
	if (c <= '9')
     626:	8a 81       	ldd	r24, Y+2	; 0x02
     628:	8a 33       	cpi	r24, 0x3A	; 58
     62a:	20 f4       	brcc	.+8      	; 0x634 <hexval+0x1c>
		v = c-'0';
     62c:	8a 81       	ldd	r24, Y+2	; 0x02
     62e:	80 53       	subi	r24, 0x30	; 48
     630:	89 83       	std	Y+1, r24	; 0x01
     632:	0d c0       	rjmp	.+26     	; 0x64e <hexval+0x36>
	else if (c <= 'F')
     634:	8a 81       	ldd	r24, Y+2	; 0x02
     636:	87 34       	cpi	r24, 0x47	; 71
     638:	20 f4       	brcc	.+8      	; 0x642 <hexval+0x2a>
		v = c+10-'A';
     63a:	8a 81       	ldd	r24, Y+2	; 0x02
     63c:	87 53       	subi	r24, 0x37	; 55
     63e:	89 83       	std	Y+1, r24	; 0x01
     640:	06 c0       	rjmp	.+12     	; 0x64e <hexval+0x36>
	else if (c <= 'f')
     642:	8a 81       	ldd	r24, Y+2	; 0x02
     644:	87 36       	cpi	r24, 0x67	; 103
     646:	18 f4       	brcc	.+6      	; 0x64e <hexval+0x36>
		v = c+10-'a';
     648:	8a 81       	ldd	r24, Y+2	; 0x02
     64a:	87 55       	subi	r24, 0x57	; 87
     64c:	89 83       	std	Y+1, r24	; 0x01
	return v;
     64e:	89 81       	ldd	r24, Y+1	; 0x01
}
     650:	0f 90       	pop	r0
     652:	0f 90       	pop	r0
     654:	cf 91       	pop	r28
     656:	df 91       	pop	r29
     658:	08 95       	ret

0000065a <nmea_rx_validate>:
/***************************************************************************/
static char nmea_rx_validate(void)
{
     65a:	1f 93       	push	r17
     65c:	df 93       	push	r29
     65e:	cf 93       	push	r28
     660:	00 d0       	rcall	.+0      	; 0x662 <nmea_rx_validate+0x8>
     662:	00 d0       	rcall	.+0      	; 0x664 <nmea_rx_validate+0xa>
     664:	0f 92       	push	r0
     666:	cd b7       	in	r28, 0x3d	; 61
     668:	de b7       	in	r29, 0x3e	; 62
	char csok = 0;
     66a:	1d 82       	std	Y+5, r1	; 0x05
	unsigned char cs_calc = 0;
     66c:	1c 82       	std	Y+4, r1	; 0x04
	short i;

	/* assume that $, CR and LF are not present the buffer */
	
	/* check if a checksum is present */
	if (rx_len >= 9 && rx[rx_len-3] == '*') /* contains at least "$XXXXX,*HH" */
     66e:	80 91 f2 02 	lds	r24, 0x02F2
     672:	90 91 f3 02 	lds	r25, 0x02F3
     676:	89 30       	cpi	r24, 0x09	; 9
     678:	91 05       	cpc	r25, r1
     67a:	0c f4       	brge	.+2      	; 0x67e <nmea_rx_validate+0x24>
     67c:	51 c0       	rjmp	.+162    	; 0x720 <nmea_rx_validate+0xc6>
     67e:	80 91 f2 02 	lds	r24, 0x02F2
     682:	90 91 f3 02 	lds	r25, 0x02F3
     686:	03 97       	sbiw	r24, 0x03	; 3
     688:	fc 01       	movw	r30, r24
     68a:	e4 55       	subi	r30, 0x54	; 84
     68c:	fe 4f       	sbci	r31, 0xFE	; 254
     68e:	80 81       	ld	r24, Z
     690:	8a 32       	cpi	r24, 0x2A	; 42
     692:	09 f0       	breq	.+2      	; 0x696 <nmea_rx_validate+0x3c>
     694:	45 c0       	rjmp	.+138    	; 0x720 <nmea_rx_validate+0xc6>
	{
		/* calculate the checksum */
		for (i=0; i<rx_len-3; i++)
     696:	1a 82       	std	Y+2, r1	; 0x02
     698:	19 82       	std	Y+1, r1	; 0x01
     69a:	0e c0       	rjmp	.+28     	; 0x6b8 <nmea_rx_validate+0x5e>
			cs_calc ^= rx[i];
     69c:	89 81       	ldd	r24, Y+1	; 0x01
     69e:	9a 81       	ldd	r25, Y+2	; 0x02
     6a0:	fc 01       	movw	r30, r24
     6a2:	e4 55       	subi	r30, 0x54	; 84
     6a4:	fe 4f       	sbci	r31, 0xFE	; 254
     6a6:	90 81       	ld	r25, Z
     6a8:	8c 81       	ldd	r24, Y+4	; 0x04
     6aa:	89 27       	eor	r24, r25
     6ac:	8c 83       	std	Y+4, r24	; 0x04
	
	/* check if a checksum is present */
	if (rx_len >= 9 && rx[rx_len-3] == '*') /* contains at least "$XXXXX,*HH" */
	{
		/* calculate the checksum */
		for (i=0; i<rx_len-3; i++)
     6ae:	89 81       	ldd	r24, Y+1	; 0x01
     6b0:	9a 81       	ldd	r25, Y+2	; 0x02
     6b2:	01 96       	adiw	r24, 0x01	; 1
     6b4:	9a 83       	std	Y+2, r25	; 0x02
     6b6:	89 83       	std	Y+1, r24	; 0x01
     6b8:	80 91 f2 02 	lds	r24, 0x02F2
     6bc:	90 91 f3 02 	lds	r25, 0x02F3
     6c0:	9c 01       	movw	r18, r24
     6c2:	23 50       	subi	r18, 0x03	; 3
     6c4:	30 40       	sbci	r19, 0x00	; 0
     6c6:	89 81       	ldd	r24, Y+1	; 0x01
     6c8:	9a 81       	ldd	r25, Y+2	; 0x02
     6ca:	82 17       	cp	r24, r18
     6cc:	93 07       	cpc	r25, r19
     6ce:	34 f3       	brlt	.-52     	; 0x69c <nmea_rx_validate+0x42>
			cs_calc ^= rx[i];

		/* retrieve the checksum */
		cs_recv = hexval (rx[rx_len-2]) << 4 | hexval (rx[rx_len-1]);
     6d0:	80 91 f2 02 	lds	r24, 0x02F2
     6d4:	90 91 f3 02 	lds	r25, 0x02F3
     6d8:	02 97       	sbiw	r24, 0x02	; 2
     6da:	fc 01       	movw	r30, r24
     6dc:	e4 55       	subi	r30, 0x54	; 84
     6de:	fe 4f       	sbci	r31, 0xFE	; 254
     6e0:	80 81       	ld	r24, Z
     6e2:	0e 94 0c 03 	call	0x618	; 0x618 <hexval>
     6e6:	88 2f       	mov	r24, r24
     6e8:	90 e0       	ldi	r25, 0x00	; 0
     6ea:	82 95       	swap	r24
     6ec:	92 95       	swap	r25
     6ee:	90 7f       	andi	r25, 0xF0	; 240
     6f0:	98 27       	eor	r25, r24
     6f2:	80 7f       	andi	r24, 0xF0	; 240
     6f4:	98 27       	eor	r25, r24
     6f6:	18 2f       	mov	r17, r24
     6f8:	80 91 f2 02 	lds	r24, 0x02F2
     6fc:	90 91 f3 02 	lds	r25, 0x02F3
     700:	01 97       	sbiw	r24, 0x01	; 1
     702:	fc 01       	movw	r30, r24
     704:	e4 55       	subi	r30, 0x54	; 84
     706:	fe 4f       	sbci	r31, 0xFE	; 254
     708:	80 81       	ld	r24, Z
     70a:	0e 94 0c 03 	call	0x618	; 0x618 <hexval>
     70e:	81 2b       	or	r24, r17
     710:	8b 83       	std	Y+3, r24	; 0x03
		if (cs_calc == cs_recv)
     712:	9c 81       	ldd	r25, Y+4	; 0x04
     714:	8b 81       	ldd	r24, Y+3	; 0x03
     716:	98 17       	cp	r25, r24
     718:	61 f4       	brne	.+24     	; 0x732 <nmea_rx_validate+0xd8>
			csok = 1;
     71a:	81 e0       	ldi	r24, 0x01	; 1
     71c:	8d 83       	std	Y+5, r24	; 0x05
     71e:	09 c0       	rjmp	.+18     	; 0x732 <nmea_rx_validate+0xd8>
	}
	/* no checksum */
	else if (rx_len >= 6) /* contains at least "$XXXXX," */
     720:	80 91 f2 02 	lds	r24, 0x02F2
     724:	90 91 f3 02 	lds	r25, 0x02F3
     728:	86 30       	cpi	r24, 0x06	; 6
     72a:	91 05       	cpc	r25, r1
     72c:	14 f0       	brlt	.+4      	; 0x732 <nmea_rx_validate+0xd8>
		csok = 1;
     72e:	81 e0       	ldi	r24, 0x01	; 1
     730:	8d 83       	std	Y+5, r24	; 0x05
	return (csok);
     732:	8d 81       	ldd	r24, Y+5	; 0x05
}
     734:	0f 90       	pop	r0
     736:	0f 90       	pop	r0
     738:	0f 90       	pop	r0
     73a:	0f 90       	pop	r0
     73c:	0f 90       	pop	r0
     73e:	cf 91       	pop	r28
     740:	df 91       	pop	r29
     742:	1f 91       	pop	r17
     744:	08 95       	ret

00000746 <nmea_rx_next_val>:
/***************************************************************************/
short nmea_rx_next_val(void)
{
     746:	df 93       	push	r29
     748:	cf 93       	push	r28
     74a:	00 d0       	rcall	.+0      	; 0x74c <nmea_rx_next_val+0x6>
     74c:	00 d0       	rcall	.+0      	; 0x74e <nmea_rx_next_val+0x8>
     74e:	0f 92       	push	r0
     750:	cd b7       	in	r28, 0x3d	; 61
     752:	de b7       	in	r29, 0x3e	; 62
	short val = 0;
     754:	1d 82       	std	Y+5, r1	; 0x05
     756:	1c 82       	std	Y+4, r1	; 0x04
	if (rx[rx_ite] == ',' && rx[rx_ite+1] != ',')
     758:	80 91 4c 02 	lds	r24, 0x024C
     75c:	90 91 4d 02 	lds	r25, 0x024D
     760:	fc 01       	movw	r30, r24
     762:	e4 55       	subi	r30, 0x54	; 84
     764:	fe 4f       	sbci	r31, 0xFE	; 254
     766:	80 81       	ld	r24, Z
     768:	8c 32       	cpi	r24, 0x2C	; 44
     76a:	09 f0       	breq	.+2      	; 0x76e <nmea_rx_next_val+0x28>
     76c:	61 c0       	rjmp	.+194    	; 0x830 <nmea_rx_next_val+0xea>
     76e:	80 91 4c 02 	lds	r24, 0x024C
     772:	90 91 4d 02 	lds	r25, 0x024D
     776:	01 96       	adiw	r24, 0x01	; 1
     778:	fc 01       	movw	r30, r24
     77a:	e4 55       	subi	r30, 0x54	; 84
     77c:	fe 4f       	sbci	r31, 0xFE	; 254
     77e:	80 81       	ld	r24, Z
     780:	8c 32       	cpi	r24, 0x2C	; 44
     782:	09 f4       	brne	.+2      	; 0x786 <nmea_rx_next_val+0x40>
     784:	55 c0       	rjmp	.+170    	; 0x830 <nmea_rx_next_val+0xea>
	{
		short i = rx_ite+1;
     786:	80 91 4c 02 	lds	r24, 0x024C
     78a:	90 91 4d 02 	lds	r25, 0x024D
     78e:	01 96       	adiw	r24, 0x01	; 1
     790:	9b 83       	std	Y+3, r25	; 0x03
     792:	8a 83       	std	Y+2, r24	; 0x02
     794:	05 c0       	rjmp	.+10     	; 0x7a0 <nmea_rx_next_val+0x5a>
		char tmp;
		while (i < rx_len && rx[i] != ',' && rx[i] != '*')
			i++;
     796:	8a 81       	ldd	r24, Y+2	; 0x02
     798:	9b 81       	ldd	r25, Y+3	; 0x03
     79a:	01 96       	adiw	r24, 0x01	; 1
     79c:	9b 83       	std	Y+3, r25	; 0x03
     79e:	8a 83       	std	Y+2, r24	; 0x02
	short val = 0;
	if (rx[rx_ite] == ',' && rx[rx_ite+1] != ',')
	{
		short i = rx_ite+1;
		char tmp;
		while (i < rx_len && rx[i] != ',' && rx[i] != '*')
     7a0:	20 91 f2 02 	lds	r18, 0x02F2
     7a4:	30 91 f3 02 	lds	r19, 0x02F3
     7a8:	8a 81       	ldd	r24, Y+2	; 0x02
     7aa:	9b 81       	ldd	r25, Y+3	; 0x03
     7ac:	82 17       	cp	r24, r18
     7ae:	93 07       	cpc	r25, r19
     7b0:	84 f4       	brge	.+32     	; 0x7d2 <nmea_rx_next_val+0x8c>
     7b2:	8a 81       	ldd	r24, Y+2	; 0x02
     7b4:	9b 81       	ldd	r25, Y+3	; 0x03
     7b6:	fc 01       	movw	r30, r24
     7b8:	e4 55       	subi	r30, 0x54	; 84
     7ba:	fe 4f       	sbci	r31, 0xFE	; 254
     7bc:	80 81       	ld	r24, Z
     7be:	8c 32       	cpi	r24, 0x2C	; 44
     7c0:	41 f0       	breq	.+16     	; 0x7d2 <nmea_rx_next_val+0x8c>
     7c2:	8a 81       	ldd	r24, Y+2	; 0x02
     7c4:	9b 81       	ldd	r25, Y+3	; 0x03
     7c6:	fc 01       	movw	r30, r24
     7c8:	e4 55       	subi	r30, 0x54	; 84
     7ca:	fe 4f       	sbci	r31, 0xFE	; 254
     7cc:	80 81       	ld	r24, Z
     7ce:	8a 32       	cpi	r24, 0x2A	; 42
     7d0:	11 f7       	brne	.-60     	; 0x796 <nmea_rx_next_val+0x50>
			i++;
		tmp = rx[i];
     7d2:	8a 81       	ldd	r24, Y+2	; 0x02
     7d4:	9b 81       	ldd	r25, Y+3	; 0x03
     7d6:	fc 01       	movw	r30, r24
     7d8:	e4 55       	subi	r30, 0x54	; 84
     7da:	fe 4f       	sbci	r31, 0xFE	; 254
     7dc:	80 81       	ld	r24, Z
     7de:	89 83       	std	Y+1, r24	; 0x01
		rx[i] = 0;
     7e0:	8a 81       	ldd	r24, Y+2	; 0x02
     7e2:	9b 81       	ldd	r25, Y+3	; 0x03
     7e4:	fc 01       	movw	r30, r24
     7e6:	e4 55       	subi	r30, 0x54	; 84
     7e8:	fe 4f       	sbci	r31, 0xFE	; 254
     7ea:	10 82       	st	Z, r1
		val = atoi (rx+rx_ite+1);
     7ec:	80 91 4c 02 	lds	r24, 0x024C
     7f0:	90 91 4d 02 	lds	r25, 0x024D
     7f4:	01 96       	adiw	r24, 0x01	; 1
     7f6:	84 55       	subi	r24, 0x54	; 84
     7f8:	9e 4f       	sbci	r25, 0xFE	; 254
     7fa:	0e 94 fb 09 	call	0x13f6	; 0x13f6 <atoi>
     7fe:	9d 83       	std	Y+5, r25	; 0x05
     800:	8c 83       	std	Y+4, r24	; 0x04
		rx[i] = tmp;
     802:	8a 81       	ldd	r24, Y+2	; 0x02
     804:	9b 81       	ldd	r25, Y+3	; 0x03
     806:	fc 01       	movw	r30, r24
     808:	e4 55       	subi	r30, 0x54	; 84
     80a:	fe 4f       	sbci	r31, 0xFE	; 254
     80c:	89 81       	ldd	r24, Y+1	; 0x01
     80e:	80 83       	st	Z, r24
		if (tmp == ',')
     810:	89 81       	ldd	r24, Y+1	; 0x01
     812:	8c 32       	cpi	r24, 0x2C	; 44
     814:	39 f4       	brne	.+14     	; 0x824 <nmea_rx_next_val+0xde>
			rx_ite = i;
     816:	8a 81       	ldd	r24, Y+2	; 0x02
     818:	9b 81       	ldd	r25, Y+3	; 0x03
     81a:	90 93 4d 02 	sts	0x024D, r25
     81e:	80 93 4c 02 	sts	0x024C, r24
     822:	06 c0       	rjmp	.+12     	; 0x830 <nmea_rx_next_val+0xea>
		else
			rx_ite = -1;
     824:	8f ef       	ldi	r24, 0xFF	; 255
     826:	9f ef       	ldi	r25, 0xFF	; 255
     828:	90 93 4d 02 	sts	0x024D, r25
     82c:	80 93 4c 02 	sts	0x024C, r24
	}
	return val;
     830:	8c 81       	ldd	r24, Y+4	; 0x04
     832:	9d 81       	ldd	r25, Y+5	; 0x05
}
     834:	0f 90       	pop	r0
     836:	0f 90       	pop	r0
     838:	0f 90       	pop	r0
     83a:	0f 90       	pop	r0
     83c:	0f 90       	pop	r0
     83e:	cf 91       	pop	r28
     840:	df 91       	pop	r29
     842:	08 95       	ret

00000844 <tx_inbuf>:
/***************************************************************************/
void tx_inbuf(void)
{
     844:	df 93       	push	r29
     846:	cf 93       	push	r28
     848:	00 d0       	rcall	.+0      	; 0x84a <tx_inbuf+0x6>
     84a:	cd b7       	in	r28, 0x3d	; 61
     84c:	de b7       	in	r29, 0x3e	; 62
	if (rx_len > 0)
     84e:	80 91 f2 02 	lds	r24, 0x02F2
     852:	90 91 f3 02 	lds	r25, 0x02F3
     856:	18 16       	cp	r1, r24
     858:	19 06       	cpc	r1, r25
     85a:	a4 f5       	brge	.+104    	; 0x8c4 <tx_inbuf+0x80>
	{
		short i;
		serial_tx ('$');		
     85c:	84 e2       	ldi	r24, 0x24	; 36
     85e:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		serial_tx ('E');		
     862:	85 e4       	ldi	r24, 0x45	; 69
     864:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		serial_tx ('E');		
     868:	85 e4       	ldi	r24, 0x45	; 69
     86a:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		serial_tx ('E');		
     86e:	85 e4       	ldi	r24, 0x45	; 69
     870:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		serial_tx ('E');		
     874:	85 e4       	ldi	r24, 0x45	; 69
     876:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		serial_tx ('E');		
     87a:	85 e4       	ldi	r24, 0x45	; 69
     87c:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		serial_tx (',');		
     880:	8c e2       	ldi	r24, 0x2C	; 44
     882:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		for (i=0; i< rx_len; i++)
     886:	1a 82       	std	Y+2, r1	; 0x02
     888:	19 82       	std	Y+1, r1	; 0x01
     88a:	0d c0       	rjmp	.+26     	; 0x8a6 <tx_inbuf+0x62>
			serial_tx (rx[i]);		
     88c:	89 81       	ldd	r24, Y+1	; 0x01
     88e:	9a 81       	ldd	r25, Y+2	; 0x02
     890:	fc 01       	movw	r30, r24
     892:	e4 55       	subi	r30, 0x54	; 84
     894:	fe 4f       	sbci	r31, 0xFE	; 254
     896:	80 81       	ld	r24, Z
     898:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		serial_tx ('E');		
		serial_tx ('E');		
		serial_tx ('E');		
		serial_tx ('E');		
		serial_tx (',');		
		for (i=0; i< rx_len; i++)
     89c:	89 81       	ldd	r24, Y+1	; 0x01
     89e:	9a 81       	ldd	r25, Y+2	; 0x02
     8a0:	01 96       	adiw	r24, 0x01	; 1
     8a2:	9a 83       	std	Y+2, r25	; 0x02
     8a4:	89 83       	std	Y+1, r24	; 0x01
     8a6:	20 91 f2 02 	lds	r18, 0x02F2
     8aa:	30 91 f3 02 	lds	r19, 0x02F3
     8ae:	89 81       	ldd	r24, Y+1	; 0x01
     8b0:	9a 81       	ldd	r25, Y+2	; 0x02
     8b2:	82 17       	cp	r24, r18
     8b4:	93 07       	cpc	r25, r19
     8b6:	54 f3       	brlt	.-44     	; 0x88c <tx_inbuf+0x48>
			serial_tx (rx[i]);		
		serial_tx (13);		
     8b8:	8d e0       	ldi	r24, 0x0D	; 13
     8ba:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
		serial_tx (10);		
     8be:	8a e0       	ldi	r24, 0x0A	; 10
     8c0:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <serial_tx>
	} 
}
     8c4:	0f 90       	pop	r0
     8c6:	0f 90       	pop	r0
     8c8:	cf 91       	pop	r28
     8ca:	df 91       	pop	r29
     8cc:	08 95       	ret

000008ce <nmea_rx_update>:

void nmea_rx_update(void)
{
     8ce:	df 93       	push	r29
     8d0:	cf 93       	push	r28
     8d2:	0f 92       	push	r0
     8d4:	cd b7       	in	r28, 0x3d	; 61
     8d6:	de b7       	in	r29, 0x3e	; 62
     8d8:	6d c0       	rjmp	.+218    	; 0x9b4 <nmea_rx_update+0xe6>
	/* update nmea buffer */
	while (serial_rx_avail())
	{
		char c = serial_rx();
     8da:	0e 94 bf 02 	call	0x57e	; 0x57e <serial_rx>
     8de:	89 83       	std	Y+1, r24	; 0x01
		if (c=='$') { /* start of message */
     8e0:	89 81       	ldd	r24, Y+1	; 0x01
     8e2:	84 32       	cpi	r24, 0x24	; 36
     8e4:	b1 f4       	brne	.+44     	; 0x912 <nmea_rx_update+0x44>
			if (rx_len != -1) {
     8e6:	80 91 f2 02 	lds	r24, 0x02F2
     8ea:	90 91 f3 02 	lds	r25, 0x02F3
     8ee:	2f ef       	ldi	r18, 0xFF	; 255
     8f0:	8f 3f       	cpi	r24, 0xFF	; 255
     8f2:	92 07       	cpc	r25, r18
     8f4:	49 f0       	breq	.+18     	; 0x908 <nmea_rx_update+0x3a>
				nmea_err++;
     8f6:	80 91 4e 02 	lds	r24, 0x024E
     8fa:	90 91 4f 02 	lds	r25, 0x024F
     8fe:	01 96       	adiw	r24, 0x01	; 1
     900:	90 93 4f 02 	sts	0x024F, r25
     904:	80 93 4e 02 	sts	0x024E, r24
			}
			rx_len = 0;
     908:	10 92 f3 02 	sts	0x02F3, r1
     90c:	10 92 f2 02 	sts	0x02F2, r1
     910:	51 c0       	rjmp	.+162    	; 0x9b4 <nmea_rx_update+0xe6>
		}
		else if (c==CHAR_CR || c==CHAR_LF) /* end of message */
     912:	89 81       	ldd	r24, Y+1	; 0x01
     914:	8d 30       	cpi	r24, 0x0D	; 13
     916:	19 f0       	breq	.+6      	; 0x91e <nmea_rx_update+0x50>
     918:	89 81       	ldd	r24, Y+1	; 0x01
     91a:	8a 30       	cpi	r24, 0x0A	; 10
     91c:	f1 f4       	brne	.+60     	; 0x95a <nmea_rx_update+0x8c>
		{
			if (rx_len >= 4) {
     91e:	80 91 f2 02 	lds	r24, 0x02F2
     922:	90 91 f3 02 	lds	r25, 0x02F3
     926:	84 30       	cpi	r24, 0x04	; 4
     928:	91 05       	cpc	r25, r1
     92a:	84 f0       	brlt	.+32     	; 0x94c <nmea_rx_update+0x7e>
				if (nmea_rx_validate())
     92c:	0e 94 2d 03 	call	0x65a	; 0x65a <nmea_rx_validate>
     930:	88 23       	and	r24, r24
     932:	19 f0       	breq	.+6      	; 0x93a <nmea_rx_update+0x6c>
					nmea_rx_parse();
     934:	0e 94 05 08 	call	0x100a	; 0x100a <nmea_rx_parse>
     938:	09 c0       	rjmp	.+18     	; 0x94c <nmea_rx_update+0x7e>
				else
				{
					nmea_err++; 
     93a:	80 91 4e 02 	lds	r24, 0x024E
     93e:	90 91 4f 02 	lds	r25, 0x024F
     942:	01 96       	adiw	r24, 0x01	; 1
     944:	90 93 4f 02 	sts	0x024F, r25
     948:	80 93 4e 02 	sts	0x024E, r24
/* tx_inbuf(); */
				}
			}
			rx_len = -1; /* waiting for next start of message */
     94c:	8f ef       	ldi	r24, 0xFF	; 255
     94e:	9f ef       	ldi	r25, 0xFF	; 255
     950:	90 93 f3 02 	sts	0x02F3, r25
     954:	80 93 f2 02 	sts	0x02F2, r24
     958:	2d c0       	rjmp	.+90     	; 0x9b4 <nmea_rx_update+0xe6>
		}
		else if (rx_len != -1) {
     95a:	80 91 f2 02 	lds	r24, 0x02F2
     95e:	90 91 f3 02 	lds	r25, 0x02F3
     962:	2f ef       	ldi	r18, 0xFF	; 255
     964:	8f 3f       	cpi	r24, 0xFF	; 255
     966:	92 07       	cpc	r25, r18
     968:	29 f1       	breq	.+74     	; 0x9b4 <nmea_rx_update+0xe6>
			/* copy anything but $ and CR LF to the buffer */
			rx[rx_len++] = c;
     96a:	20 91 f2 02 	lds	r18, 0x02F2
     96e:	30 91 f3 02 	lds	r19, 0x02F3
     972:	f9 01       	movw	r30, r18
     974:	e4 55       	subi	r30, 0x54	; 84
     976:	fe 4f       	sbci	r31, 0xFE	; 254
     978:	89 81       	ldd	r24, Y+1	; 0x01
     97a:	80 83       	st	Z, r24
     97c:	c9 01       	movw	r24, r18
     97e:	01 96       	adiw	r24, 0x01	; 1
     980:	90 93 f3 02 	sts	0x02F3, r25
     984:	80 93 f2 02 	sts	0x02F2, r24
			if (rx_len == RXBUF_SIZE) { /* buffer overflow error */
     988:	80 91 f2 02 	lds	r24, 0x02F2
     98c:	90 91 f3 02 	lds	r25, 0x02F3
     990:	80 3a       	cpi	r24, 0xA0	; 160
     992:	91 05       	cpc	r25, r1
     994:	79 f4       	brne	.+30     	; 0x9b4 <nmea_rx_update+0xe6>
				rx_len = -1; /* waiting for next start of message */
     996:	8f ef       	ldi	r24, 0xFF	; 255
     998:	9f ef       	ldi	r25, 0xFF	; 255
     99a:	90 93 f3 02 	sts	0x02F3, r25
     99e:	80 93 f2 02 	sts	0x02F2, r24
				nmea_err++;
     9a2:	80 91 4e 02 	lds	r24, 0x024E
     9a6:	90 91 4f 02 	lds	r25, 0x024F
     9aa:	01 96       	adiw	r24, 0x01	; 1
     9ac:	90 93 4f 02 	sts	0x024F, r25
     9b0:	80 93 4e 02 	sts	0x024E, r24
}

void nmea_rx_update(void)
{
	/* update nmea buffer */
	while (serial_rx_avail())
     9b4:	0e 94 a7 02 	call	0x54e	; 0x54e <serial_rx_avail>
     9b8:	88 23       	and	r24, r24
     9ba:	09 f0       	breq	.+2      	; 0x9be <nmea_rx_update+0xf0>
     9bc:	8e cf       	rjmp	.-228    	; 0x8da <nmea_rx_update+0xc>
				rx_len = -1; /* waiting for next start of message */
				nmea_err++;
			}
		}
	}
}
     9be:	0f 90       	pop	r0
     9c0:	cf 91       	pop	r28
     9c2:	df 91       	pop	r29
     9c4:	08 95       	ret

000009c6 <nmea_tx_append_short>:
/***************************************************************************/
void nmea_tx_append_short(short val)
{
     9c6:	df 93       	push	r29
     9c8:	cf 93       	push	r28
     9ca:	00 d0       	rcall	.+0      	; 0x9cc <nmea_tx_append_short+0x6>
     9cc:	cd b7       	in	r28, 0x3d	; 61
     9ce:	de b7       	in	r29, 0x3e	; 62
     9d0:	9a 83       	std	Y+2, r25	; 0x02
     9d2:	89 83       	std	Y+1, r24	; 0x01
	itoa (val, tx+tx_len, 10);
     9d4:	80 91 f0 02 	lds	r24, 0x02F0
     9d8:	90 91 f1 02 	lds	r25, 0x02F1
     9dc:	9c 01       	movw	r18, r24
     9de:	20 5b       	subi	r18, 0xB0	; 176
     9e0:	3d 4f       	sbci	r19, 0xFD	; 253
     9e2:	89 81       	ldd	r24, Y+1	; 0x01
     9e4:	9a 81       	ldd	r25, Y+2	; 0x02
     9e6:	b9 01       	movw	r22, r18
     9e8:	4a e0       	ldi	r20, 0x0A	; 10
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	0e 94 19 0a 	call	0x1432	; 0x1432 <itoa>
     9f0:	09 c0       	rjmp	.+18     	; 0xa04 <nmea_tx_append_short+0x3e>
	while (tx[tx_len] != 0)
		tx_len++;
     9f2:	80 91 f0 02 	lds	r24, 0x02F0
     9f6:	90 91 f1 02 	lds	r25, 0x02F1
     9fa:	01 96       	adiw	r24, 0x01	; 1
     9fc:	90 93 f1 02 	sts	0x02F1, r25
     a00:	80 93 f0 02 	sts	0x02F0, r24
}
/***************************************************************************/
void nmea_tx_append_short(short val)
{
	itoa (val, tx+tx_len, 10);
	while (tx[tx_len] != 0)
     a04:	80 91 f0 02 	lds	r24, 0x02F0
     a08:	90 91 f1 02 	lds	r25, 0x02F1
     a0c:	fc 01       	movw	r30, r24
     a0e:	e0 5b       	subi	r30, 0xB0	; 176
     a10:	fd 4f       	sbci	r31, 0xFD	; 253
     a12:	80 81       	ld	r24, Z
     a14:	88 23       	and	r24, r24
     a16:	69 f7       	brne	.-38     	; 0x9f2 <nmea_tx_append_short+0x2c>
		tx_len++;

	tx[tx_len++] = ',';
     a18:	20 91 f0 02 	lds	r18, 0x02F0
     a1c:	30 91 f1 02 	lds	r19, 0x02F1
     a20:	f9 01       	movw	r30, r18
     a22:	e0 5b       	subi	r30, 0xB0	; 176
     a24:	fd 4f       	sbci	r31, 0xFD	; 253
     a26:	8c e2       	ldi	r24, 0x2C	; 44
     a28:	80 83       	st	Z, r24
     a2a:	c9 01       	movw	r24, r18
     a2c:	01 96       	adiw	r24, 0x01	; 1
     a2e:	90 93 f1 02 	sts	0x02F1, r25
     a32:	80 93 f0 02 	sts	0x02F0, r24
}
     a36:	0f 90       	pop	r0
     a38:	0f 90       	pop	r0
     a3a:	cf 91       	pop	r28
     a3c:	df 91       	pop	r29
     a3e:	08 95       	ret

00000a40 <nmea_tx_append_ushort>:
/***************************************************************************/
void nmea_tx_append_ushort(unsigned short val)
{
     a40:	df 93       	push	r29
     a42:	cf 93       	push	r28
     a44:	00 d0       	rcall	.+0      	; 0xa46 <nmea_tx_append_ushort+0x6>
     a46:	cd b7       	in	r28, 0x3d	; 61
     a48:	de b7       	in	r29, 0x3e	; 62
     a4a:	9a 83       	std	Y+2, r25	; 0x02
     a4c:	89 83       	std	Y+1, r24	; 0x01
	itoa (val, tx+tx_len, 10);
     a4e:	49 81       	ldd	r20, Y+1	; 0x01
     a50:	5a 81       	ldd	r21, Y+2	; 0x02
     a52:	80 91 f0 02 	lds	r24, 0x02F0
     a56:	90 91 f1 02 	lds	r25, 0x02F1
     a5a:	9c 01       	movw	r18, r24
     a5c:	20 5b       	subi	r18, 0xB0	; 176
     a5e:	3d 4f       	sbci	r19, 0xFD	; 253
     a60:	ca 01       	movw	r24, r20
     a62:	b9 01       	movw	r22, r18
     a64:	4a e0       	ldi	r20, 0x0A	; 10
     a66:	50 e0       	ldi	r21, 0x00	; 0
     a68:	0e 94 19 0a 	call	0x1432	; 0x1432 <itoa>
     a6c:	09 c0       	rjmp	.+18     	; 0xa80 <nmea_tx_append_ushort+0x40>
	while (tx[tx_len] != 0)
		tx_len++;
     a6e:	80 91 f0 02 	lds	r24, 0x02F0
     a72:	90 91 f1 02 	lds	r25, 0x02F1
     a76:	01 96       	adiw	r24, 0x01	; 1
     a78:	90 93 f1 02 	sts	0x02F1, r25
     a7c:	80 93 f0 02 	sts	0x02F0, r24
}
/***************************************************************************/
void nmea_tx_append_ushort(unsigned short val)
{
	itoa (val, tx+tx_len, 10);
	while (tx[tx_len] != 0)
     a80:	80 91 f0 02 	lds	r24, 0x02F0
     a84:	90 91 f1 02 	lds	r25, 0x02F1
     a88:	fc 01       	movw	r30, r24
     a8a:	e0 5b       	subi	r30, 0xB0	; 176
     a8c:	fd 4f       	sbci	r31, 0xFD	; 253
     a8e:	80 81       	ld	r24, Z
     a90:	88 23       	and	r24, r24
     a92:	69 f7       	brne	.-38     	; 0xa6e <nmea_tx_append_ushort+0x2e>
		tx_len++;

	tx[tx_len++] = ',';
     a94:	20 91 f0 02 	lds	r18, 0x02F0
     a98:	30 91 f1 02 	lds	r19, 0x02F1
     a9c:	f9 01       	movw	r30, r18
     a9e:	e0 5b       	subi	r30, 0xB0	; 176
     aa0:	fd 4f       	sbci	r31, 0xFD	; 253
     aa2:	8c e2       	ldi	r24, 0x2C	; 44
     aa4:	80 83       	st	Z, r24
     aa6:	c9 01       	movw	r24, r18
     aa8:	01 96       	adiw	r24, 0x01	; 1
     aaa:	90 93 f1 02 	sts	0x02F1, r25
     aae:	80 93 f0 02 	sts	0x02F0, r24
}
     ab2:	0f 90       	pop	r0
     ab4:	0f 90       	pop	r0
     ab6:	cf 91       	pop	r28
     ab8:	df 91       	pop	r29
     aba:	08 95       	ret

00000abc <nmea_tx>:
/***************************************************************************/
void nmea_tx (void)
{
     abc:	df 93       	push	r29
     abe:	cf 93       	push	r28
     ac0:	00 d0       	rcall	.+0      	; 0xac2 <nmea_tx+0x6>
     ac2:	0f 92       	push	r0
     ac4:	cd b7       	in	r28, 0x3d	; 61
     ac6:	de b7       	in	r29, 0x3e	; 62
	short i;
	unsigned char cs = 0;
     ac8:	19 82       	std	Y+1, r1	; 0x01

	/* calculate checksum */
	tx[tx_len++] = '*';
     aca:	20 91 f0 02 	lds	r18, 0x02F0
     ace:	30 91 f1 02 	lds	r19, 0x02F1
     ad2:	f9 01       	movw	r30, r18
     ad4:	e0 5b       	subi	r30, 0xB0	; 176
     ad6:	fd 4f       	sbci	r31, 0xFD	; 253
     ad8:	8a e2       	ldi	r24, 0x2A	; 42
     ada:	80 83       	st	Z, r24
     adc:	c9 01       	movw	r24, r18
     ade:	01 96       	adiw	r24, 0x01	; 1
     ae0:	90 93 f1 02 	sts	0x02F1, r25
     ae4:	80 93 f0 02 	sts	0x02F0, r24
	for (i=1; i<tx_len-1; i++)
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	9b 83       	std	Y+3, r25	; 0x03
     aee:	8a 83       	std	Y+2, r24	; 0x02
     af0:	0e c0       	rjmp	.+28     	; 0xb0e <nmea_tx+0x52>
		cs ^= tx[i];
     af2:	8a 81       	ldd	r24, Y+2	; 0x02
     af4:	9b 81       	ldd	r25, Y+3	; 0x03
     af6:	fc 01       	movw	r30, r24
     af8:	e0 5b       	subi	r30, 0xB0	; 176
     afa:	fd 4f       	sbci	r31, 0xFD	; 253
     afc:	90 81       	ld	r25, Z
     afe:	89 81       	ldd	r24, Y+1	; 0x01
     b00:	89 27       	eor	r24, r25
     b02:	89 83       	std	Y+1, r24	; 0x01
	short i;
	unsigned char cs = 0;

	/* calculate checksum */
	tx[tx_len++] = '*';
	for (i=1; i<tx_len-1; i++)
     b04:	8a 81       	ldd	r24, Y+2	; 0x02
     b06:	9b 81       	ldd	r25, Y+3	; 0x03
     b08:	01 96       	adiw	r24, 0x01	; 1
     b0a:	9b 83       	std	Y+3, r25	; 0x03
     b0c:	8a 83       	std	Y+2, r24	; 0x02
     b0e:	80 91 f0 02 	lds	r24, 0x02F0
     b12:	90 91 f1 02 	lds	r25, 0x02F1
     b16:	9c 01       	movw	r18, r24
     b18:	21 50       	subi	r18, 0x01	; 1
     b1a:	30 40       	sbci	r19, 0x00	; 0
     b1c:	8a 81       	ldd	r24, Y+2	; 0x02
     b1e:	9b 81       	ldd	r25, Y+3	; 0x03
     b20:	82 17       	cp	r24, r18
     b22:	93 07       	cpc	r25, r19
     b24:	34 f3       	brlt	.-52     	; 0xaf2 <nmea_tx+0x36>
		cs ^= tx[i];
	utoa(cs,tx+tx_len,16);
     b26:	89 81       	ldd	r24, Y+1	; 0x01
     b28:	48 2f       	mov	r20, r24
     b2a:	50 e0       	ldi	r21, 0x00	; 0
     b2c:	80 91 f0 02 	lds	r24, 0x02F0
     b30:	90 91 f1 02 	lds	r25, 0x02F1
     b34:	9c 01       	movw	r18, r24
     b36:	20 5b       	subi	r18, 0xB0	; 176
     b38:	3d 4f       	sbci	r19, 0xFD	; 253
     b3a:	ca 01       	movw	r24, r20
     b3c:	b9 01       	movw	r22, r18
     b3e:	40 e1       	ldi	r20, 0x10	; 16
     b40:	50 e0       	ldi	r21, 0x00	; 0
     b42:	0e 94 42 0a 	call	0x1484	; 0x1484 <utoa>

	/* force capital letters */
	i = tx_len+2;
     b46:	80 91 f0 02 	lds	r24, 0x02F0
     b4a:	90 91 f1 02 	lds	r25, 0x02F1
     b4e:	02 96       	adiw	r24, 0x02	; 2
     b50:	9b 83       	std	Y+3, r25	; 0x03
     b52:	8a 83       	std	Y+2, r24	; 0x02
     b54:	2e c0       	rjmp	.+92     	; 0xbb2 <nmea_tx+0xf6>
	for (; tx_len!=i; tx_len++) {
		if(tx[tx_len] > 0x60 && tx[tx_len] < 0x67)
     b56:	80 91 f0 02 	lds	r24, 0x02F0
     b5a:	90 91 f1 02 	lds	r25, 0x02F1
     b5e:	fc 01       	movw	r30, r24
     b60:	e0 5b       	subi	r30, 0xB0	; 176
     b62:	fd 4f       	sbci	r31, 0xFD	; 253
     b64:	80 81       	ld	r24, Z
     b66:	81 36       	cpi	r24, 0x61	; 97
     b68:	d8 f0       	brcs	.+54     	; 0xba0 <nmea_tx+0xe4>
     b6a:	80 91 f0 02 	lds	r24, 0x02F0
     b6e:	90 91 f1 02 	lds	r25, 0x02F1
     b72:	fc 01       	movw	r30, r24
     b74:	e0 5b       	subi	r30, 0xB0	; 176
     b76:	fd 4f       	sbci	r31, 0xFD	; 253
     b78:	80 81       	ld	r24, Z
     b7a:	87 36       	cpi	r24, 0x67	; 103
     b7c:	88 f4       	brcc	.+34     	; 0xba0 <nmea_tx+0xe4>
			tx[tx_len] -= 0x20;
     b7e:	20 91 f0 02 	lds	r18, 0x02F0
     b82:	30 91 f1 02 	lds	r19, 0x02F1
     b86:	80 91 f0 02 	lds	r24, 0x02F0
     b8a:	90 91 f1 02 	lds	r25, 0x02F1
     b8e:	fc 01       	movw	r30, r24
     b90:	e0 5b       	subi	r30, 0xB0	; 176
     b92:	fd 4f       	sbci	r31, 0xFD	; 253
     b94:	80 81       	ld	r24, Z
     b96:	80 52       	subi	r24, 0x20	; 32
     b98:	f9 01       	movw	r30, r18
     b9a:	e0 5b       	subi	r30, 0xB0	; 176
     b9c:	fd 4f       	sbci	r31, 0xFD	; 253
     b9e:	80 83       	st	Z, r24
		cs ^= tx[i];
	utoa(cs,tx+tx_len,16);

	/* force capital letters */
	i = tx_len+2;
	for (; tx_len!=i; tx_len++) {
     ba0:	80 91 f0 02 	lds	r24, 0x02F0
     ba4:	90 91 f1 02 	lds	r25, 0x02F1
     ba8:	01 96       	adiw	r24, 0x01	; 1
     baa:	90 93 f1 02 	sts	0x02F1, r25
     bae:	80 93 f0 02 	sts	0x02F0, r24
     bb2:	20 91 f0 02 	lds	r18, 0x02F0
     bb6:	30 91 f1 02 	lds	r19, 0x02F1
     bba:	8a 81       	ldd	r24, Y+2	; 0x02
     bbc:	9b 81       	ldd	r25, Y+3	; 0x03
     bbe:	28 17       	cp	r18, r24
     bc0:	39 07       	cpc	r19, r25
     bc2:	49 f6       	brne	.-110    	; 0xb56 <nmea_tx+0x9a>
		if(tx[tx_len] > 0x60 && tx[tx_len] < 0x67)
			tx[tx_len] -= 0x20;
	}

	/* add CR LF and send the message */
	tx[tx_len++] = 13;
     bc4:	20 91 f0 02 	lds	r18, 0x02F0
     bc8:	30 91 f1 02 	lds	r19, 0x02F1
     bcc:	f9 01       	movw	r30, r18
     bce:	e0 5b       	subi	r30, 0xB0	; 176
     bd0:	fd 4f       	sbci	r31, 0xFD	; 253
     bd2:	8d e0       	ldi	r24, 0x0D	; 13
     bd4:	80 83       	st	Z, r24
     bd6:	c9 01       	movw	r24, r18
     bd8:	01 96       	adiw	r24, 0x01	; 1
     bda:	90 93 f1 02 	sts	0x02F1, r25
     bde:	80 93 f0 02 	sts	0x02F0, r24
	tx[tx_len++] = 10;
     be2:	20 91 f0 02 	lds	r18, 0x02F0
     be6:	30 91 f1 02 	lds	r19, 0x02F1
     bea:	f9 01       	movw	r30, r18
     bec:	e0 5b       	subi	r30, 0xB0	; 176
     bee:	fd 4f       	sbci	r31, 0xFD	; 253
     bf0:	8a e0       	ldi	r24, 0x0A	; 10
     bf2:	80 83       	st	Z, r24
     bf4:	c9 01       	movw	r24, r18
     bf6:	01 96       	adiw	r24, 0x01	; 1
     bf8:	90 93 f1 02 	sts	0x02F1, r25
     bfc:	80 93 f0 02 	sts	0x02F0, r24
	tx[tx_len++] = 0;
     c00:	80 91 f0 02 	lds	r24, 0x02F0
     c04:	90 91 f1 02 	lds	r25, 0x02F1
     c08:	fc 01       	movw	r30, r24
     c0a:	e0 5b       	subi	r30, 0xB0	; 176
     c0c:	fd 4f       	sbci	r31, 0xFD	; 253
     c0e:	10 82       	st	Z, r1
     c10:	01 96       	adiw	r24, 0x01	; 1
     c12:	90 93 f1 02 	sts	0x02F1, r25
     c16:	80 93 f0 02 	sts	0x02F0, r24
	serial_tx_string(tx);
     c1a:	80 e5       	ldi	r24, 0x50	; 80
     c1c:	92 e0       	ldi	r25, 0x02	; 2
     c1e:	0e 94 43 02 	call	0x486	; 0x486 <serial_tx_string>
}
     c22:	0f 90       	pop	r0
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
     c28:	cf 91       	pop	r28
     c2a:	df 91       	pop	r29
     c2c:	08 95       	ret

00000c2e <sched_init>:
/* global and static variables */
extern char state;

/***************************************************************************/
void sched_init(void)
{
     c2e:	df 93       	push	r29
     c30:	cf 93       	push	r28
     c32:	cd b7       	in	r28, 0x3d	; 61
     c34:	de b7       	in	r29, 0x3e	; 62
	/* timer 0 interrupt init (each 1ms) */
	t1ms = 0;
     c36:	10 92 01 03 	sts	0x0301, r1
	t1ms_cnt = 0;
     c3a:	10 92 f5 02 	sts	0x02F5, r1
     c3e:	10 92 f4 02 	sts	0x02F4, r1
    TIMSK0 = BV(OCIE0A); 
     c42:	ee e6       	ldi	r30, 0x6E	; 110
     c44:	f0 e0       	ldi	r31, 0x00	; 0
     c46:	82 e0       	ldi	r24, 0x02	; 2
     c48:	80 83       	st	Z, r24
    TCCR0A = BV(CS00) | BV(CS01) | BV(WGM01); /* clk/64, TOS is defined as OCR0A */  
     c4a:	e4 e4       	ldi	r30, 0x44	; 68
     c4c:	f0 e0       	ldi	r31, 0x00	; 0
     c4e:	8b e0       	ldi	r24, 0x0B	; 11
     c50:	80 83       	st	Z, r24
    OCR0A = INT0_CNT_TOP;
     c52:	e7 e4       	ldi	r30, 0x47	; 71
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	89 ef       	ldi	r24, 0xF9	; 249
     c58:	80 83       	st	Z, r24
	/* PB_OUT (FLIPBIT_DDR, FLIPBIT); */ /* set 1ms flipbit as output */
}
     c5a:	cf 91       	pop	r28
     c5c:	df 91       	pop	r29
     c5e:	08 95       	ret

00000c60 <__vector_16>:
/***************************************************************************/
/*ISR(SIG_OUTPUT_COMPARE0A) */
ISR (TIMER0_COMP_vect)
{
     c60:	1f 92       	push	r1
     c62:	0f 92       	push	r0
     c64:	0f b6       	in	r0, 0x3f	; 63
     c66:	0f 92       	push	r0
     c68:	11 24       	eor	r1, r1
     c6a:	8f 93       	push	r24
     c6c:	df 93       	push	r29
     c6e:	cf 93       	push	r28
     c70:	cd b7       	in	r28, 0x3d	; 61
     c72:	de b7       	in	r29, 0x3e	; 62
	t1ms++;
     c74:	80 91 01 03 	lds	r24, 0x0301
     c78:	8f 5f       	subi	r24, 0xFF	; 255
     c7a:	80 93 01 03 	sts	0x0301, r24
	/* PB_FLIP (FLIPBIT_PORT, FLIPBIT); */ /* time to flip the flip bit */
}
     c7e:	cf 91       	pop	r28
     c80:	df 91       	pop	r29
     c82:	8f 91       	pop	r24
     c84:	0f 90       	pop	r0
     c86:	0f be       	out	0x3f, r0	; 63
     c88:	0f 90       	pop	r0
     c8a:	1f 90       	pop	r1
     c8c:	18 95       	reti

00000c8e <__vector_25>:
/***************************************************************************/
/* ADC interrupt handler */
ISR (ADC_vect)
{
     c8e:	1f 92       	push	r1
     c90:	0f 92       	push	r0
     c92:	0f b6       	in	r0, 0x3f	; 63
     c94:	0f 92       	push	r0
     c96:	00 90 5b 00 	lds	r0, 0x005B
     c9a:	0f 92       	push	r0
     c9c:	11 24       	eor	r1, r1
     c9e:	2f 93       	push	r18
     ca0:	3f 93       	push	r19
     ca2:	4f 93       	push	r20
     ca4:	5f 93       	push	r21
     ca6:	8f 93       	push	r24
     ca8:	9f 93       	push	r25
     caa:	af 93       	push	r26
     cac:	bf 93       	push	r27
     cae:	ef 93       	push	r30
     cb0:	ff 93       	push	r31
     cb2:	df 93       	push	r29
     cb4:	cf 93       	push	r28
     cb6:	cd b7       	in	r28, 0x3d	; 61
     cb8:	de b7       	in	r29, 0x3e	; 62
	adc_data[adc_ch] = ((ADCL) | ((ADCH)<<8)); /* read value */
     cba:	80 91 09 03 	lds	r24, 0x0309
     cbe:	48 2f       	mov	r20, r24
     cc0:	50 e0       	ldi	r21, 0x00	; 0
     cc2:	e8 e7       	ldi	r30, 0x78	; 120
     cc4:	f0 e0       	ldi	r31, 0x00	; 0
     cc6:	80 81       	ld	r24, Z
     cc8:	28 2f       	mov	r18, r24
     cca:	30 e0       	ldi	r19, 0x00	; 0
     ccc:	e9 e7       	ldi	r30, 0x79	; 121
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	80 81       	ld	r24, Z
     cd2:	88 2f       	mov	r24, r24
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	98 2f       	mov	r25, r24
     cd8:	88 27       	eor	r24, r24
     cda:	82 2b       	or	r24, r18
     cdc:	93 2b       	or	r25, r19
     cde:	9c 01       	movw	r18, r24
     ce0:	ca 01       	movw	r24, r20
     ce2:	88 0f       	add	r24, r24
     ce4:	99 1f       	adc	r25, r25
     ce6:	fc 01       	movw	r30, r24
     ce8:	e0 5f       	subi	r30, 0xF0	; 240
     cea:	fc 4f       	sbci	r31, 0xFC	; 252
     cec:	31 83       	std	Z+1, r19	; 0x01
     cee:	20 83       	st	Z, r18
	if (++adc_ch >= ADC_NUM) /* go to next adc channel */
     cf0:	80 91 09 03 	lds	r24, 0x0309
     cf4:	8f 5f       	subi	r24, 0xFF	; 255
     cf6:	80 93 09 03 	sts	0x0309, r24
     cfa:	80 91 09 03 	lds	r24, 0x0309
     cfe:	88 23       	and	r24, r24
     d00:	11 f0       	breq	.+4      	; 0xd06 <__vector_25+0x78>
		adc_ch = 0;
     d02:	10 92 09 03 	sts	0x0309, r1
	ADMUX = (1<<REFS0) | adc_ports[adc_ch];
     d06:	ac e7       	ldi	r26, 0x7C	; 124
     d08:	b0 e0       	ldi	r27, 0x00	; 0
     d0a:	80 91 09 03 	lds	r24, 0x0309
     d0e:	88 2f       	mov	r24, r24
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	fc 01       	movw	r30, r24
     d14:	e6 5f       	subi	r30, 0xF6	; 246
     d16:	fc 4f       	sbci	r31, 0xFC	; 252
     d18:	80 81       	ld	r24, Z
     d1a:	80 64       	ori	r24, 0x40	; 64
     d1c:	8c 93       	st	X, r24
	ADCSRA |= (1<<ADSC);  /* request a new adc conversion */
     d1e:	aa e7       	ldi	r26, 0x7A	; 122
     d20:	b0 e0       	ldi	r27, 0x00	; 0
     d22:	ea e7       	ldi	r30, 0x7A	; 122
     d24:	f0 e0       	ldi	r31, 0x00	; 0
     d26:	80 81       	ld	r24, Z
     d28:	80 64       	ori	r24, 0x40	; 64
     d2a:	8c 93       	st	X, r24
}
     d2c:	cf 91       	pop	r28
     d2e:	df 91       	pop	r29
     d30:	ff 91       	pop	r31
     d32:	ef 91       	pop	r30
     d34:	bf 91       	pop	r27
     d36:	af 91       	pop	r26
     d38:	9f 91       	pop	r25
     d3a:	8f 91       	pop	r24
     d3c:	5f 91       	pop	r21
     d3e:	4f 91       	pop	r20
     d40:	3f 91       	pop	r19
     d42:	2f 91       	pop	r18
     d44:	0f 90       	pop	r0
     d46:	00 92 5b 00 	sts	0x005B, r0
     d4a:	0f 90       	pop	r0
     d4c:	0f be       	out	0x3f, r0	; 63
     d4e:	0f 90       	pop	r0
     d50:	1f 90       	pop	r1
     d52:	18 95       	reti

00000d54 <FroboLay_Scout2_Init>:
/***************************************************************************/
/* Setup of port used for the FroboLay_Scout2 */
void FroboLay_Scout2_Init (void)
{
     d54:	df 93       	push	r29
     d56:	cf 93       	push	r28
     d58:	cd b7       	in	r28, 0x3d	; 61
     d5a:	de b7       	in	r29, 0x3e	; 62
INT_SPRAY_INIT;	 		/* set port bit as output */
     d5c:	ad e2       	ldi	r26, 0x2D	; 45
     d5e:	b0 e0       	ldi	r27, 0x00	; 0
     d60:	ed e2       	ldi	r30, 0x2D	; 45
     d62:	f0 e0       	ldi	r31, 0x00	; 0
     d64:	80 81       	ld	r24, Z
     d66:	81 60       	ori	r24, 0x01	; 1
     d68:	8c 93       	st	X, r24
INT_SPRAY_STOP_INIT;	/* set port bit as output */
     d6a:	ad e2       	ldi	r26, 0x2D	; 45
     d6c:	b0 e0       	ldi	r27, 0x00	; 0
     d6e:	ed e2       	ldi	r30, 0x2D	; 45
     d70:	f0 e0       	ldi	r31, 0x00	; 0
     d72:	80 81       	ld	r24, Z
     d74:	82 60       	ori	r24, 0x02	; 2
     d76:	8c 93       	st	X, r24
}
     d78:	cf 91       	pop	r28
     d7a:	df 91       	pop	r29
     d7c:	08 95       	ret

00000d7e <adc_init>:

/***************************************************************************/
void adc_init (void)
{
     d7e:	df 93       	push	r29
     d80:	cf 93       	push	r28
     d82:	cd b7       	in	r28, 0x3d	; 61
     d84:	de b7       	in	r29, 0x3e	; 62
	adc_ch = 0;
     d86:	10 92 09 03 	sts	0x0309, r1
	adc_ports[0] = ADC_PORT_VOLT; /* map voltage measurement to ADC0 */
     d8a:	10 92 0a 03 	sts	0x030A, r1
	adc_ports[1] = ADC_PORT_IN1; /* map analog in 1 to ADC1 */
     d8e:	81 e0       	ldi	r24, 0x01	; 1
     d90:	80 93 0b 03 	sts	0x030B, r24
	adc_ports[2] = ADC_PORT_IN2; /* map analog in 2 to ADC2 */
     d94:	82 e0       	ldi	r24, 0x02	; 2
     d96:	80 93 0c 03 	sts	0x030C, r24

	ADCSRA = BV(ADEN); /* enable ADC conversion */
     d9a:	ea e7       	ldi	r30, 0x7A	; 122
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 e8       	ldi	r24, 0x80	; 128
     da0:	80 83       	st	Z, r24
	ADCSRA |= (BV(ADPS2) | BV(ADPS1) | BV(ADPS0)); /* div by 128 presc. */
     da2:	aa e7       	ldi	r26, 0x7A	; 122
     da4:	b0 e0       	ldi	r27, 0x00	; 0
     da6:	ea e7       	ldi	r30, 0x7A	; 122
     da8:	f0 e0       	ldi	r31, 0x00	; 0
     daa:	80 81       	ld	r24, Z
     dac:	87 60       	ori	r24, 0x07	; 7
     dae:	8c 93       	st	X, r24
	ADCSRA |= BV(ADIE); /* interrupt enable */
     db0:	aa e7       	ldi	r26, 0x7A	; 122
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	ea e7       	ldi	r30, 0x7A	; 122
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	88 60       	ori	r24, 0x08	; 8
     dbc:	8c 93       	st	X, r24
	ADMUX = BV(REFS0)| adc_ports[adc_ch]; /* Voltage reference is AREF) */
     dbe:	ac e7       	ldi	r26, 0x7C	; 124
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	80 91 09 03 	lds	r24, 0x0309
     dc6:	88 2f       	mov	r24, r24
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	fc 01       	movw	r30, r24
     dcc:	e6 5f       	subi	r30, 0xF6	; 246
     dce:	fc 4f       	sbci	r31, 0xFC	; 252
     dd0:	80 81       	ld	r24, Z
     dd2:	80 64       	ori	r24, 0x40	; 64
     dd4:	8c 93       	st	X, r24
	ADCSRA |= BV(ADSC); /* request ADC conversion */
     dd6:	aa e7       	ldi	r26, 0x7A	; 122
     dd8:	b0 e0       	ldi	r27, 0x00	; 0
     dda:	ea e7       	ldi	r30, 0x7A	; 122
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	80 64       	ori	r24, 0x40	; 64
     de2:	8c 93       	st	X, r24
}
     de4:	cf 91       	pop	r28
     de6:	df 91       	pop	r29
     de8:	08 95       	ret

00000dea <voltage_update>:
/***************************************************************************/
void voltage_update(void)
{
     dea:	df 93       	push	r29
     dec:	cf 93       	push	r28
     dee:	cd b7       	in	r28, 0x3d	; 61
     df0:	de b7       	in	r29, 0x3e	; 62
		if (battery_low_warning == false && voltage < voltage_min)
     df2:	80 91 0f 03 	lds	r24, 0x030F
     df6:	88 23       	and	r24, r24
     df8:	79 f4       	brne	.+30     	; 0xe18 <voltage_update+0x2e>
     dfa:	20 91 05 03 	lds	r18, 0x0305
     dfe:	30 91 06 03 	lds	r19, 0x0306
     e02:	80 91 07 03 	lds	r24, 0x0307
     e06:	90 91 08 03 	lds	r25, 0x0308
     e0a:	28 17       	cp	r18, r24
     e0c:	39 07       	cpc	r19, r25
     e0e:	20 f4       	brcc	.+8      	; 0xe18 <voltage_update+0x2e>
			battery_low_warning = true;
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	80 93 0f 03 	sts	0x030F, r24
     e16:	11 c0       	rjmp	.+34     	; 0xe3a <voltage_update+0x50>
		else if (battery_low_warning == true && voltage >= voltage_min)
     e18:	80 91 0f 03 	lds	r24, 0x030F
     e1c:	81 30       	cpi	r24, 0x01	; 1
     e1e:	69 f4       	brne	.+26     	; 0xe3a <voltage_update+0x50>
     e20:	20 91 05 03 	lds	r18, 0x0305
     e24:	30 91 06 03 	lds	r19, 0x0306
     e28:	80 91 07 03 	lds	r24, 0x0307
     e2c:	90 91 08 03 	lds	r25, 0x0308
     e30:	28 17       	cp	r18, r24
     e32:	39 07       	cpc	r19, r25
     e34:	10 f0       	brcs	.+4      	; 0xe3a <voltage_update+0x50>
			battery_low_warning = false;
     e36:	10 92 0f 03 	sts	0x030F, r1
}
     e3a:	cf 91       	pop	r28
     e3c:	df 91       	pop	r29
     e3e:	08 95       	ret

00000e40 <led_update>:
/***************************************************************************/
void led_update(void)
{
     e40:	df 93       	push	r29
     e42:	cf 93       	push	r28
     e44:	00 d0       	rcall	.+0      	; 0xe46 <led_update+0x6>
     e46:	cd b7       	in	r28, 0x3d	; 61
     e48:	de b7       	in	r29, 0x3e	; 62
	/* led_state = state; */
	switch (led_state) {
     e4a:	80 91 f7 02 	lds	r24, 0x02F7
     e4e:	28 2f       	mov	r18, r24
     e50:	30 e0       	ldi	r19, 0x00	; 0
     e52:	3a 83       	std	Y+2, r19	; 0x02
     e54:	29 83       	std	Y+1, r18	; 0x01
     e56:	89 81       	ldd	r24, Y+1	; 0x01
     e58:	9a 81       	ldd	r25, Y+2	; 0x02
     e5a:	00 97       	sbiw	r24, 0x00	; 0
     e5c:	79 f0       	breq	.+30     	; 0xe7c <led_update+0x3c>
     e5e:	29 81       	ldd	r18, Y+1	; 0x01
     e60:	3a 81       	ldd	r19, Y+2	; 0x02
     e62:	21 30       	cpi	r18, 0x01	; 1
     e64:	31 05       	cpc	r19, r1
     e66:	71 f5       	brne	.+92     	; 0xec4 <led_update+0x84>
		case LED_STATE_ON:
			led_state = LED_STATE_OFF;
     e68:	10 92 f7 02 	sts	0x02F7, r1
			INT_LED_OFF;
     e6c:	ae e2       	ldi	r26, 0x2E	; 46
     e6e:	b0 e0       	ldi	r27, 0x00	; 0
     e70:	ee e2       	ldi	r30, 0x2E	; 46
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	80 81       	ld	r24, Z
     e76:	80 64       	ori	r24, 0x40	; 64
     e78:	8c 93       	st	X, r24
     e7a:	24 c0       	rjmp	.+72     	; 0xec4 <led_update+0x84>
			break;

		case LED_STATE_OFF:
			led_count++;
     e7c:	80 91 fe 02 	lds	r24, 0x02FE
     e80:	8f 5f       	subi	r24, 0xFF	; 255
     e82:	80 93 fe 02 	sts	0x02FE, r24
			if (led_count <= led_signal) {
     e86:	90 91 fe 02 	lds	r25, 0x02FE
     e8a:	80 91 fc 02 	lds	r24, 0x02FC
     e8e:	89 17       	cp	r24, r25
     e90:	58 f0       	brcs	.+22     	; 0xea8 <led_update+0x68>
				INT_LED_ON;
     e92:	ae e2       	ldi	r26, 0x2E	; 46
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	ee e2       	ldi	r30, 0x2E	; 46
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	8f 7b       	andi	r24, 0xBF	; 191
     e9e:	8c 93       	st	X, r24
				led_state = LED_STATE_ON;
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	80 93 f7 02 	sts	0x02F7, r24
     ea6:	0e c0       	rjmp	.+28     	; 0xec4 <led_update+0x84>
			}
			else if (led_count > led_signal + LED_DELAY) {
     ea8:	80 91 fe 02 	lds	r24, 0x02FE
     eac:	28 2f       	mov	r18, r24
     eae:	30 e0       	ldi	r19, 0x00	; 0
     eb0:	80 91 fc 02 	lds	r24, 0x02FC
     eb4:	88 2f       	mov	r24, r24
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	04 96       	adiw	r24, 0x04	; 4
     eba:	82 17       	cp	r24, r18
     ebc:	93 07       	cpc	r25, r19
     ebe:	14 f4       	brge	.+4      	; 0xec4 <led_update+0x84>
				led_count = 0;
     ec0:	10 92 fe 02 	sts	0x02FE, r1
			}
			break;
	}
}
     ec4:	0f 90       	pop	r0
     ec6:	0f 90       	pop	r0
     ec8:	cf 91       	pop	r28
     eca:	df 91       	pop	r29
     ecc:	08 95       	ret

00000ece <led_init>:

/***************************************************************************/
void led_init(void)
{
     ece:	df 93       	push	r29
     ed0:	cf 93       	push	r28
     ed2:	cd b7       	in	r28, 0x3d	; 61
     ed4:	de b7       	in	r29, 0x3e	; 62
	INT_LED_INIT;
     ed6:	ad e2       	ldi	r26, 0x2D	; 45
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	ed e2       	ldi	r30, 0x2D	; 45
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	80 64       	ori	r24, 0x40	; 64
     ee2:	8c 93       	st	X, r24
	led_count = 0;
     ee4:	10 92 fe 02 	sts	0x02FE, r1
	led_signal = 1;
     ee8:	81 e0       	ldi	r24, 0x01	; 1
     eea:	80 93 fc 02 	sts	0x02FC, r24

	led_state = LED_STATE_OFF;
     eee:	10 92 f7 02 	sts	0x02F7, r1
}
     ef2:	cf 91       	pop	r28
     ef4:	df 91       	pop	r29
     ef6:	08 95       	ret

00000ef8 <button_update>:
/***************************************************************************/
void button_update(void)
{
     ef8:	df 93       	push	r29
     efa:	cf 93       	push	r28
     efc:	cd b7       	in	r28, 0x3d	; 61
     efe:	de b7       	in	r29, 0x3e	; 62
	but1 = PB_IS_HIGH (PINA, PINA6); /* button enabled if logic zero */
     f00:	e0 e2       	ldi	r30, 0x20	; 32
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	80 81       	ld	r24, Z
     f06:	80 74       	andi	r24, 0x40	; 64
     f08:	80 93 f6 02 	sts	0x02F6, r24
	but1 = PB_IS_HIGH (PINA, PINA7); /* button enabled if logic zero */
     f0c:	e0 e2       	ldi	r30, 0x20	; 32
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	80 78       	andi	r24, 0x80	; 128
     f14:	80 93 f6 02 	sts	0x02F6, r24
}
     f18:	cf 91       	pop	r28
     f1a:	df 91       	pop	r29
     f1c:	08 95       	ret

00000f1e <button_init>:
/***************************************************************************/
void button_init(void)
{
     f1e:	df 93       	push	r29
     f20:	cf 93       	push	r28
     f22:	cd b7       	in	r28, 0x3d	; 61
     f24:	de b7       	in	r29, 0x3e	; 62
	PB_PULL_UP (PORTA, PA6); /* enable pull-up resistor */
     f26:	a2 e2       	ldi	r26, 0x22	; 34
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	e2 e2       	ldi	r30, 0x22	; 34
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	80 64       	ori	r24, 0x40	; 64
     f32:	8c 93       	st	X, r24
	PB_PULL_UP (PORTA, PA7); /* enable pull-up resistor */
     f34:	a2 e2       	ldi	r26, 0x22	; 34
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	e2 e2       	ldi	r30, 0x22	; 34
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	80 68       	ori	r24, 0x80	; 128
     f40:	8c 93       	st	X, r24
	button_update();
     f42:	0e 94 7c 07 	call	0xef8	; 0xef8 <button_update>
}
     f46:	cf 91       	pop	r28
     f48:	df 91       	pop	r29
     f4a:	08 95       	ret

00000f4c <nmea_init>:
/***************************************************************************/
void nmea_init(void)
{
     f4c:	df 93       	push	r29
     f4e:	cf 93       	push	r28
     f50:	cd b7       	in	r28, 0x3d	; 61
     f52:	de b7       	in	r29, 0x3e	; 62
	nmea_reset();
     f54:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nmea_reset>
	nmea_wd = 0xffff; /* set watchdog timeout at init */
     f58:	8f ef       	ldi	r24, 0xFF	; 255
     f5a:	9f ef       	ldi	r25, 0xFF	; 255
     f5c:	90 93 13 03 	sts	0x0313, r25
     f60:	80 93 12 03 	sts	0x0312, r24

	tx[0] = '$'; /* send first boot message */
     f64:	84 e2       	ldi	r24, 0x24	; 36
     f66:	80 93 50 02 	sts	0x0250, r24
	tx[1] = 'P';
     f6a:	80 e5       	ldi	r24, 0x50	; 80
     f6c:	80 93 51 02 	sts	0x0251, r24
	tx[2] = 'F';
     f70:	86 e4       	ldi	r24, 0x46	; 70
     f72:	80 93 52 02 	sts	0x0252, r24
	tx[3] = 'R';
     f76:	82 e5       	ldi	r24, 0x52	; 82
     f78:	80 93 53 02 	sts	0x0253, r24
	tx[4] = 'H';
     f7c:	88 e4       	ldi	r24, 0x48	; 72
     f7e:	80 93 54 02 	sts	0x0254, r24
	tx[5] = 'I';
     f82:	89 e4       	ldi	r24, 0x49	; 73
     f84:	80 93 55 02 	sts	0x0255, r24
	tx[6] = ',';
     f88:	8c e2       	ldi	r24, 0x2C	; 44
     f8a:	80 93 56 02 	sts	0x0256, r24
	tx[7] = '2'; /* hw version */		
     f8e:	82 e3       	ldi	r24, 0x32	; 50
     f90:	80 93 57 02 	sts	0x0257, r24
	tx[8] = ',';
     f94:	8c e2       	ldi	r24, 0x2C	; 44
     f96:	80 93 58 02 	sts	0x0258, r24
	tx[9] = '1'; /* sw major version */	
     f9a:	81 e3       	ldi	r24, 0x31	; 49
     f9c:	80 93 59 02 	sts	0x0259, r24
	tx[10] = ',';
     fa0:	8c e2       	ldi	r24, 0x2C	; 44
     fa2:	80 93 5a 02 	sts	0x025A, r24
	tx[11] = '1'; /* sw minor version */
     fa6:	81 e3       	ldi	r24, 0x31	; 49
     fa8:	80 93 5b 02 	sts	0x025B, r24
	tx[12] = ',';
     fac:	8c e2       	ldi	r24, 0x2C	; 44
     fae:	80 93 5c 02 	sts	0x025C, r24
	tx[13] = '0' + reset_source; /* latest reset type */
     fb2:	80 91 00 01 	lds	r24, 0x0100
     fb6:	80 5d       	subi	r24, 0xD0	; 208
     fb8:	80 93 5d 02 	sts	0x025D, r24
	tx_len = 14;
     fbc:	8e e0       	ldi	r24, 0x0E	; 14
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	90 93 f1 02 	sts	0x02F1, r25
     fc4:	80 93 f0 02 	sts	0x02F0, r24
	nmea_tx();
     fc8:	0e 94 5e 05 	call	0xabc	; 0xabc <nmea_tx>

	tx[4] = 'S'; /* prepare for status messages */
     fcc:	83 e5       	ldi	r24, 0x53	; 83
     fce:	80 93 54 02 	sts	0x0254, r24
	tx[5] = 'T';
     fd2:	84 e5       	ldi	r24, 0x54	; 84
     fd4:	80 93 55 02 	sts	0x0255, r24
	tx_len = 7;
     fd8:	87 e0       	ldi	r24, 0x07	; 7
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	90 93 f1 02 	sts	0x02F1, r25
     fe0:	80 93 f0 02 	sts	0x02F0, r24

	nmea_ticks_l = 0;
     fe4:	10 92 f8 02 	sts	0x02F8, r1
     fe8:	10 92 f9 02 	sts	0x02F9, r1
     fec:	10 92 fa 02 	sts	0x02FA, r1
     ff0:	10 92 fb 02 	sts	0x02FB, r1
	nmea_ticks_r = 0;
     ff4:	10 92 0b 03 	sts	0x030B, r1
     ff8:	10 92 0c 03 	sts	0x030C, r1
     ffc:	10 92 0d 03 	sts	0x030D, r1
    1000:	10 92 0e 03 	sts	0x030E, r1
}
    1004:	cf 91       	pop	r28
    1006:	df 91       	pop	r29
    1008:	08 95       	ret

0000100a <nmea_rx_parse>:
/***************************************************************************/
void nmea_rx_parse(void)
{		/* Commonication for FroboLay_Scout2*/
    100a:	df 93       	push	r29
    100c:	cf 93       	push	r28
    100e:	cd b7       	in	r28, 0x3d	; 61
    1010:	de b7       	in	r29, 0x3e	; 62
	if (rx[0] == 'P' && rx[1] == 'F' && rx[2] == 'R') 		
    1012:	80 91 ac 01 	lds	r24, 0x01AC
    1016:	80 35       	cpi	r24, 0x50	; 80
    1018:	09 f0       	breq	.+2      	; 0x101c <nmea_rx_parse+0x12>
    101a:	5b c0       	rjmp	.+182    	; 0x10d2 <nmea_rx_parse+0xc8>
    101c:	80 91 ad 01 	lds	r24, 0x01AD
    1020:	86 34       	cpi	r24, 0x46	; 70
    1022:	09 f0       	breq	.+2      	; 0x1026 <nmea_rx_parse+0x1c>
    1024:	56 c0       	rjmp	.+172    	; 0x10d2 <nmea_rx_parse+0xc8>
    1026:	80 91 ae 01 	lds	r24, 0x01AE
    102a:	82 35       	cpi	r24, 0x52	; 82
    102c:	09 f0       	breq	.+2      	; 0x1030 <nmea_rx_parse+0x26>
    102e:	51 c0       	rjmp	.+162    	; 0x10d2 <nmea_rx_parse+0xc8>
	{
		if (rx[3] == 'S' && rx[4] == 'P') /* System Parameters */
    1030:	80 91 af 01 	lds	r24, 0x01AF
    1034:	83 35       	cpi	r24, 0x53	; 83
    1036:	89 f4       	brne	.+34     	; 0x105a <nmea_rx_parse+0x50>
    1038:	80 91 b0 01 	lds	r24, 0x01B0
    103c:	80 35       	cpi	r24, 0x50	; 80
    103e:	69 f4       	brne	.+26     	; 0x105a <nmea_rx_parse+0x50>
		{
			rx_ite = 5; /* jump to first value */
    1040:	85 e0       	ldi	r24, 0x05	; 5
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	90 93 4d 02 	sts	0x024D, r25
    1048:	80 93 4c 02 	sts	0x024C, r24
			voltage_min = nmea_rx_next_val();
    104c:	0e 94 a3 03 	call	0x746	; 0x746 <nmea_rx_next_val>
    1050:	90 93 08 03 	sts	0x0308, r25
    1054:	80 93 07 03 	sts	0x0307, r24
    1058:	3c c0       	rjmp	.+120    	; 0x10d2 <nmea_rx_parse+0xc8>
		}
		else if (rx[3] == 'C' && rx[4] == 'P') /* Communication Parameters */
    105a:	80 91 af 01 	lds	r24, 0x01AF
    105e:	83 34       	cpi	r24, 0x43	; 67
    1060:	f9 f4       	brne	.+62     	; 0x10a0 <nmea_rx_parse+0x96>
    1062:	80 91 b0 01 	lds	r24, 0x01B0
    1066:	80 35       	cpi	r24, 0x50	; 80
    1068:	d9 f4       	brne	.+54     	; 0x10a0 <nmea_rx_parse+0x96>
		{
			rx_ite = 5; /* jump to first value */
    106a:	85 e0       	ldi	r24, 0x05	; 5
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	90 93 4d 02 	sts	0x024D, r25
    1072:	80 93 4c 02 	sts	0x024C, r24
			pflst_interval = nmea_rx_next_val();
    1076:	0e 94 a3 03 	call	0x746	; 0x746 <nmea_rx_next_val>
    107a:	90 93 03 03 	sts	0x0303, r25
    107e:	80 93 02 03 	sts	0x0302, r24
			if (rx_ite != -1)
    1082:	80 91 4c 02 	lds	r24, 0x024C
    1086:	90 91 4d 02 	lds	r25, 0x024D
    108a:	2f ef       	ldi	r18, 0xFF	; 255
    108c:	8f 3f       	cpi	r24, 0xFF	; 255
    108e:	92 07       	cpc	r25, r18
    1090:	01 f1       	breq	.+64     	; 0x10d2 <nmea_rx_parse+0xc8>
				nmea_wd_timeout = nmea_rx_next_val();
    1092:	0e 94 a3 03 	call	0x746	; 0x746 <nmea_rx_next_val>
    1096:	90 93 00 03 	sts	0x0300, r25
    109a:	80 93 ff 02 	sts	0x02FF, r24
    109e:	19 c0       	rjmp	.+50     	; 0x10d2 <nmea_rx_parse+0xc8>
		}
		else if (rx[3] == 'R' && rx[4] == 'S') /* Relay Settings */
    10a0:	80 91 af 01 	lds	r24, 0x01AF
    10a4:	82 35       	cpi	r24, 0x52	; 82
    10a6:	a9 f4       	brne	.+42     	; 0x10d2 <nmea_rx_parse+0xc8>
    10a8:	80 91 b0 01 	lds	r24, 0x01B0
    10ac:	83 35       	cpi	r24, 0x53	; 83
    10ae:	89 f4       	brne	.+34     	; 0x10d2 <nmea_rx_parse+0xc8>
		{
			rx_ite = 5; /* jump to first value */
    10b0:	85 e0       	ldi	r24, 0x05	; 5
    10b2:	90 e0       	ldi	r25, 0x00	; 0
    10b4:	90 93 4d 02 	sts	0x024D, r25
    10b8:	80 93 4c 02 	sts	0x024C, r24
			nmea_wd = 0; /* reset watchdog timeout */
    10bc:	10 92 13 03 	sts	0x0313, r1
    10c0:	10 92 12 03 	sts	0x0312, r1
			spray_signal = ((nmea_rx_next_val()));		//Set Spray_Signal [0-2]
    10c4:	0e 94 a3 03 	call	0x746	; 0x746 <nmea_rx_next_val>
    10c8:	80 93 02 01 	sts	0x0102, r24
			FroboLay_Scout2_param_received = true;
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	80 93 fd 02 	sts	0x02FD, r24

		}

	}
}
    10d2:	cf 91       	pop	r28
    10d4:	df 91       	pop	r29
    10d6:	08 95       	ret

000010d8 <nmea_tx_status>:
/***************************************************************************/
void nmea_tx_status(void)
{
    10d8:	df 93       	push	r29
    10da:	cf 93       	push	r28
    10dc:	cd b7       	in	r28, 0x3d	; 61
    10de:	de b7       	in	r29, 0x3e	; 62
//	long tl, tr;
	tx_len = 7; /* keep the NMEA message prefix */
    10e0:	87 e0       	ldi	r24, 0x07	; 7
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	90 93 f1 02 	sts	0x02F1, r25
    10e8:	80 93 f0 02 	sts	0x02F0, r24

	nmea_tx_append_ushort (state);
    10ec:	80 91 04 03 	lds	r24, 0x0304
    10f0:	88 2f       	mov	r24, r24
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	0e 94 20 05 	call	0xa40	; 0xa40 <nmea_tx_append_ushort>

	nmea_tx_append_ushort (voltage); /* battery voltage [0;1023] */
    10f8:	80 91 05 03 	lds	r24, 0x0305
    10fc:	90 91 06 03 	lds	r25, 0x0306
    1100:	0e 94 20 05 	call	0xa40	; 0xa40 <nmea_tx_append_ushort>

	nmea_tx_append_ushort (spray_signal); /*  [0;1023] */
    1104:	80 91 02 01 	lds	r24, 0x0102
    1108:	88 2f       	mov	r24, r24
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	0e 94 20 05 	call	0xa40	; 0xa40 <nmea_tx_append_ushort>

	tx_len--; /* delete the last comma */
    1110:	80 91 f0 02 	lds	r24, 0x02F0
    1114:	90 91 f1 02 	lds	r25, 0x02F1
    1118:	01 97       	sbiw	r24, 0x01	; 1
    111a:	90 93 f1 02 	sts	0x02F1, r25
    111e:	80 93 f0 02 	sts	0x02F0, r24
	nmea_tx();
    1122:	0e 94 5e 05 	call	0xabc	; 0xabc <nmea_tx>
}
    1126:	cf 91       	pop	r28
    1128:	df 91       	pop	r29
    112a:	08 95       	ret

0000112c <state_update>:
/***************************************************************************/
void state_update(void)
{
    112c:	df 93       	push	r29
    112e:	cf 93       	push	r28
    1130:	cd b7       	in	r28, 0x3d	; 61
    1132:	de b7       	in	r29, 0x3e	; 62
	if (battery_low_warning == true)
    1134:	80 91 0f 03 	lds	r24, 0x030F
    1138:	81 30       	cpi	r24, 0x01	; 1
    113a:	21 f4       	brne	.+8      	; 0x1144 <state_update+0x18>
	{
		state = STATE_ERR_LOWBAT;
    113c:	85 e0       	ldi	r24, 0x05	; 5
    113e:	80 93 04 03 	sts	0x0304, r24
    1142:	2c c0       	rjmp	.+88     	; 0x119c <state_update+0x70>
	}
	else if (nmea_wd > NMEA_WD_TOUT)
    1144:	80 91 12 03 	lds	r24, 0x0312
    1148:	90 91 13 03 	lds	r25, 0x0313
    114c:	83 30       	cpi	r24, 0x03	; 3
    114e:	91 05       	cpc	r25, r1
    1150:	40 f0       	brcs	.+16     	; 0x1162 <state_update+0x36>
	{
		// Blokker, gemt til vedligehold, sttes foran "state = STATE_ERR_WATCHDOG;" : //test-melder ikke fejl p wathdog -
		
		state = STATE_ERR_WATCHDOG;
    1152:	84 e0       	ldi	r24, 0x04	; 4
    1154:	80 93 04 03 	sts	0x0304, r24
		FroboLay_Scout2_param_received = false;
    1158:	10 92 fd 02 	sts	0x02FD, r1
		spray_signal = 0;
    115c:	10 92 02 01 	sts	0x0102, r1
    1160:	1d c0       	rjmp	.+58     	; 0x119c <state_update+0x70>
	}
	else if (FroboLay_Scout2_param_received == false)
    1162:	80 91 fd 02 	lds	r24, 0x02FD
    1166:	88 23       	and	r24, r24
    1168:	31 f4       	brne	.+12     	; 0x1176 <state_update+0x4a>
	{
		state = STATE_ERR_NO_CONFIG; 
    116a:	83 e0       	ldi	r24, 0x03	; 3
    116c:	80 93 04 03 	sts	0x0304, r24
		spray_signal = 0;
    1170:	10 92 02 01 	sts	0x0102, r1
    1174:	13 c0       	rjmp	.+38     	; 0x119c <state_update+0x70>
	}
	else if (nmea_err != 0)
    1176:	80 91 4e 02 	lds	r24, 0x024E
    117a:	90 91 4f 02 	lds	r25, 0x024F
    117e:	00 97       	sbiw	r24, 0x00	; 0
    1180:	51 f0       	breq	.+20     	; 0x1196 <state_update+0x6a>
	{
		state = STATE_WARN_NMEA_CS;
    1182:	82 e0       	ldi	r24, 0x02	; 2
    1184:	80 93 04 03 	sts	0x0304, r24
		nmea_err = 0;
    1188:	10 92 4f 02 	sts	0x024F, r1
    118c:	10 92 4e 02 	sts	0x024E, r1
		spray_signal = 0;
    1190:	10 92 02 01 	sts	0x0102, r1
    1194:	03 c0       	rjmp	.+6      	; 0x119c <state_update+0x70>
	}		
	else
	{
		state = STATE_OK;
    1196:	81 e0       	ldi	r24, 0x01	; 1
    1198:	80 93 04 03 	sts	0x0304, r24
	}

	led_signal = state; /* Frobomind Controller LED flashes state number */
    119c:	80 91 04 03 	lds	r24, 0x0304
    11a0:	80 93 fc 02 	sts	0x02FC, r24
}
    11a4:	cf 91       	pop	r28
    11a6:	df 91       	pop	r29
    11a8:	08 95       	ret

000011aa <sched_update>:
/***************************************************************************/
void sched_update (void)
{
    11aa:	df 93       	push	r29
    11ac:	cf 93       	push	r28
    11ae:	cd b7       	in	r28, 0x3d	; 61
    11b0:	de b7       	in	r29, 0x3e	; 62
	t1ms_cnt++;
    11b2:	80 91 f4 02 	lds	r24, 0x02F4
    11b6:	90 91 f5 02 	lds	r25, 0x02F5
    11ba:	01 96       	adiw	r24, 0x01	; 1
    11bc:	90 93 f5 02 	sts	0x02F5, r25
    11c0:	80 93 f4 02 	sts	0x02F4, r24
	if (t1ms_cnt == 10000)
    11c4:	80 91 f4 02 	lds	r24, 0x02F4
    11c8:	90 91 f5 02 	lds	r25, 0x02F5
    11cc:	27 e2       	ldi	r18, 0x27	; 39
    11ce:	80 31       	cpi	r24, 0x10	; 16
    11d0:	92 07       	cpc	r25, r18
    11d2:	21 f4       	brne	.+8      	; 0x11dc <sched_update+0x32>
		t1ms_cnt = 0;
    11d4:	10 92 f5 02 	sts	0x02F5, r1
    11d8:	10 92 f4 02 	sts	0x02F4, r1
	

	/* each 10 ms */
	if (t1ms_cnt % 10 == 0) /* each 10 ms */
    11dc:	80 91 f4 02 	lds	r24, 0x02F4
    11e0:	90 91 f5 02 	lds	r25, 0x02F5
    11e4:	2a e0       	ldi	r18, 0x0A	; 10
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	b9 01       	movw	r22, r18
    11ea:	0e 94 e7 09 	call	0x13ce	; 0x13ce <__udivmodhi4>
    11ee:	00 97       	sbiw	r24, 0x00	; 0
    11f0:	09 f0       	breq	.+2      	; 0x11f4 <sched_update+0x4a>
    11f2:	55 c0       	rjmp	.+170    	; 0x129e <sched_update+0xf4>
	{
		wdt_reset(); /* reset watchdog */
    11f4:	a8 95       	wdr

		if (t1ms_cnt % 20 == 0) /* each 20 ms */
    11f6:	80 91 f4 02 	lds	r24, 0x02F4
    11fa:	90 91 f5 02 	lds	r25, 0x02F5
    11fe:	24 e1       	ldi	r18, 0x14	; 20
    1200:	30 e0       	ldi	r19, 0x00	; 0
    1202:	b9 01       	movw	r22, r18
    1204:	0e 94 e7 09 	call	0x13ce	; 0x13ce <__udivmodhi4>
		{

		}

		if (t1ms_cnt % 50 == 0) /* each 50 ms */
    1208:	80 91 f4 02 	lds	r24, 0x02F4
    120c:	90 91 f5 02 	lds	r25, 0x02F5
    1210:	22 e3       	ldi	r18, 0x32	; 50
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	b9 01       	movw	r22, r18
    1216:	0e 94 e7 09 	call	0x13ce	; 0x13ce <__udivmodhi4>
		{
		}

		if (t1ms_cnt % 100 == 0) /* each 100 ms */
    121a:	80 91 f4 02 	lds	r24, 0x02F4
    121e:	90 91 f5 02 	lds	r25, 0x02F5
    1222:	24 e6       	ldi	r18, 0x64	; 100
    1224:	30 e0       	ldi	r19, 0x00	; 0
    1226:	b9 01       	movw	r22, r18
    1228:	0e 94 e7 09 	call	0x13ce	; 0x13ce <__udivmodhi4>
    122c:	00 97       	sbiw	r24, 0x00	; 0
    122e:	f1 f4       	brne	.+60     	; 0x126c <sched_update+0xc2>
		{
			if (nmea_wd_timeout)
    1230:	80 91 ff 02 	lds	r24, 0x02FF
    1234:	90 91 00 03 	lds	r25, 0x0300
    1238:	00 97       	sbiw	r24, 0x00	; 0
    123a:	51 f0       	breq	.+20     	; 0x1250 <sched_update+0xa6>
				nmea_wd++; /* increase nmea watchdog timeout */
    123c:	80 91 12 03 	lds	r24, 0x0312
    1240:	90 91 13 03 	lds	r25, 0x0313
    1244:	01 96       	adiw	r24, 0x01	; 1
    1246:	90 93 13 03 	sts	0x0313, r25
    124a:	80 93 12 03 	sts	0x0312, r24
    124e:	04 c0       	rjmp	.+8      	; 0x1258 <sched_update+0xae>
			else
				nmea_wd = 0;
    1250:	10 92 13 03 	sts	0x0313, r1
    1254:	10 92 12 03 	sts	0x0312, r1
			voltage = adc_data[0]; /* read voltage measurement */
    1258:	80 91 10 03 	lds	r24, 0x0310
    125c:	90 91 11 03 	lds	r25, 0x0311
    1260:	90 93 06 03 	sts	0x0306, r25
    1264:	80 93 05 03 	sts	0x0305, r24
			state_update();
    1268:	0e 94 96 08 	call	0x112c	; 0x112c <state_update>
		}
		if (t1ms_cnt % 200 == 0) /* each 200 ms */
    126c:	80 91 f4 02 	lds	r24, 0x02F4
    1270:	90 91 f5 02 	lds	r25, 0x02F5
    1274:	28 ec       	ldi	r18, 0xC8	; 200
    1276:	30 e0       	ldi	r19, 0x00	; 0
    1278:	b9 01       	movw	r22, r18
    127a:	0e 94 e7 09 	call	0x13ce	; 0x13ce <__udivmodhi4>
    127e:	00 97       	sbiw	r24, 0x00	; 0
    1280:	71 f4       	brne	.+28     	; 0x129e <sched_update+0xf4>
		{
			button_update();		
    1282:	0e 94 7c 07 	call	0xef8	; 0xef8 <button_update>
			led_update();
    1286:	0e 94 20 07 	call	0xe40	; 0xe40 <led_update>
			FroboLay_Scout2_Update(spray_signal);
    128a:	80 91 02 01 	lds	r24, 0x0102
    128e:	88 2f       	mov	r24, r24
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	0e 94 6b 00 	call	0xd6	; 0xd6 <FroboLay_Scout2_Update>
			voltage_update();
    1296:	0e 94 f5 06 	call	0xdea	; 0xdea <voltage_update>
			nmea_tx_status();
    129a:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <nmea_tx_status>
		}
	}
}
    129e:	cf 91       	pop	r28
    12a0:	df 91       	pop	r29
    12a2:	08 95       	ret

000012a4 <save_reset_source>:

/***************************************************************************/
void save_reset_source(void)
{
    12a4:	df 93       	push	r29
    12a6:	cf 93       	push	r28
    12a8:	00 d0       	rcall	.+0      	; 0x12aa <save_reset_source+0x6>
    12aa:	0f 92       	push	r0
    12ac:	cd b7       	in	r28, 0x3d	; 61
    12ae:	de b7       	in	r29, 0x3e	; 62
	char reset_reg = MCUSR; /* save the source of the latest reset */
    12b0:	e4 e5       	ldi	r30, 0x54	; 84
    12b2:	f0 e0       	ldi	r31, 0x00	; 0
    12b4:	80 81       	ld	r24, Z
    12b6:	89 83       	std	Y+1, r24	; 0x01
	MCUSR = 0;
    12b8:	e4 e5       	ldi	r30, 0x54	; 84
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	10 82       	st	Z, r1
	switch (reset_reg) 
    12be:	89 81       	ldd	r24, Y+1	; 0x01
    12c0:	28 2f       	mov	r18, r24
    12c2:	30 e0       	ldi	r19, 0x00	; 0
    12c4:	3b 83       	std	Y+3, r19	; 0x03
    12c6:	2a 83       	std	Y+2, r18	; 0x02
    12c8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ca:	9b 81       	ldd	r25, Y+3	; 0x03
    12cc:	84 30       	cpi	r24, 0x04	; 4
    12ce:	91 05       	cpc	r25, r1
    12d0:	11 f1       	breq	.+68     	; 0x1316 <save_reset_source+0x72>
    12d2:	2a 81       	ldd	r18, Y+2	; 0x02
    12d4:	3b 81       	ldd	r19, Y+3	; 0x03
    12d6:	25 30       	cpi	r18, 0x05	; 5
    12d8:	31 05       	cpc	r19, r1
    12da:	5c f4       	brge	.+22     	; 0x12f2 <save_reset_source+0x4e>
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	9b 81       	ldd	r25, Y+3	; 0x03
    12e0:	81 30       	cpi	r24, 0x01	; 1
    12e2:	91 05       	cpc	r25, r1
    12e4:	89 f0       	breq	.+34     	; 0x1308 <save_reset_source+0x64>
    12e6:	2a 81       	ldd	r18, Y+2	; 0x02
    12e8:	3b 81       	ldd	r19, Y+3	; 0x03
    12ea:	22 30       	cpi	r18, 0x02	; 2
    12ec:	31 05       	cpc	r19, r1
    12ee:	79 f0       	breq	.+30     	; 0x130e <save_reset_source+0x6a>
    12f0:	1d c0       	rjmp	.+58     	; 0x132c <save_reset_source+0x88>
    12f2:	8a 81       	ldd	r24, Y+2	; 0x02
    12f4:	9b 81       	ldd	r25, Y+3	; 0x03
    12f6:	88 30       	cpi	r24, 0x08	; 8
    12f8:	91 05       	cpc	r25, r1
    12fa:	89 f0       	breq	.+34     	; 0x131e <save_reset_source+0x7a>
    12fc:	2a 81       	ldd	r18, Y+2	; 0x02
    12fe:	3b 81       	ldd	r19, Y+3	; 0x03
    1300:	20 31       	cpi	r18, 0x10	; 16
    1302:	31 05       	cpc	r19, r1
    1304:	81 f0       	breq	.+32     	; 0x1326 <save_reset_source+0x82>
    1306:	12 c0       	rjmp	.+36     	; 0x132c <save_reset_source+0x88>
	{
		case 1: /* power on */
			reset_source = 0; break;
    1308:	10 92 00 01 	sts	0x0100, r1
    130c:	0f c0       	rjmp	.+30     	; 0x132c <save_reset_source+0x88>
		case 2: /* reset activated */
			reset_source = 1; break;
    130e:	81 e0       	ldi	r24, 0x01	; 1
    1310:	80 93 00 01 	sts	0x0100, r24
    1314:	0b c0       	rjmp	.+22     	; 0x132c <save_reset_source+0x88>
		case 4: /* brown out */
			reset_source = 2; break;
    1316:	82 e0       	ldi	r24, 0x02	; 2
    1318:	80 93 00 01 	sts	0x0100, r24
    131c:	07 c0       	rjmp	.+14     	; 0x132c <save_reset_source+0x88>
		case 8: /* watchdog */
			reset_source = 3; break;
    131e:	83 e0       	ldi	r24, 0x03	; 3
    1320:	80 93 00 01 	sts	0x0100, r24
    1324:	03 c0       	rjmp	.+6      	; 0x132c <save_reset_source+0x88>
		case 16: /* jtag */
			reset_source = 4; break;
    1326:	84 e0       	ldi	r24, 0x04	; 4
    1328:	80 93 00 01 	sts	0x0100, r24
	}
}
    132c:	0f 90       	pop	r0
    132e:	0f 90       	pop	r0
    1330:	0f 90       	pop	r0
    1332:	cf 91       	pop	r28
    1334:	df 91       	pop	r29
    1336:	08 95       	ret

00001338 <main>:
/***************************************************************************/
int main(void)
{
    1338:	df 93       	push	r29
    133a:	cf 93       	push	r28
    133c:	cd b7       	in	r28, 0x3d	; 61
    133e:	de b7       	in	r29, 0x3e	; 62
	save_reset_source(); /* determine the cause of the startup */
    1340:	0e 94 52 09 	call	0x12a4	; 0x12a4 <save_reset_source>
	sched_init(); /* initialize the scheduler */
    1344:	0e 94 17 06 	call	0xc2e	; 0xc2e <sched_init>
	led_init(); /* initialize led */
    1348:	0e 94 67 07 	call	0xece	; 0xece <led_init>
	button_init(); /* initialize button */
    134c:	0e 94 8f 07 	call	0xf1e	; 0xf1e <button_init>
	FroboLay_Scout2_Init();/* initialize FroboLay_Scout2 (FroboLay_Scout2 port declaration) */
    1350:	0e 94 aa 06 	call	0xd54	; 0xd54 <FroboLay_Scout2_Init>
	adc_init(); /* initialize ADC (battery voltage measurement) */
    1354:	0e 94 bf 06 	call	0xd7e	; 0xd7e <adc_init>
	serial_init(); /* initialize serial communication */
    1358:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <serial_init>
	pflst_interval = 20; /* send $PFLST at 20 ms interval */
    135c:	84 e1       	ldi	r24, 0x14	; 20
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	90 93 03 03 	sts	0x0303, r25
    1364:	80 93 02 03 	sts	0x0302, r24
	nmea_wd_timeout = 1; /* set PFLCT watchdog timeout to 100ms */
    1368:	81 e0       	ldi	r24, 0x01	; 1
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	90 93 00 03 	sts	0x0300, r25
    1370:	80 93 ff 02 	sts	0x02FF, r24
	nmea_wd = NMEA_WD_TOUT+1; /* make sure we begin in watchdog timeout state */
    1374:	83 e0       	ldi	r24, 0x03	; 3
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	90 93 13 03 	sts	0x0313, r25
    137c:	80 93 12 03 	sts	0x0312, r24
	voltage_min = VOLTAGE_MIN_DEFAULT;
    1380:	80 e4       	ldi	r24, 0x40	; 64
    1382:	91 e0       	ldi	r25, 0x01	; 1
    1384:	90 93 08 03 	sts	0x0308, r25
    1388:	80 93 07 03 	sts	0x0307, r24
	battery_low_warning = false;
    138c:	10 92 0f 03 	sts	0x030F, r1
	state_update();
    1390:	0e 94 96 08 	call	0x112c	; 0x112c <state_update>
	sei(); /* enable interrupts */
    1394:	78 94       	sei
	wdt_enable (WDTO_15MS); /* enable watchdog reset at approx 15 ms (ref. p.58) */
    1396:	88 e1       	ldi	r24, 0x18	; 24
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	28 e0       	ldi	r18, 0x08	; 8
    139c:	0f b6       	in	r0, 0x3f	; 63
    139e:	f8 94       	cli
    13a0:	a8 95       	wdr
    13a2:	80 93 60 00 	sts	0x0060, r24
    13a6:	0f be       	out	0x3f, r0	; 63
    13a8:	20 93 60 00 	sts	0x0060, r18
	nmea_init(); /* initialize nmea protocol handler */
    13ac:	0e 94 a6 07 	call	0xf4c	; 0xf4c <nmea_init>

	for (;;) /* go into an endless loop */
	{
		/* motor_update(); */

		if (t1ms != 0) /* if the interrupt has timed out after 10ms */
    13b0:	80 91 01 03 	lds	r24, 0x0301
    13b4:	88 23       	and	r24, r24
    13b6:	41 f0       	breq	.+16     	; 0x13c8 <main+0x90>
		{
			t1ms --;
    13b8:	80 91 01 03 	lds	r24, 0x0301
    13bc:	81 50       	subi	r24, 0x01	; 1
    13be:	80 93 01 03 	sts	0x0301, r24
			sched_update(); /* run the scheduler */
    13c2:	0e 94 d5 08 	call	0x11aa	; 0x11aa <sched_update>
    13c6:	f4 cf       	rjmp	.-24     	; 0x13b0 <main+0x78>
		}
		else
		{
			nmea_rx_update();
    13c8:	0e 94 67 04 	call	0x8ce	; 0x8ce <nmea_rx_update>
    13cc:	f1 cf       	rjmp	.-30     	; 0x13b0 <main+0x78>

000013ce <__udivmodhi4>:
    13ce:	aa 1b       	sub	r26, r26
    13d0:	bb 1b       	sub	r27, r27
    13d2:	51 e1       	ldi	r21, 0x11	; 17
    13d4:	07 c0       	rjmp	.+14     	; 0x13e4 <__udivmodhi4_ep>

000013d6 <__udivmodhi4_loop>:
    13d6:	aa 1f       	adc	r26, r26
    13d8:	bb 1f       	adc	r27, r27
    13da:	a6 17       	cp	r26, r22
    13dc:	b7 07       	cpc	r27, r23
    13de:	10 f0       	brcs	.+4      	; 0x13e4 <__udivmodhi4_ep>
    13e0:	a6 1b       	sub	r26, r22
    13e2:	b7 0b       	sbc	r27, r23

000013e4 <__udivmodhi4_ep>:
    13e4:	88 1f       	adc	r24, r24
    13e6:	99 1f       	adc	r25, r25
    13e8:	5a 95       	dec	r21
    13ea:	a9 f7       	brne	.-22     	; 0x13d6 <__udivmodhi4_loop>
    13ec:	80 95       	com	r24
    13ee:	90 95       	com	r25
    13f0:	bc 01       	movw	r22, r24
    13f2:	cd 01       	movw	r24, r26
    13f4:	08 95       	ret

000013f6 <atoi>:
    13f6:	fc 01       	movw	r30, r24
    13f8:	88 27       	eor	r24, r24
    13fa:	99 27       	eor	r25, r25
    13fc:	e8 94       	clt
    13fe:	21 91       	ld	r18, Z+
    1400:	20 32       	cpi	r18, 0x20	; 32
    1402:	e9 f3       	breq	.-6      	; 0x13fe <atoi+0x8>
    1404:	29 30       	cpi	r18, 0x09	; 9
    1406:	10 f0       	brcs	.+4      	; 0x140c <atoi+0x16>
    1408:	2e 30       	cpi	r18, 0x0E	; 14
    140a:	c8 f3       	brcs	.-14     	; 0x13fe <atoi+0x8>
    140c:	2b 32       	cpi	r18, 0x2B	; 43
    140e:	41 f0       	breq	.+16     	; 0x1420 <atoi+0x2a>
    1410:	2d 32       	cpi	r18, 0x2D	; 45
    1412:	39 f4       	brne	.+14     	; 0x1422 <atoi+0x2c>
    1414:	68 94       	set
    1416:	04 c0       	rjmp	.+8      	; 0x1420 <atoi+0x2a>
    1418:	0e 94 3a 0a 	call	0x1474	; 0x1474 <__mulhi_const_10>
    141c:	82 0f       	add	r24, r18
    141e:	91 1d       	adc	r25, r1
    1420:	21 91       	ld	r18, Z+
    1422:	20 53       	subi	r18, 0x30	; 48
    1424:	2a 30       	cpi	r18, 0x0A	; 10
    1426:	c0 f3       	brcs	.-16     	; 0x1418 <atoi+0x22>
    1428:	1e f4       	brtc	.+6      	; 0x1430 <atoi+0x3a>
    142a:	90 95       	com	r25
    142c:	81 95       	neg	r24
    142e:	9f 4f       	sbci	r25, 0xFF	; 255
    1430:	08 95       	ret

00001432 <itoa>:
    1432:	fb 01       	movw	r30, r22
    1434:	9f 01       	movw	r18, r30
    1436:	e8 94       	clt
    1438:	42 30       	cpi	r20, 0x02	; 2
    143a:	c4 f0       	brlt	.+48     	; 0x146c <itoa+0x3a>
    143c:	45 32       	cpi	r20, 0x25	; 37
    143e:	b4 f4       	brge	.+44     	; 0x146c <itoa+0x3a>
    1440:	4a 30       	cpi	r20, 0x0A	; 10
    1442:	29 f4       	brne	.+10     	; 0x144e <itoa+0x1c>
    1444:	97 fb       	bst	r25, 7
    1446:	1e f4       	brtc	.+6      	; 0x144e <itoa+0x1c>
    1448:	90 95       	com	r25
    144a:	81 95       	neg	r24
    144c:	9f 4f       	sbci	r25, 0xFF	; 255
    144e:	64 2f       	mov	r22, r20
    1450:	77 27       	eor	r23, r23
    1452:	0e 94 e7 09 	call	0x13ce	; 0x13ce <__udivmodhi4>
    1456:	80 5d       	subi	r24, 0xD0	; 208
    1458:	8a 33       	cpi	r24, 0x3A	; 58
    145a:	0c f0       	brlt	.+2      	; 0x145e <itoa+0x2c>
    145c:	89 5d       	subi	r24, 0xD9	; 217
    145e:	81 93       	st	Z+, r24
    1460:	cb 01       	movw	r24, r22
    1462:	00 97       	sbiw	r24, 0x00	; 0
    1464:	a1 f7       	brne	.-24     	; 0x144e <itoa+0x1c>
    1466:	16 f4       	brtc	.+4      	; 0x146c <itoa+0x3a>
    1468:	5d e2       	ldi	r21, 0x2D	; 45
    146a:	51 93       	st	Z+, r21
    146c:	10 82       	st	Z, r1
    146e:	c9 01       	movw	r24, r18
    1470:	0c 94 58 0a 	jmp	0x14b0	; 0x14b0 <strrev>

00001474 <__mulhi_const_10>:
    1474:	7a e0       	ldi	r23, 0x0A	; 10
    1476:	97 9f       	mul	r25, r23
    1478:	90 2d       	mov	r25, r0
    147a:	87 9f       	mul	r24, r23
    147c:	80 2d       	mov	r24, r0
    147e:	91 0d       	add	r25, r1
    1480:	11 24       	eor	r1, r1
    1482:	08 95       	ret

00001484 <utoa>:
    1484:	fb 01       	movw	r30, r22
    1486:	9f 01       	movw	r18, r30
    1488:	42 30       	cpi	r20, 0x02	; 2
    148a:	74 f0       	brlt	.+28     	; 0x14a8 <utoa+0x24>
    148c:	45 32       	cpi	r20, 0x25	; 37
    148e:	64 f4       	brge	.+24     	; 0x14a8 <utoa+0x24>
    1490:	64 2f       	mov	r22, r20
    1492:	77 27       	eor	r23, r23
    1494:	0e 94 e7 09 	call	0x13ce	; 0x13ce <__udivmodhi4>
    1498:	80 5d       	subi	r24, 0xD0	; 208
    149a:	8a 33       	cpi	r24, 0x3A	; 58
    149c:	0c f0       	brlt	.+2      	; 0x14a0 <utoa+0x1c>
    149e:	89 5d       	subi	r24, 0xD9	; 217
    14a0:	81 93       	st	Z+, r24
    14a2:	cb 01       	movw	r24, r22
    14a4:	00 97       	sbiw	r24, 0x00	; 0
    14a6:	a1 f7       	brne	.-24     	; 0x1490 <utoa+0xc>
    14a8:	10 82       	st	Z, r1
    14aa:	c9 01       	movw	r24, r18
    14ac:	0c 94 58 0a 	jmp	0x14b0	; 0x14b0 <strrev>

000014b0 <strrev>:
    14b0:	dc 01       	movw	r26, r24
    14b2:	fc 01       	movw	r30, r24
    14b4:	67 2f       	mov	r22, r23
    14b6:	71 91       	ld	r23, Z+
    14b8:	77 23       	and	r23, r23
    14ba:	e1 f7       	brne	.-8      	; 0x14b4 <strrev+0x4>
    14bc:	32 97       	sbiw	r30, 0x02	; 2
    14be:	04 c0       	rjmp	.+8      	; 0x14c8 <strrev+0x18>
    14c0:	7c 91       	ld	r23, X
    14c2:	6d 93       	st	X+, r22
    14c4:	70 83       	st	Z, r23
    14c6:	62 91       	ld	r22, -Z
    14c8:	ae 17       	cp	r26, r30
    14ca:	bf 07       	cpc	r27, r31
    14cc:	c8 f3       	brcs	.-14     	; 0x14c0 <strrev+0x10>
    14ce:	08 95       	ret

000014d0 <_exit>:
    14d0:	f8 94       	cli

000014d2 <__stop_program>:
    14d2:	ff cf       	rjmp	.-2      	; 0x14d2 <__stop_program>
