// Seed: 1740560440
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_4;
  wire id_5;
  module_2();
  wire id_6;
  wire id_7;
endmodule
module module_1;
  tri0 id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_2;
  module_0(
      id_2, id_1, id_1
  );
endmodule
module module_2;
  initial begin
    wait (~id_1 & 1);
    if (id_1) begin
      begin
        id_1 <= id_1;
        id_1 = 1;
        id_1 = id_1;
        id_1 <= 1;
      end
    end
  end
endmodule
