0.6
2018.2
Jun 14 2018
20:41:02
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fdiv_bhv_real/fdiv_bhv_real.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fdiv_bhv_real/fdiv_bhv_real.srcs/sim_1/new/tb.v,1717661935,verilog,,,,tb,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/DIV_bhv/FDIV.v,1717662180,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/fdiv_bhv_real/fdiv_bhv_real.srcs/sim_1/new/tb.v,,FDIV,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/DIV_bhv/TOP_FDIV.v,1717501826,verilog,,,,TOP_FDIV,,,,,,,,
