# Hi ğŸ‘‹, I'm Kiran Kumar Siripurapu  

ğŸ“ Final-year **B.Tech (ECE)** student at **RGUKT Srikakulam**  
ğŸ”¬ Aspiring **VLSI Design & Verification Engineer** | RTL | ASIC | FPGA  
ğŸ“ Based in Visakhapatnam, India  

---

## ğŸš€ About Me  
- Skilled in **RTL Design**, **Functional Verification**, and **Digital Protocols**  
- Hands-on with **Verilog/SystemVerilog**, **Vivado**, **ModelSim/QuestaSim**, and **Synopsys Sentaurus TCAD**  
- Research contributor in **sub-3nm device modeling** (IEEE paper under review)  
- Passionate about **low-power, high-performance hardware architectures** with focus on **PPA optimization**  

---

## ğŸ› ï¸ Skills  
- **HDLs**: Verilog, SystemVerilog  
- **Verification**: Testbench Development, Assertions (SVA)  
- **EDA Tools**: Vivado, ModelSim, QuestaSim, Synopsys Sentaurus TCAD  
- **Scripting**: Python  

---

## ğŸ“‚ Featured Projects  
Here are some of the Verilog projects from my repository [**VeriLogicLab**](https://github.com/kiran7904/VeriLogicLab):  

- ğŸ” **[GIFT-64 Lightweight Cryptography Algorithm](https://github.com/kiran7904/VeriLogicLab/tree/main/GIFT%20light%20weight%20Algorithm)** â€“ FSM-based 64-bit block cipher with optimized RTL design  
- ğŸ“¡ **[I2C Master-Slave Controller](https://github.com/kiran7904/VeriLogicLab/tree/main/I2C)** â€“ Supports Standard (100kHz) & Fast (400kHz) modes  
- ğŸ› ï¸ **[RISC-V (5-Stage Pipeline)](https://github.com/kiran7904/VeriLogicLab/tree/main/RISC-V)** â€“ Includes MEM stage updates and testbenches  
- ğŸ§® **[Boothâ€™s Multiplier](https://github.com/kiran7904/VeriLogicLab/tree/main/booth_multiplier)** â€“ Efficient signed multiplication design  
- ğŸ“¦ **[Basic FIFO](https://github.com/kiran7904/VeriLogicLab/tree/main/Basic%20FIFO)** â€“ RTL design and testbench  
- â±ï¸ **[Clock Domain Crossing Synchronizer](https://github.com/kiran7904/VeriLogicLab/tree/main/clock%20domain%20crossing)** â€“ Reliable CDC implementation  

ğŸ‘‰ Explore all projects here: [**VeriLogicLab**](https://github.com/kiran7904/VeriLogicLab)  

---

## ğŸ“œ Certifications  
- **SystemVerilog for Verification** â€“ Siemens EDA  
- **VLSI Design Flow** â€“ Maven Silicon  
- **Timing Analysis in Physical Design** â€“ NPTEL  

---

## ğŸ† Achievements  
- Solved **70+ RTL design challenges** on HDLBits  
- Contributed to **IEEE manuscript** on *Interface Trap Variations on Fishbone FETs for Sub-3nm Applications*  

---

## ğŸ“Š GitHub Stats  

![Kiran's GitHub stats](https://github-readme-stats.vercel.app/api?username=kiran7904&show_icons=true&theme=tokyonight)  
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=kiran7904&layout=compact&theme=tokyonight)  

---

## ğŸŒ Connect with Me  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/kiran-kumar-siripurapu)  
- ğŸ“§ [Email](mailto:kirankumarsiripurapu93@gmail.com)  
- ğŸ–¥ï¸ [GitHub](https://github.com/kiran7904)  

---
â­ï¸ *Thanks for visiting my profile! Feel free to explore my repositories and connect with me.*  
