--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Exp10.twx Exp10.ncd -o Exp10.twr Exp10.pcf -ucf Exp10.ucf

Design file:              Exp10.ncd
Physical constraint file: Exp10.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
<<<<<<< HEAD
Ain<0>      |    3.307(R)|    0.065(R)|CLK_BUFGP         |   0.000|
Ain<1>      |    3.061(R)|    0.001(R)|CLK_BUFGP         |   0.000|
Ain<2>      |    3.616(R)|   -0.272(R)|CLK_BUFGP         |   0.000|
Din<0>      |    1.133(R)|    0.764(R)|CLK_BUFGP         |   0.000|
Din<1>      |    0.517(R)|    1.025(R)|CLK_BUFGP         |   0.000|
Din<2>      |    0.723(R)|    0.804(R)|CLK_BUFGP         |   0.000|
Din<3>      |    1.869(R)|    0.298(R)|CLK_BUFGP         |   0.000|
WriteData   |    3.909(R)|   -0.661(R)|CLK_BUFGP         |   0.000|
=======
Ain<0>      |    4.908(R)|   -1.331(R)|CLK_BUFGP         |   0.000|
Ain<1>      |    2.929(R)|   -0.168(R)|CLK_BUFGP         |   0.000|
Ain<2>      |    3.210(R)|   -0.330(R)|CLK_BUFGP         |   0.000|
Din<0>      |    1.070(R)|    0.787(R)|CLK_BUFGP         |   0.000|
Din<1>      |    0.698(R)|    0.948(R)|CLK_BUFGP         |   0.000|
Din<2>      |    0.984(R)|    0.865(R)|CLK_BUFGP         |   0.000|
Din<3>      |    1.159(R)|    0.646(R)|CLK_BUFGP         |   0.000|
WriteData   |    3.787(R)|   -0.887(R)|CLK_BUFGP         |   0.000|
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
memData<0>  |    9.913(R)|CLK_BUFGP         |   0.000|
memData<1>  |   11.334(R)|CLK_BUFGP         |   0.000|
memData<2>  |   10.327(R)|CLK_BUFGP         |   0.000|
memData<3>  |   10.467(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
<<<<<<< HEAD
CLK            |    8.599|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 18 12:08:56 2018 
=======
CLK            |    9.015|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |memData<0>     |   10.436|
Ain<0>         |memData<1>     |   10.921|
Ain<0>         |memData<2>     |    8.652|
Ain<0>         |memData<3>     |    9.051|
Ain<1>         |memData<0>     |    9.520|
Ain<1>         |memData<1>     |   10.488|
Ain<1>         |memData<2>     |    8.882|
Ain<1>         |memData<3>     |    8.599|
Ain<2>         |memData<0>     |    6.553|
Ain<2>         |memData<1>     |    8.104|
Ain<2>         |memData<2>     |    8.596|
Ain<2>         |memData<3>     |    8.889|
---------------+---------------+---------+


Analysis completed Wed Oct 17 20:34:30 2018 
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

<<<<<<< HEAD
Peak Memory Usage: 336 MB
=======
Peak Memory Usage: 169 MB
>>>>>>> e1b5f3295b4046289d86f926e89c736339674fac



