0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/project_1/project_1.srcs/sources_1/new/LFSR.v,1648398661,verilog,,C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/project_1/project_1.srcs/sources_1/new/test_bench.v,,MSL_using_LSFR,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 8/project_1/project_1.srcs/sources_1/new/test_bench.v,1648398706,verilog,,,,test_MSL_using_LSFR,,,,,,,,
