$date
	Tue Aug 19 18:48:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$var integer 32 % i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
1#
b0 %
0$
#25000
b1 %
1"
#30000
0"
#35000
0#
b10 %
1"
#40000
0"
#45000
1!
1#
b11 %
1"
#50000
0"
#55000
0!
b0 %
1"
#60000
0"
#65000
b1 %
1"
#70000
0"
#75000
0#
b10 %
1"
#80000
0"
#85000
1!
1#
b11 %
1"
#90000
0"
#95000
0!
b100 %
1"
#100000
0"
#105000
0#
b101 %
1"
#110000
0"
#115000
1!
1#
b110 %
1"
#120000
0"
#125000
0!
b0 %
1"
#130000
0"
#135000
0#
b1 %
1"
#140000
0"
#145000
1!
1#
b10 %
1"
#150000
0"
#155000
0!
b11 %
1"
#160000
0"
#165000
0#
b100 %
1"
#170000
0"
#175000
1!
1#
b101 %
1"
#180000
0"
#185000
0!
b110 %
1"
#190000
0"
#195000
0#
b111 %
1"
#200000
0"
#205000
1!
1#
b1000 %
1"
#210000
0"
#215000
0!
b1001 %
1"
#220000
0"
#225000
0#
b1010 %
1"
#230000
0"
#235000
b1011 %
1"
#240000
0"
#245000
0!
1#
b1100 %
1"
#250000
0"
#255000
b1101 %
1"
#260000
0"
#265000
0#
b1110 %
1"
#270000
0"
#275000
1!
1#
b1111 %
1"
#280000
0"
#285000
0!
b0 %
1"
#290000
0"
#295000
b1 %
1"
#300000
0"
#305000
b10 %
1"
#310000
0"
#315000
b11 %
1"
#320000
0"
#325000
0#
b100 %
1"
#330000
0"
#335000
1!
1#
b101 %
1"
#340000
0"
#345000
0!
b110 %
1"
#350000
0"
#355000
0#
b111 %
1"
#360000
0"
#365000
1!
1#
b1000 %
1"
#370000
0"
