{"vcs1":{"timestamp_begin":1747233842.097300280, "rt":8.68, "ut":8.77, "st":0.64}}
{"vcselab":{"timestamp_begin":1747233850.852960402, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747233851.300061212, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747233841.448268583}
{"VCS_COMP_START_TIME": 1747233841.448268583}
{"VCS_COMP_END_TIME": 1747233851.879243515}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483056}}
{"vcselab": {"peak_mem": 183880}}
