{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653233192560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 17:26:32 2022 " "Processing started: Sun May 22 17:26:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653233192571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233192571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map mgkp7 --source=C:\\Users\\morte\\Documents\\GitHub\\P8_code\\Wallace\\VHDL_Constrained\\greybox_tmp/greybox_tmp/mgkp7.v --ini=greybox_disable_cut_checks=on " "Command: quartus_map mgkp7 --source=C:\\Users\\morte\\Documents\\GitHub\\P8_code\\Wallace\\VHDL_Constrained\\greybox_tmp/greybox_tmp/mgkp7.v --ini=greybox_disable_cut_checks=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233192571 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1653233192975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653233193242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653233193242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mgkp7.v 1 1 " "Found 1 design units, including 1 entities, in source file mgkp7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mgkp7 " "Found entity 1: mgkp7" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mgkp7 " "Elaborating entity \"mgkp7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653233204058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_add_sub altfp_add_sub:mgl_prim1 " "Elaborating entity \"altfp_add_sub\" for hierarchy \"altfp_add_sub:mgl_prim1\"" {  } { { "mgkp7.v" "mgl_prim1" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_add_sub:mgl_prim1 " "Elaborated megafunction instantiation \"altfp_add_sub:mgl_prim1\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 42 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_add_sub:mgl_prim1 " "Instantiated megafunction \"altfp_add_sub:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_exp 8 " "Parameter \"width_exp\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653233204232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_man 23 " "Parameter \"width_man\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653233204232 ""}  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 42 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653233204232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altfp_add_sub_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altfp_add_sub_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub_m2f " "Found entity 1: altfp_add_sub_m2f" {  } { { "db/altfp_add_sub_m2f.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altfp_add_sub_m2f.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_add_sub_m2f altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated " "Elaborating entity \"altfp_add_sub_m2f\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\"" {  } { { "altfp_add_sub.tdf" "auto_generated" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altfp_add_sub.tdf" 63 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altbarrel_shift_abf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altbarrel_shift_abf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altbarrel_shift_abf " "Found entity 1: altbarrel_shift_abf" {  } { { "db/altbarrel_shift_abf.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altbarrel_shift_abf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altbarrel_shift_abf altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altbarrel_shift_abf:lbarrel_shift " "Elaborating entity \"altbarrel_shift_abf\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altbarrel_shift_abf:lbarrel_shift\"" {  } { { "db/altfp_add_sub_m2f.tdf" "lbarrel_shift" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altfp_add_sub_m2f.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altbarrel_shift_geh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altbarrel_shift_geh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altbarrel_shift_geh " "Found entity 1: altbarrel_shift_geh" {  } { { "db/altbarrel_shift_geh.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altbarrel_shift_geh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altbarrel_shift_geh altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altbarrel_shift_geh:rbarrel_shift " "Elaborating entity \"altbarrel_shift_geh\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altbarrel_shift_geh:rbarrel_shift\"" {  } { { "db/altfp_add_sub_m2f.tdf" "rbarrel_shift" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altfp_add_sub_m2f.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_fp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_fp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_fp7 " "Found entity 1: altpriority_encoder_fp7" {  } { { "db/altpriority_encoder_fp7.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_fp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_fp7 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt " "Elaborating entity \"altpriority_encoder_fp7\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\"" {  } { { "db/altfp_add_sub_m2f.tdf" "leading_zeroes_cnt" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altfp_add_sub_m2f.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_ge9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_ge9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_ge9 " "Found entity 1: altpriority_encoder_ge9" {  } { { "db/altpriority_encoder_ge9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_ge9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_ge9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10 " "Elaborating entity \"altpriority_encoder_ge9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\"" {  } { { "db/altpriority_encoder_fp7.tdf" "altpriority_encoder10" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_fp7.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_0d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_0d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_0d9 " "Found entity 1: altpriority_encoder_0d9" {  } { { "db/altpriority_encoder_0d9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_0d9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_0d9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12 " "Elaborating entity \"altpriority_encoder_0d9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\"" {  } { { "db/altpriority_encoder_ge9.tdf" "altpriority_encoder12" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_ge9.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_rc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_rc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_rc9 " "Found entity 1: altpriority_encoder_rc9" {  } { { "db/altpriority_encoder_rc9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_rc9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_rc9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14 " "Elaborating entity \"altpriority_encoder_rc9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\"" {  } { { "db/altpriority_encoder_0d9.tdf" "altpriority_encoder14" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_0d9.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_oc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_oc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_oc9 " "Found entity 1: altpriority_encoder_oc9" {  } { { "db/altpriority_encoder_oc9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_oc9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_oc9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_oc9:altpriority_encoder16 " "Elaborating entity \"altpriority_encoder_oc9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_oc9:altpriority_encoder16\"" {  } { { "db/altpriority_encoder_rc9.tdf" "altpriority_encoder16" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_rc9.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_or9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_or9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_or9 " "Found entity 1: altpriority_encoder_or9" {  } { { "db/altpriority_encoder_or9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_or9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_or9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_or9:altpriority_encoder17 " "Elaborating entity \"altpriority_encoder_or9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rc9:altpriority_encoder14\|altpriority_encoder_or9:altpriority_encoder17\"" {  } { { "db/altpriority_encoder_rc9.tdf" "altpriority_encoder17" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_rc9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_rr9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_rr9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_rr9 " "Found entity 1: altpriority_encoder_rr9" {  } { { "db/altpriority_encoder_rr9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_rr9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_rr9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rr9:altpriority_encoder15 " "Elaborating entity \"altpriority_encoder_rr9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0d9:altpriority_encoder12\|altpriority_encoder_rr9:altpriority_encoder15\"" {  } { { "db/altpriority_encoder_0d9.tdf" "altpriority_encoder15" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_0d9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_0s9 " "Found entity 1: altpriority_encoder_0s9" {  } { { "db/altpriority_encoder_0s9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_0s9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0s9:altpriority_encoder13 " "Elaborating entity \"altpriority_encoder_0s9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_ge9:altpriority_encoder10\|altpriority_encoder_0s9:altpriority_encoder13\"" {  } { { "db/altpriority_encoder_ge9.tdf" "altpriority_encoder13" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_ge9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_gt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_gt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_gt9 " "Found entity 1: altpriority_encoder_gt9" {  } { { "db/altpriority_encoder_gt9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_gt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_gt9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_gt9:altpriority_encoder11 " "Elaborating entity \"altpriority_encoder_gt9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_fp7:leading_zeroes_cnt\|altpriority_encoder_gt9:altpriority_encoder11\"" {  } { { "db/altpriority_encoder_fp7.tdf" "altpriority_encoder11" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_fp7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_15c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_15c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_15c " "Found entity 1: altpriority_encoder_15c" {  } { { "db/altpriority_encoder_15c.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_15c.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233204975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233204975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_15c altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt " "Elaborating entity \"altpriority_encoder_15c\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\"" {  } { { "db/altfp_add_sub_m2f.tdf" "trailing_zeros_cnt" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altfp_add_sub_m2f.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233204978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_70b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_70b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_70b " "Found entity 1: altpriority_encoder_70b" {  } { { "db/altpriority_encoder_70b.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_70b.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_70b altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24 " "Elaborating entity \"altpriority_encoder_70b\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\"" {  } { { "db/altpriority_encoder_15c.tdf" "altpriority_encoder24" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_15c.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_kv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_kv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_kv9 " "Found entity 1: altpriority_encoder_kv9" {  } { { "db/altpriority_encoder_kv9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_kv9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_kv9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26 " "Elaborating entity \"altpriority_encoder_kv9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\"" {  } { { "db/altpriority_encoder_70b.tdf" "altpriority_encoder26" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_70b.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_fv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_fv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_fv9 " "Found entity 1: altpriority_encoder_fv9" {  } { { "db/altpriority_encoder_fv9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_fv9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_fv9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28 " "Elaborating entity \"altpriority_encoder_fv9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\"" {  } { { "db/altpriority_encoder_kv9.tdf" "altpriority_encoder28" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_kv9.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_cv9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_cv9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_cv9 " "Found entity 1: altpriority_encoder_cv9" {  } { { "db/altpriority_encoder_cv9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_cv9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_cv9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\|altpriority_encoder_cv9:altpriority_encoder30 " "Elaborating entity \"altpriority_encoder_cv9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_70b:altpriority_encoder24\|altpriority_encoder_kv9:altpriority_encoder26\|altpriority_encoder_fv9:altpriority_encoder28\|altpriority_encoder_cv9:altpriority_encoder30\"" {  } { { "db/altpriority_encoder_fv9.tdf" "altpriority_encoder30" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_fv9.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_7ha.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_7ha.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_7ha " "Found entity 1: altpriority_encoder_7ha" {  } { { "db/altpriority_encoder_7ha.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_7ha.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_7ha altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25 " "Elaborating entity \"altpriority_encoder_7ha\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\"" {  } { { "db/altpriority_encoder_15c.tdf" "altpriority_encoder25" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_15c.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_kg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_kg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_kg9 " "Found entity 1: altpriority_encoder_kg9" {  } { { "db/altpriority_encoder_kg9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_kg9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_kg9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33 " "Elaborating entity \"altpriority_encoder_kg9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\"" {  } { { "db/altpriority_encoder_7ha.tdf" "altpriority_encoder33" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_7ha.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_fg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_fg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_fg9 " "Found entity 1: altpriority_encoder_fg9" {  } { { "db/altpriority_encoder_fg9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_fg9.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_fg9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35 " "Elaborating entity \"altpriority_encoder_fg9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\"" {  } { { "db/altpriority_encoder_kg9.tdf" "altpriority_encoder35" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_kg9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpriority_encoder_cg9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpriority_encoder_cg9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpriority_encoder_cg9 " "Found entity 1: altpriority_encoder_cg9" {  } { { "db/altpriority_encoder_cg9.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_cg9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpriority_encoder_cg9 altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\|altpriority_encoder_cg9:altpriority_encoder37 " "Elaborating entity \"altpriority_encoder_cg9\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|altpriority_encoder_15c:trailing_zeros_cnt\|altpriority_encoder_7ha:altpriority_encoder25\|altpriority_encoder_kg9:altpriority_encoder33\|altpriority_encoder_fg9:altpriority_encoder35\|altpriority_encoder_cg9:altpriority_encoder37\"" {  } { { "db/altpriority_encoder_fg9.tdf" "altpriority_encoder37" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altpriority_encoder_fg9.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ljk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ljk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ljk " "Found entity 1: add_sub_ljk" {  } { { "db/add_sub_ljk.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/add_sub_ljk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653233205537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233205537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ljk altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|add_sub_ljk:add_sub4 " "Elaborating entity \"add_sub_ljk\" for hierarchy \"altfp_add_sub:mgl_prim1\|altfp_add_sub_m2f:auto_generated\|add_sub_ljk:add_sub4\"" {  } { { "db/altfp_add_sub_m2f.tdf" "add_sub4" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/db/altfp_add_sub_m2f.tdf" 175 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233205541 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "292 " "292 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653233206153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653233206351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653233206351 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[0\] " "No output dependent on input pin \"dataa\[0\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[1\] " "No output dependent on input pin \"dataa\[1\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[2\] " "No output dependent on input pin \"dataa\[2\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[3\] " "No output dependent on input pin \"dataa\[3\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[4\] " "No output dependent on input pin \"dataa\[4\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[5\] " "No output dependent on input pin \"dataa\[5\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[6\] " "No output dependent on input pin \"dataa\[6\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[7\] " "No output dependent on input pin \"dataa\[7\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[8\] " "No output dependent on input pin \"dataa\[8\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[9\] " "No output dependent on input pin \"dataa\[9\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[10\] " "No output dependent on input pin \"dataa\[10\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[11\] " "No output dependent on input pin \"dataa\[11\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[12\] " "No output dependent on input pin \"dataa\[12\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[13\] " "No output dependent on input pin \"dataa\[13\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[14\] " "No output dependent on input pin \"dataa\[14\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[15\] " "No output dependent on input pin \"dataa\[15\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[16\] " "No output dependent on input pin \"dataa\[16\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[17\] " "No output dependent on input pin \"dataa\[17\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[18\] " "No output dependent on input pin \"dataa\[18\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[19\] " "No output dependent on input pin \"dataa\[19\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[20\] " "No output dependent on input pin \"dataa\[20\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[21\] " "No output dependent on input pin \"dataa\[21\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[22\] " "No output dependent on input pin \"dataa\[22\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[23\] " "No output dependent on input pin \"dataa\[23\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[24\] " "No output dependent on input pin \"dataa\[24\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[25\] " "No output dependent on input pin \"dataa\[25\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[26\] " "No output dependent on input pin \"dataa\[26\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[27\] " "No output dependent on input pin \"dataa\[27\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[28\] " "No output dependent on input pin \"dataa\[28\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[29\] " "No output dependent on input pin \"dataa\[29\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[30\] " "No output dependent on input pin \"dataa\[30\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataa\[31\] " "No output dependent on input pin \"dataa\[31\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|dataa[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[0\] " "No output dependent on input pin \"datab\[0\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[1\] " "No output dependent on input pin \"datab\[1\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[2\] " "No output dependent on input pin \"datab\[2\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[3\] " "No output dependent on input pin \"datab\[3\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[4\] " "No output dependent on input pin \"datab\[4\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[5\] " "No output dependent on input pin \"datab\[5\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[6\] " "No output dependent on input pin \"datab\[6\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[7\] " "No output dependent on input pin \"datab\[7\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[8\] " "No output dependent on input pin \"datab\[8\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[9\] " "No output dependent on input pin \"datab\[9\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[10\] " "No output dependent on input pin \"datab\[10\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[11\] " "No output dependent on input pin \"datab\[11\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[12\] " "No output dependent on input pin \"datab\[12\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[13\] " "No output dependent on input pin \"datab\[13\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[14\] " "No output dependent on input pin \"datab\[14\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[15\] " "No output dependent on input pin \"datab\[15\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[16\] " "No output dependent on input pin \"datab\[16\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[17\] " "No output dependent on input pin \"datab\[17\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[18\] " "No output dependent on input pin \"datab\[18\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[19\] " "No output dependent on input pin \"datab\[19\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[20\] " "No output dependent on input pin \"datab\[20\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[21\] " "No output dependent on input pin \"datab\[21\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[22\] " "No output dependent on input pin \"datab\[22\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[23\] " "No output dependent on input pin \"datab\[23\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[24\] " "No output dependent on input pin \"datab\[24\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[25\] " "No output dependent on input pin \"datab\[25\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[26\] " "No output dependent on input pin \"datab\[26\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[27\] " "No output dependent on input pin \"datab\[27\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[28\] " "No output dependent on input pin \"datab\[28\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[29\] " "No output dependent on input pin \"datab\[29\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[30\] " "No output dependent on input pin \"datab\[30\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datab\[31\] " "No output dependent on input pin \"datab\[31\]\"" {  } { { "mgkp7.v" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/greybox_tmp/greybox_tmp/mgkp7.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653233206419 "|mgkp7|datab[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653233206419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653233206421 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653233206421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653233206421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653233206440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 17:26:46 2022 " "Processing ended: Sun May 22 17:26:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653233206440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653233206440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653233206440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653233206440 ""}
