Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May  6 20:56:14 2022
| Host         : Youssef-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file viterbi_top_control_sets_placed.rpt
| Design       : viterbi_top
| Device       : xczu7ev
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           87 |
| No           | No                    | Yes                    |              39 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             856 |          311 |
| Yes          | No                    | Yes                    |              23 |           10 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------------+---------------------------+------------------+----------------+
|   Clock Signal   |                    Enable Signal                    |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------------------+---------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | u_tracebackUnit/load                                | u_tracebackUnit/r_dataOut |                1 |              1 |
|  i_clk_IBUF_BUFG | u_ControlUnit/r_addressControl[1]_i_1_n_0           | i_rstn_IBUF_inst/O        |                2 |              2 |
|  i_clk_IBUF_BUFG | u_ControlUnit/r_iterationCount[1]_i_1_n_0           | i_rstn_IBUF_inst/O        |                1 |              2 |
|  i_clk_IBUF_BUFG | u_ControlUnit/r_pmLoadSelect[1]_i_1_n_0             | i_rstn_IBUF_inst/O        |                1 |              2 |
|  i_clk_IBUF_BUFG | u_ControlUnit/r_survPathsEnable                     | i_rstn_IBUF_inst/O        |                2 |              4 |
|  i_clk_IBUF_BUFG | u_tracebackUnit/r_finalState                        | i_rstn_IBUF_inst/O        |                3 |              6 |
|  i_clk_IBUF_BUFG | u_tracebackUnit/r_rowGenerator[5]_i_1_n_0           | i_rstn_IBUF_inst/O        |                3 |              7 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0_i_1_n_0 |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0_i_1_n_0 |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_1280_1535_0_0_i_1_n_0 |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_2048_2303_0_0_i_1_n_0 |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_0_255_0_0_i_1_n_0     |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_256_511_0_0_i_1_n_0   |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0_i_1_n_0 |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_768_1023_0_0_i_1_n_0  |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_512_767_0_0_i_1_n_0   |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0_i_1_n_0 |                           |                1 |              8 |
|  i_clk_IBUF_BUFG | u_ControlUnit/r_addressControl_reg[1]_0[0]          |                           |                2 |             12 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_counterRead[0]_i_1_n_0               | u_tracebackUnit/r_dataOut |                3 |             12 |
|  i_clk_IBUF_BUFG | u_LifoMemory/r_counterWrite[11]_i_1_n_0             |                           |                4 |             12 |
|  i_clk_IBUF_BUFG |                                                     | i_rstn_IBUF_inst/O        |               14 |             39 |
|  i_clk_IBUF_BUFG | u_ControlUnit/E[0]                                  |                           |               34 |             64 |
|  i_clk_IBUF_BUFG |                                                     |                           |               87 |            164 |
|  i_clk_IBUF_BUFG | u_ControlUnit/r_bmuEnable_reg_0[0]                  |                           |              284 |            768 |
+------------------+-----------------------------------------------------+---------------------------+------------------+----------------+


