Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\sign.v" into library work
Parsing module <incdec>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\register.v" into library work
Parsing module <register>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\mux.v" into library work
Parsing module <mux2>.
Parsing module <mux4>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" into library work
Parsing module <x4seg7>.
Parsing module <digit_to_sign>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\seg7clk.v" into library work
Parsing module <clk_s>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\memory.v" into library work
Parsing module <memory>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clk_s(delay_k=40000)>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\seg7clk.v" Line 16: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <clk_s(delay_k=10000000)>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\seg7clk.v" Line 16: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" Line 84: Port cmd_w is not connected to this instance

Elaborating module <CPU>.
WARNING:HDLCompiler:1127 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" Line 35: Assignment to in_val ignored, since the identifier is never used

Elaborating module <register>.
WARNING:HDLCompiler:1127 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" Line 37: Assignment to cmd_o ignored, since the identifier is never used

Elaborating module <register(start_value=32'b011111111)>.

Elaborating module <register(start_value=16'b0100000)>.

Elaborating module <incdec>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\sign.v" Line 13: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\sign.v" Line 14: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <mux4>.

Elaborating module <ALU>.

Elaborating module <ControlUnit>.
WARNING:HDLCompiler:634 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" Line 24: Net <cmd_w> does not have a driver.
WARNING:HDLCompiler:1127 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\top.v" Line 28: Assignment to error ignored, since the identifier is never used

Elaborating module <memory>.
Reading initialization file \"P:/sub.mem\".
WARNING:HDLCompiler:1670 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\memory.v" Line 61: Signal <store> in initial block is partially initialized.

Elaborating module <x4seg7>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 14: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <digit_to_sign>.
WARNING:HDLCompiler:413 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v" Line 37: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:Xst:2972 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" line 37. All outputs of instance <cmd> of block <register> are unconnected in block <CPU>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\top.v".
INFO:Xst:3210 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\top.v" line 28: Output port <error> of the instance <cpu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_s_1>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\seg7clk.v".
        delay_k = 40000
    Found 1-bit register for signal <sclk>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_2_o_add_2_OUT> created at line 16.
    Found 27-bit comparator greater for signal <counter[26]_GND_2_o_LessThan_2_o> created at line 15
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_s_1> synthesized.

Synthesizing Unit <clk_s_2>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\seg7clk.v".
        delay_k = 10000000
    Found 1-bit register for signal <sclk>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_3_o_add_2_OUT> created at line 16.
    Found 27-bit comparator greater for signal <counter[26]_GND_3_o_LessThan_2_o> created at line 15
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_s_2> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v".
INFO:Xst:3210 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" line 37: Output port <out> of the instance <cmd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\CPU.v" line 84: Output port <cmd_w> of the instance <CU> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cmd_w> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <register>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\register.v".
        start_value = 0
    Found 16-bit register for signal <out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <register_1>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\register.v".
        start_value = 32'b00000000000000000000000011111111
    Found 16-bit register for signal <out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register_1> synthesized.

Synthesizing Unit <register_2>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\register.v".
        start_value = 16'b0000000000100000
    Found 16-bit register for signal <out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register_2> synthesized.

Synthesizing Unit <incdec>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\sign.v".
    Found 16-bit adder for signal <i0[15]_GND_8_o_add_1_OUT> created at line 14.
    Found 16-bit subtractor for signal <GND_8_o_GND_8_o_sub_1_OUT<15:0>> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <incdec> synthesized.

Synthesizing Unit <mux4>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\mux.v".
    Found 16-bit 4-to-1 multiplexer for signal <o0> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\ALU.v".
    Found 16-bit subtractor for signal <i0[15]_i1[15]_sub_2_OUT> created at line 27.
    Found 16-bit adder for signal <i0[15]_i1[15]_add_0_OUT> created at line 26.
    Found 16x16-bit multiplier for signal <n0017> created at line 28.
    Found 16-bit 7-to-1 multiplexer for signal <_n0031> created at line 16.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\ControlUnit.v".
    Found 2-bit register for signal <addr_sel>.
    Found 2-bit register for signal <data_sel>.
    Found 1-bit register for signal <SR_inc>.
    Found 2-bit register for signal <SR_incc>.
    Found 1-bit register for signal <memory_w>.
    Found 1-bit register for signal <cmd_w>.
    Found 1-bit register for signal <R1_w>.
    Found 1-bit register for signal <R2_w>.
    Found 1-bit register for signal <SR_w>.
    Found 1-bit register for signal <PC_w>.
    Found 1-bit register for signal <PC_inc>.
    Found 2-bit register for signal <PC_incc>.
    Found 4-bit register for signal <ALU_func>.
    Found 1-bit register for signal <error>.
    Found 8-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 53                                             |
    | Inputs             | 11                                             |
    | Outputs            | 23                                             |
    | Clock              | clk (falling_edge)                             |
    | Power Up State     | 00001111                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <memory>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\memory.v".
        VIEW_PORT = 16'b0000000000010000
    Found 16-bit register for signal <o0>.
    Found 1-bit register for signal <memory_ready>.
    Found 16-bit register for signal <old_addr>.
    Found 4096-bit register for signal <n0535[4095:0]>.
    Found 16-bit 256-to-1 multiplexer for signal <addr[7]_store[255][15]_wide_mux_261_OUT> created at line 42.
    Found 16-bit comparator lessequal for signal <n0001> created at line 32
    Found 16-bit comparator equal for signal <n0516> created at line 39
    Summary:
	inferred 4129 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 258 Multiplexer(s).
Unit <memory> synthesized.

Synthesizing Unit <x4seg7>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_14_o_add_5_OUT> created at line 37.
    Found 32-bit shifter logical left for signal <GND_14_o_counter[1]_shift_left_0_OUT> created at line 14
    Found 4-bit 4-to-1 multiplexer for signal <digit> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <x4seg7> synthesized.

Synthesizing Unit <digit_to_sign>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\x4seg7.v".
    Found 16x8-bit Read Only RAM for signal <seg_out>
    Summary:
	inferred   1 RAM(s).
Unit <digit_to_sign> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 6
 16-bit addsub                                         : 3
 2-bit adder                                           : 1
 27-bit adder                                          : 2
# Registers                                            : 27
 1-bit register                                        : 12
 16-bit register                                       : 6
 2-bit register                                        : 5
 27-bit register                                       : 2
 4-bit register                                        : 1
 4096-bit register                                     : 1
# Comparators                                          : 4
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 2
# Multiplexers                                         : 275
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 263
 16-bit 256-to-1 multiplexer                           : 1
 16-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <PC_inc> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PC_incc_0> has a constant value of 1 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PC_incc_1> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ALU_func_2> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ALU_func_3> has a constant value of 0 in block <CU>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clk_s_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_s_1> synthesized (advanced).

Synthesizing (advanced) Unit <clk_s_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_s_2> synthesized (advanced).

Synthesizing (advanced) Unit <digit_to_sign>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg_out>       |          |
    -----------------------------------------------------------------------
Unit <digit_to_sign> synthesized (advanced).

Synthesizing (advanced) Unit <x4seg7>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <x4seg7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 3
# Counters                                             : 3
 2-bit up counter                                      : 1
 27-bit up counter                                     : 2
# Registers                                            : 4216
 Flip-Flops                                            : 4216
# Comparators                                          : 4
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 2
# Multiplexers                                         : 4115
 1-bit 2-to-1 multiplexer                              : 4084
 1-bit 256-to-1 multiplexer                            : 16
 16-bit 2-to-1 multiplexer                             : 8
 16-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <PC_incc_0> has a constant value of 1 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_incc_1> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_inc> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ALU_func_2> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ALU_func_3> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cpu/CU/FSM_0> on signal <state[1:23]> with one-hot encoding.
-------------------------------------
 State    | Encoding
-------------------------------------
 00001111 | 00000000000000000000001
 00010000 | 00000000000000000000010
 00010001 | 00000000000000000000100
 00010010 | 00000000000000000001000
 00010011 | 00000000000000000010000
 00010100 | 00000000000000000100000
 00010101 | 00000000000000001000000
 00010110 | 00000000000000010000000
 00010111 | 00000000000000100000000
 00011000 | 00000000000001000000000
 00011001 | 00000000000010000000000
 00011010 | 00000000000100000000000
 00011011 | 00000000001000000000000
 00011100 | 00000000010000000000000
 00011101 | 00000000100000000000000
 00011110 | 00000001000000000000000
 00011111 | 00000010000000000000000
 00100000 | 00000100000000000000000
 00100001 | 00001000000000000000000
 00100010 | 00010000000000000000000
 00100011 | 00100000000000000000000
 00001110 | 01000000000000000000000
 11111111 | 10000000000000000000000
-------------------------------------

Optimizing unit <register_1> ...

Optimizing unit <register_2> ...

Optimizing unit <top> ...

Optimizing unit <x4seg7> ...

Optimizing unit <CPU> ...

Optimizing unit <ControlUnit> ...
WARNING:Xst:1293 - FF/Latch <SR_incc_1> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmd_w> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmd_w> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SR_incc_1> has a constant value of 0 in block <ControlUnit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...

Optimizing unit <memory> ...
WARNING:Xst:2677 - Node <cpu/CU/error> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cpu/alu/Mmult_n0017> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 99.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4287
 Flip-Flops                                            : 4287

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6545
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 68
#      LUT2                        : 27
#      LUT3                        : 71
#      LUT4                        : 31
#      LUT5                        : 4149
#      LUT6                        : 1163
#      MUXCY                       : 109
#      MUXF7                       : 545
#      MUXF8                       : 272
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 4287
#      FD                          : 37
#      FD_1                        : 23
#      FDE                         : 4160
#      FDE_1                       : 8
#      FDR                         : 54
#      FDR_1                       : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4287  out of  18224    23%  
 Number of Slice LUTs:                 5515  out of   9112    60%  
    Number used as Logic:              5515  out of   9112    60%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5541
   Number with an unused Flip Flop:    1254  out of   5541    22%  
   Number with an unused LUT:            26  out of   5541     0%  
   Number of fully used LUT-FF pairs:  4261  out of   5541    76%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 56    |
seg7_sclk/sclk                     | NONE(drv/counter_1)    | 2     |
cpu_sclk/sclk                      | BUFG                   | 4229  |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 15.660ns (Maximum Frequency: 63.859MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.244ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.146ns (frequency: 162.699MHz)
  Total number of paths / destination ports: 2410 / 110
-------------------------------------------------------------------------
Delay:               6.146ns (Levels of Logic = 4)
  Source:            cpu_sclk/counter_12 (FF)
  Destination:       cpu_sclk/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cpu_sclk/counter_12 to cpu_sclk/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  cpu_sclk/counter_12 (cpu_sclk/counter_12)
     LUT6:I0->O            1   0.203   0.827  cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2 (cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2)
     LUT6:I2->O            1   0.203   0.808  cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3 (cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3)
     LUT6:I3->O            2   0.205   0.617  cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4 (cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4)
     LUT4:I3->O           27   0.205   1.220  cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5 (cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv)
     FDR:R                     0.430          cpu_sclk/counter_0
    ----------------------------------------
    Total                      6.146ns (1.693ns logic, 4.453ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'seg7_sclk/sclk'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            drv/counter_0 (FF)
  Destination:       drv/counter_0 (FF)
  Source Clock:      seg7_sclk/sclk rising
  Destination Clock: seg7_sclk/sclk rising

  Data Path: drv/counter_0 to drv/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.856  drv/counter_0 (drv/counter_0)
     INV:I->O              1   0.206   0.579  drv/Mcount_counter_xor<0>11_INV_0 (drv/Result<0>)
     FD:D                      0.102          drv/counter_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_sclk/sclk'
  Clock period: 15.660ns (frequency: 63.859MHz)
  Total number of paths / destination ports: 2442969 / 8402
-------------------------------------------------------------------------
Delay:               7.830ns (Levels of Logic = 11)
  Source:            cpu/CU/SR_inc (FF)
  Destination:       mem/o0_15 (FF)
  Source Clock:      cpu_sclk/sclk falling
  Destination Clock: cpu_sclk/sclk rising

  Data Path: cpu/CU/SR_inc to mem/o0_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           18   0.447   1.050  cpu/CU/SR_inc (cpu/CU/SR_inc)
     LUT2:I1->O            1   0.205   0.000  cpu/SR_idc/Maddsub_o0_lut<0> (cpu/SR_idc/Maddsub_o0_lut<0>)
     MUXCY:S->O            1   0.172   0.000  cpu/SR_idc/Maddsub_o0_cy<0> (cpu/SR_idc/Maddsub_o0_cy<0>)
     XORCY:CI->O           3   0.180   0.651  cpu/SR_idc/Maddsub_o0_xor<1> (cpu/SR_id<1>)
     LUT6:I5->O         1026   0.205   2.214  cpu/addr_mux/Mmux_o081 (addr<1>)
     LUT6:I5->O            1   0.205   0.000  mem/mux4095_113 (mem/mux4095_113)
     MUXF7:I1->O           1   0.140   0.000  mem/mux4095_10_f7_1 (mem/mux4095_10_f72)
     MUXF8:I1->O           1   0.152   0.827  mem/mux4095_9_f8_0 (mem/mux4095_9_f81)
     LUT6:I2->O            1   0.203   0.000  mem/mux4095_4 (mem/mux4095_4)
     MUXF7:I1->O           1   0.140   0.000  mem/mux4095_3_f7 (mem/mux4095_3_f7)
     MUXF8:I1->O           1   0.152   0.580  mem/mux4095_2_f8 (mem/addr[7]_store[255][15]_wide_mux_261_OUT<9>)
     LUT5:I4->O            1   0.205   0.000  mem/o0_9_rstpot (mem/o0_9_rstpot)
     FD:D                      0.102          mem/o0_9
    ----------------------------------------
    Total                      7.830ns (2.508ns logic, 5.322ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seg7_sclk/sclk'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              6.244ns (Levels of Logic = 3)
  Source:            drv/counter_0 (FF)
  Destination:       cat<7> (PAD)
  Source Clock:      seg7_sclk/sclk rising

  Data Path: drv/counter_0 to cat<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.221  drv/counter_0 (drv/counter_0)
     LUT6:I0->O            7   0.203   1.021  drv/Mmux_digit41 (drv/digit<3>)
     LUT4:I0->O            1   0.203   0.579  drv/dts/Mram_seg_out21 (cat_2_OBUF)
     OBUF:I->O                 2.571          cat_2_OBUF (cat<2>)
    ----------------------------------------
    Total                      6.244ns (3.424ns logic, 2.820ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_sclk/sclk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              5.922ns (Levels of Logic = 3)
  Source:            mem/store_0_260 (FF)
  Destination:       cat<7> (PAD)
  Source Clock:      cpu_sclk/sclk rising

  Data Path: mem/store_0_260 to cat<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.898  mem/store_0_260 (mem/store_0_260)
     LUT6:I2->O            7   0.203   1.021  drv/Mmux_digit11 (drv/digit<0>)
     LUT4:I0->O            1   0.203   0.579  drv/dts/Mram_seg_out71 (cat_7_OBUF)
     OBUF:I->O                 2.571          cat_7_OBUF (cat<7>)
    ----------------------------------------
    Total                      5.922ns (3.424ns logic, 2.498ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            cpu_sclk/sclk (FF)
  Destination:       cpu_clk (PAD)
  Source Clock:      clk rising

  Data Path: cpu_sclk/sclk to cpu_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  cpu_sclk/sclk (cpu_sclk/sclk)
     OBUF:I->O                 2.571          cpu_clk_OBUF (cpu_clk)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.146|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu_sclk/sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cpu_sclk/sclk  |    7.565|    7.830|    6.603|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock seg7_sclk/sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
seg7_sclk/sclk |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 35.06 secs
 
--> 

Total memory usage is 345620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    6 (   0 filtered)

