#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Aug 31 17:04:11 2015
# Process ID: 2216
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1167.113 ; gain = 528.641
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:02 . Memory (MB): peak = 1183.352 ; gain = 999.461
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.352 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13baa40c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1186.152 ; gain = 2.801

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 18ae29751

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.152 ; gain = 2.801

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2889 unconnected nets.
INFO: [Opt 31-11] Eliminated 5491 unconnected cells.
Phase 3 Sweep | Checksum: 1c70d3059

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.152 ; gain = 2.801
Ending Logic Optimization Task | Checksum: 1c70d3059

Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.152 ; gain = 2.801
Implement Debug Cores | Checksum: 1ba0fbc72
Logic Optimization | Checksum: 1ba0fbc72

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1c70d3059

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.152 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: 4c90ebc5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1356.793 ; gain = 170.641
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 1356.793 ; gain = 173.441
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1356.793 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.793 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1356.793 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: b7e4b243

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.793 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: b7e4b243

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: a1212ad7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[92] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[92] {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: a1212ad7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.793 ; gain = 0.000
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: a1212ad7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1356.793 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c15c600a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 105f159af

Time (s): cpu = 00:01:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1356.793 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 104bb5ccf

Time (s): cpu = 00:01:53 ; elapsed = 00:01:14 . Memory (MB): peak = 1356.793 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 104bb5ccf

Time (s): cpu = 00:01:53 ; elapsed = 00:01:14 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 104bb5ccf

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.793 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 104bb5ccf

Time (s): cpu = 00:01:54 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.793 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 104bb5ccf

Time (s): cpu = 00:01:54 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.793 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 104bb5ccf

Time (s): cpu = 00:01:54 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22ff85f7d

Time (s): cpu = 00:03:28 ; elapsed = 00:02:20 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22ff85f7d

Time (s): cpu = 00:03:29 ; elapsed = 00:02:21 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 124e95789

Time (s): cpu = 00:03:57 ; elapsed = 00:02:41 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18aa7bc47

Time (s): cpu = 00:03:58 ; elapsed = 00:02:41 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 17b67f9a0

Time (s): cpu = 00:04:09 ; elapsed = 00:02:48 . Memory (MB): peak = 1356.793 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: cfb8e609

Time (s): cpu = 00:04:25 ; elapsed = 00:03:04 . Memory (MB): peak = 1375.383 ; gain = 18.590

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cfb8e609

Time (s): cpu = 00:04:27 ; elapsed = 00:03:06 . Memory (MB): peak = 1377.473 ; gain = 20.680
Phase 3 Detail Placement | Checksum: cfb8e609

Time (s): cpu = 00:04:27 ; elapsed = 00:03:06 . Memory (MB): peak = 1377.473 ; gain = 20.680

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 170313607

Time (s): cpu = 00:04:28 ; elapsed = 00:03:07 . Memory (MB): peak = 1377.473 ; gain = 20.680

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Aug 31 17:37:31 2015
# Process ID: 4764
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1167.898 ; gain = 528.789
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 1183.898 ; gain = 999.461
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.898 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbfd8d95

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1186.340 ; gain = 2.441

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 191b8cd69

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1186.340 ; gain = 2.441

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2889 unconnected nets.
INFO: [Opt 31-11] Eliminated 5491 unconnected cells.
Phase 3 Sweep | Checksum: 17df7f341

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1186.340 ; gain = 2.441
Ending Logic Optimization Task | Checksum: 17df7f341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.340 ; gain = 2.441
Implement Debug Cores | Checksum: 118076a86
Logic Optimization | Checksum: 118076a86

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 17df7f341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1186.340 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: f7a89c26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1356.992 ; gain = 170.652
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 1356.992 ; gain = 173.094
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 1356.992 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.992 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1356.992 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 402335a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 402335a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: b7e4b243

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.992 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: b7e4b243

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: a1212ad7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[92] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[92] {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: a1212ad7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.992 ; gain = 0.000
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: a1212ad7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1356.992 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c15c600a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 105f159af

Time (s): cpu = 00:01:56 ; elapsed = 00:01:14 . Memory (MB): peak = 1356.992 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 104bb5ccf

Time (s): cpu = 00:01:59 ; elapsed = 00:01:17 . Memory (MB): peak = 1356.992 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 104bb5ccf

Time (s): cpu = 00:01:59 ; elapsed = 00:01:18 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 104bb5ccf

Time (s): cpu = 00:01:59 ; elapsed = 00:01:18 . Memory (MB): peak = 1356.992 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 104bb5ccf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1356.992 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 104bb5ccf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1356.992 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 104bb5ccf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22ff85f7d

Time (s): cpu = 00:03:32 ; elapsed = 00:02:23 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22ff85f7d

Time (s): cpu = 00:03:32 ; elapsed = 00:02:23 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 124e95789

Time (s): cpu = 00:04:01 ; elapsed = 00:02:43 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18aa7bc47

Time (s): cpu = 00:04:02 ; elapsed = 00:02:43 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 17b67f9a0

Time (s): cpu = 00:04:13 ; elapsed = 00:02:51 . Memory (MB): peak = 1356.992 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: cfb8e609

Time (s): cpu = 00:04:30 ; elapsed = 00:03:08 . Memory (MB): peak = 1376.492 ; gain = 19.500

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cfb8e609

Time (s): cpu = 00:04:32 ; elapsed = 00:03:10 . Memory (MB): peak = 1378.441 ; gain = 21.449
Phase 3 Detail Placement | Checksum: cfb8e609

Time (s): cpu = 00:04:33 ; elapsed = 00:03:10 . Memory (MB): peak = 1378.441 ; gain = 21.449

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 170313607

Time (s): cpu = 00:04:33 ; elapsed = 00:03:11 . Memory (MB): peak = 1378.441 ; gain = 21.449

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Aug 31 18:57:05 2015
# Process ID: 6712
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1160.633 ; gain = 525.578
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1177.633 ; gain = 993.395
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1177.633 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12eaab961

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1179.656 ; gain = 2.023

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 1a8381c0a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.656 ; gain = 2.023

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2893 unconnected nets.
INFO: [Opt 31-11] Eliminated 5492 unconnected cells.
Phase 3 Sweep | Checksum: 165f64f88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.656 ; gain = 2.023
Ending Logic Optimization Task | Checksum: 165f64f88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1179.656 ; gain = 2.023
Implement Debug Cores | Checksum: e6f0f0b8
Logic Optimization | Checksum: e6f0f0b8

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 165f64f88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1179.656 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: 1974862cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1348.145 ; gain = 168.488
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1348.145 ; gain = 170.512
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.613 . Memory (MB): peak = 1348.145 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.145 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1348.145 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: d9cee6d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1348.145 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: d9cee6d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: a1212ad7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: a1212ad7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.145 ; gain = 0.000
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: a1212ad7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.145 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 176d6e9b3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 223302edd

Time (s): cpu = 00:01:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1348.145 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 1f3aac0f5

Time (s): cpu = 00:01:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1348.145 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 1f3aac0f5

Time (s): cpu = 00:01:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1f3aac0f5

Time (s): cpu = 00:01:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1348.145 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 1f3aac0f5

Time (s): cpu = 00:01:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1348.145 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1f3aac0f5

Time (s): cpu = 00:01:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1348.145 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f3aac0f5

Time (s): cpu = 00:01:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 168f0bd56

Time (s): cpu = 00:03:12 ; elapsed = 00:02:12 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 168f0bd56

Time (s): cpu = 00:03:13 ; elapsed = 00:02:12 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11d75312f

Time (s): cpu = 00:03:37 ; elapsed = 00:02:29 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17571210d

Time (s): cpu = 00:03:38 ; elapsed = 00:02:29 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1f4a8ba44

Time (s): cpu = 00:03:45 ; elapsed = 00:02:34 . Memory (MB): peak = 1348.145 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1d2553051

Time (s): cpu = 00:04:00 ; elapsed = 00:02:49 . Memory (MB): peak = 1356.547 ; gain = 8.402

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d2553051

Time (s): cpu = 00:04:02 ; elapsed = 00:02:51 . Memory (MB): peak = 1359.828 ; gain = 11.684
Phase 3 Detail Placement | Checksum: 1d2553051

Time (s): cpu = 00:04:02 ; elapsed = 00:02:51 . Memory (MB): peak = 1359.828 ; gain = 11.684

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1a5c2a4d7

Time (s): cpu = 00:04:03 ; elapsed = 00:02:52 . Memory (MB): peak = 1359.828 ; gain = 11.684

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.975. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 18b74308e

Time (s): cpu = 00:04:18 ; elapsed = 00:03:01 . Memory (MB): peak = 1368.070 ; gain = 19.926
Phase 4.2 Post Placement Optimization | Checksum: 18b74308e

Time (s): cpu = 00:04:18 ; elapsed = 00:03:01 . Memory (MB): peak = 1368.070 ; gain = 19.926

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 18b74308e

Time (s): cpu = 00:04:18 ; elapsed = 00:03:01 . Memory (MB): peak = 1368.070 ; gain = 19.926

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 18b74308e

Time (s): cpu = 00:04:19 ; elapsed = 00:03:02 . Memory (MB): peak = 1368.070 ; gain = 19.926
Phase 4.4 Placer Reporting | Checksum: 18b74308e

Time (s): cpu = 00:04:22 ; elapsed = 00:03:04 . Memory (MB): peak = 1368.070 ; gain = 19.926

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 10ae56913

Time (s): cpu = 00:04:22 ; elapsed = 00:03:04 . Memory (MB): peak = 1368.070 ; gain = 19.926
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10ae56913

Time (s): cpu = 00:04:23 ; elapsed = 00:03:04 . Memory (MB): peak = 1368.070 ; gain = 19.926
Ending Placer Task | Checksum: fed4be9a

Time (s): cpu = 00:00:00 ; elapsed = 00:03:04 . Memory (MB): peak = 1368.070 ; gain = 19.926
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:30 ; elapsed = 00:03:10 . Memory (MB): peak = 1368.070 ; gain = 19.926
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1368.070 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1368.070 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.827 . Memory (MB): peak = 1368.070 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Aug 31 20:38:28 2015
# Process ID: 4412
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1167.223 ; gain = 527.898
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 1183.500 ; gain = 999.477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.500 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbfd8d95

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1186.230 ; gain = 2.730

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 191b8cd69

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1186.230 ; gain = 2.730

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2889 unconnected nets.
INFO: [Opt 31-11] Eliminated 5491 unconnected cells.
Phase 3 Sweep | Checksum: 17df7f341

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1186.230 ; gain = 2.730
Ending Logic Optimization Task | Checksum: 17df7f341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1186.230 ; gain = 2.730
Implement Debug Cores | Checksum: 118076a86
Logic Optimization | Checksum: 118076a86

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 17df7f341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.230 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: f7a89c26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1356.887 ; gain = 170.656
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1356.887 ; gain = 173.387
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1356.887 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.887 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1356.887 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: b7e4b243

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.887 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: b7e4b243

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: a1212ad7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[92] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[92] {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: a1212ad7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.887 ; gain = 0.000
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: a1212ad7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1356.887 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c15c600a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 105f159af

Time (s): cpu = 00:01:51 ; elapsed = 00:01:12 . Memory (MB): peak = 1356.887 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 104bb5ccf

Time (s): cpu = 00:01:54 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.887 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 104bb5ccf

Time (s): cpu = 00:01:54 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 104bb5ccf

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.887 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 104bb5ccf

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.887 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 104bb5ccf

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.887 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 104bb5ccf

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22ff85f7d

Time (s): cpu = 00:03:27 ; elapsed = 00:02:20 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22ff85f7d

Time (s): cpu = 00:03:27 ; elapsed = 00:02:20 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 124e95789

Time (s): cpu = 00:03:55 ; elapsed = 00:02:39 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18aa7bc47

Time (s): cpu = 00:03:56 ; elapsed = 00:02:40 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 17b67f9a0

Time (s): cpu = 00:04:06 ; elapsed = 00:02:46 . Memory (MB): peak = 1356.887 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: cfb8e609

Time (s): cpu = 00:04:22 ; elapsed = 00:03:01 . Memory (MB): peak = 1375.301 ; gain = 18.414

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cfb8e609

Time (s): cpu = 00:04:24 ; elapsed = 00:03:04 . Memory (MB): peak = 1377.445 ; gain = 20.559
Phase 3 Detail Placement | Checksum: cfb8e609

Time (s): cpu = 00:04:24 ; elapsed = 00:03:04 . Memory (MB): peak = 1377.445 ; gain = 20.559

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 170313607

Time (s): cpu = 00:04:25 ; elapsed = 00:03:04 . Memory (MB): peak = 1377.445 ; gain = 20.559

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Sep 02 15:31:39 2015
# Process ID: 1488
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.688 ; gain = 527.844
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:27 . Memory (MB): peak = 1183.133 ; gain = 999.465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.133 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbfd8d95

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.098 ; gain = 1.965

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 191b8cd69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1185.098 ; gain = 1.965

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2889 unconnected nets.
INFO: [Opt 31-11] Eliminated 5491 unconnected cells.
Phase 3 Sweep | Checksum: 17df7f341

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1185.098 ; gain = 1.965
Ending Logic Optimization Task | Checksum: 17df7f341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1185.098 ; gain = 1.965
Implement Debug Cores | Checksum: 118076a86
Logic Optimization | Checksum: 118076a86

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 17df7f341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.098 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: f7a89c26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.723 ; gain = 170.625
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1355.723 ; gain = 172.590
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1355.723 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.723 ; gain = 0.000
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: b7e4b243

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: b7e4b243

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: a1212ad7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[92] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[92] {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: a1212ad7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: a1212ad7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c15c600a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design
Phase 1.1.6.1 Place Init Design | Checksum: 1156f69dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 1156f69dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1156f69dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 1156f69dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1156f69dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1156f69dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18050bfe5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18050bfe5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e9ecae4e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:54 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18975994d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 3.4 Commit Small Macros & Core Logic
Phase 3.4 Commit Small Macros & Core Logic | Checksum: 1f3f2efed

Time (s): cpu = 00:01:19 ; elapsed = 00:01:09 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1f3f2efed

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f3f2efed

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1da516331

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1da516331

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1da516331

Time (s): cpu = 00:01:23 ; elapsed = 00:01:13 . Memory (MB): peak = 1355.723 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 236888544

Time (s): cpu = 00:01:23 ; elapsed = 00:01:13 . Memory (MB): peak = 1355.723 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 236888544

Time (s): cpu = 00:01:24 ; elapsed = 00:01:13 . Memory (MB): peak = 1355.723 ; gain = 0.000
Ending Placer Task | Checksum: 1a07f9d9a

Time (s): cpu = 00:00:00 ; elapsed = 00:01:13 . Memory (MB): peak = 1355.723 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:20 . Memory (MB): peak = 1355.723 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.723 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.723 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.717 . Memory (MB): peak = 1355.723 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b417b845

Time (s): cpu = 00:02:10 ; elapsed = 00:01:45 . Memory (MB): peak = 1541.895 ; gain = 139.816

Phase 2 Router Initialization

Phase 2.1 Create Timer
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 1b417b845

Time (s): cpu = 00:02:18 ; elapsed = 00:01:52 . Memory (MB): peak = 1569.844 ; gain = 167.766

Phase 2.2 Update Timing
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Sep 02 16:06:37 2015
# Process ID: 192
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1168.098 ; gain = 528.344
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 1184.043 ; gain = 999.523
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1184.043 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbfd8d95

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1186.168 ; gain = 2.125

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 191b8cd69

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1186.168 ; gain = 2.125

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2889 unconnected nets.
INFO: [Opt 31-11] Eliminated 5491 unconnected cells.
Phase 3 Sweep | Checksum: 17df7f341

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1186.168 ; gain = 2.125
Ending Logic Optimization Task | Checksum: 17df7f341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1186.168 ; gain = 2.125
Implement Debug Cores | Checksum: 118076a86
Logic Optimization | Checksum: 118076a86

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 17df7f341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1186.168 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: f7a89c26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1357.355 ; gain = 171.188
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1357.355 ; gain = 173.313
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1357.355 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.355 ; gain = 0.000
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: b7e4b243

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: b7e4b243

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: a1212ad7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[103]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[111]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[119]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[127]_i_2__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[15]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[23]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[31]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[39]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[47]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[55]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[63]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[71]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[79]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[7]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[87]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[92] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_2_0/Bo_reg[95]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_2_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[92] {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: a1212ad7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: a1212ad7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c15c600a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design
Phase 1.1.6.1 Place Init Design | Checksum: 1156f69dd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 1156f69dd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1156f69dd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 1156f69dd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1156f69dd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1156f69dd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18050bfe5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18050bfe5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e9ecae4e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18975994d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 3.4 Commit Small Macros & Core Logic
Phase 3.4 Commit Small Macros & Core Logic | Checksum: 1f3f2efed

Time (s): cpu = 00:01:24 ; elapsed = 00:01:13 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1f3f2efed

Time (s): cpu = 00:01:26 ; elapsed = 00:01:16 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f3f2efed

Time (s): cpu = 00:01:26 ; elapsed = 00:01:16 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1da516331

Time (s): cpu = 00:01:27 ; elapsed = 00:01:16 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1da516331

Time (s): cpu = 00:01:27 ; elapsed = 00:01:16 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1da516331

Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1357.355 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 236888544

Time (s): cpu = 00:01:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1357.355 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 236888544

Time (s): cpu = 00:01:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1357.355 ; gain = 0.000
Ending Placer Task | Checksum: 1a07f9d9a

Time (s): cpu = 00:00:00 ; elapsed = 00:01:17 . Memory (MB): peak = 1357.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:24 . Memory (MB): peak = 1357.355 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1357.355 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.355 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.785 . Memory (MB): peak = 1357.355 ; gain = 0.000
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b417b845

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 1515.109 ; gain = 111.805

Phase 2 Router Initialization
Phase 2 Router Initialization | Checksum: 194123a81

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 1554.652 ; gain = 151.348

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11ea4c373

Time (s): cpu = 00:01:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1554.652 ; gain = 151.348

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2792
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 175132aad

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1554.652 ; gain = 151.348
Phase 4 Rip-up And Reroute | Checksum: 175132aad

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1554.652 ; gain = 151.348

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 175132aad

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1554.652 ; gain = 151.348

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.87881 %
  Global Horizontal Routing Utilization  = 3.25785 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 6 Route finalize | Checksum: 175132aad

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1554.652 ; gain = 151.348

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 175132aad

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1554.652 ; gain = 151.348

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 1bcad32df

Time (s): cpu = 00:01:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1554.652 ; gain = 151.348
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1bcad32df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1554.652 ; gain = 151.348

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1554.652 ; gain = 151.348
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1554.652 ; gain = 197.297
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1554.652 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.652 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1658.535 ; gain = 103.883
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1729.121 ; gain = 70.586
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1794.711 ; gain = 65.590
INFO: [Common 17-206] Exiting Vivado at Wed Sep 02 16:12:53 2015...
