
RTOS_DTC_Comento.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c34c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  0800c52c  0800c52c  0000d52c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7d8  0800c7d8  0000e060  2**0
                  CONTENTS
  4 .ARM          00000008  0800c7d8  0800c7d8  0000d7d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7e0  0800c7e0  0000e060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7e0  0800c7e0  0000d7e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c7e4  0800c7e4  0000d7e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800c7e8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004fe4  20000060  0800c848  0000e060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005044  0800c848  0000f044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d0a6  00000000  00000000  0000e090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042dc  00000000  00000000  0002b136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001828  00000000  00000000  0002f418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012b4  00000000  00000000  00030c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024653  00000000  00000000  00031ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e044  00000000  00000000  00056547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2fb2  00000000  00000000  0007458b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015753d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069c8  00000000  00000000  00157580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0015df48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c514 	.word	0x0800c514

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800c514 	.word	0x0800c514

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <DIAG_UartPrint>:

/**
 * @brief UART로 문자열 출력(블로킹)
 */
void DIAG_UartPrint(const char *msg)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
    if (msg == NULL) return;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d00a      	beq.n	8000620 <DIAG_UartPrint+0x24>

    (void)HAL_UART_Transmit(&huart4,
                            (uint8_t*)msg,
                            (uint16_t)strlen(msg),
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f7ff fe08 	bl	8000220 <strlen>
 8000610:	4603      	mov	r3, r0
    (void)HAL_UART_Transmit(&huart4,
 8000612:	b29a      	uxth	r2, r3
 8000614:	2364      	movs	r3, #100	@ 0x64
 8000616:	6879      	ldr	r1, [r7, #4]
 8000618:	4803      	ldr	r0, [pc, #12]	@ (8000628 <DIAG_UartPrint+0x2c>)
 800061a:	f007 fb96 	bl	8007d4a <HAL_UART_Transmit>
 800061e:	e000      	b.n	8000622 <DIAG_UartPrint+0x26>
    if (msg == NULL) return;
 8000620:	bf00      	nop
                            100u);
}
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000544 	.word	0x20000544

0800062c <DIAG_PrintDTC>:

/**
 * @brief DTC를 보기 쉬운 형태로 UART 출력
 */
void DIAG_PrintDTC(const DTC_Frame_u *dtc)
{
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b0a7      	sub	sp, #156	@ 0x9c
 8000630:	af04      	add	r7, sp, #16
 8000632:	6078      	str	r0, [r7, #4]
    if (dtc == NULL) return;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d01a      	beq.n	8000670 <DIAG_PrintDTC+0x44>
    char buf[128];

    /* DTC 내용을 사람이 읽기 좋게 출력 */
    (void)snprintf(buf, sizeof(buf),
                   "[DTC] ID=0x%04X, type=%u, value=0x%04X, cnt=%u\r\n",
                   dtc->f.dtc_id,
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	881b      	ldrh	r3, [r3, #0]
    (void)snprintf(buf, sizeof(buf),
 800063e:	461c      	mov	r4, r3
                   dtc->f.fault_type,
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	789b      	ldrb	r3, [r3, #2]
    (void)snprintf(buf, sizeof(buf),
 8000644:	461a      	mov	r2, r3
                   dtc->f.value,
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	889b      	ldrh	r3, [r3, #4]
    (void)snprintf(buf, sizeof(buf),
 800064a:	4619      	mov	r1, r3
                   dtc->f.counter);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	799b      	ldrb	r3, [r3, #6]
    (void)snprintf(buf, sizeof(buf),
 8000650:	f107 0008 	add.w	r0, r7, #8
 8000654:	9302      	str	r3, [sp, #8]
 8000656:	9101      	str	r1, [sp, #4]
 8000658:	9200      	str	r2, [sp, #0]
 800065a:	4623      	mov	r3, r4
 800065c:	4a06      	ldr	r2, [pc, #24]	@ (8000678 <DIAG_PrintDTC+0x4c>)
 800065e:	2180      	movs	r1, #128	@ 0x80
 8000660:	f00b fa82 	bl	800bb68 <sniprintf>

    DIAG_UartPrint(buf);
 8000664:	f107 0308 	add.w	r3, r7, #8
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ffc7 	bl	80005fc <DIAG_UartPrint>
 800066e:	e000      	b.n	8000672 <DIAG_PrintDTC+0x46>
    if (dtc == NULL) return;
 8000670:	bf00      	nop
}
 8000672:	378c      	adds	r7, #140	@ 0x8c
 8000674:	46bd      	mov	sp, r7
 8000676:	bd90      	pop	{r4, r7, pc}
 8000678:	0800c52c 	.word	0x0800c52c

0800067c <DIAG_SendDTC_Can>:
/**
 * @brief DTC를 CAN으로 송신 (과제 단계: "송신 가능 구조"만 갖춰도 OK)
 * @note  실제 UDS(0x19/0x14)는 다음 단계에서 확장.
 */
bool DIAG_SendDTC_Can(const DTC_Frame_u *dtc)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	@ 0x28
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
    if (dtc == NULL) return false;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d101      	bne.n	800068e <DIAG_SendDTC_Can+0x12>
 800068a:	2300      	movs	r3, #0
 800068c:	e01d      	b.n	80006ca <DIAG_SendDTC_Can+0x4e>

    CAN_TxHeaderTypeDef txHeader;
    uint32_t txMailbox = 0;
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]

    /* 예: 표준 ID 0x700 사용(임의). 네 과제/보드에 맞게 바꿔도 됨 */
    txHeader.StdId = 0x700;
 8000692:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000696:	613b      	str	r3, [r7, #16]
    txHeader.ExtId = 0;
 8000698:	2300      	movs	r3, #0
 800069a:	617b      	str	r3, [r7, #20]
    txHeader.IDE   = CAN_ID_STD;
 800069c:	2300      	movs	r3, #0
 800069e:	61bb      	str	r3, [r7, #24]
    txHeader.RTR   = CAN_RTR_DATA;
 80006a0:	2300      	movs	r3, #0
 80006a2:	61fb      	str	r3, [r7, #28]
    txHeader.DLC   = 8;            // DTC raw 8바이트를 그대로 실어보내기
 80006a4:	2308      	movs	r3, #8
 80006a6:	623b      	str	r3, [r7, #32]
    txHeader.TransmitGlobalTime = DISABLE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, (uint8_t*)dtc->raw, &txMailbox) != HAL_OK)
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	f107 0110 	add.w	r1, r7, #16
 80006b8:	4806      	ldr	r0, [pc, #24]	@ (80006d4 <DIAG_SendDTC_Can+0x58>)
 80006ba:	f002 f860 	bl	800277e <HAL_CAN_AddTxMessage>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <DIAG_SendDTC_Can+0x4c>
        return false;
 80006c4:	2300      	movs	r3, #0
 80006c6:	e000      	b.n	80006ca <DIAG_SendDTC_Can+0x4e>

    return true;
 80006c8:	2301      	movs	r3, #1
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3728      	adds	r7, #40	@ 0x28
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200000c4 	.word	0x200000c4

080006d8 <DTC_Build>:
#include "dtc.h"
#include <stddef.h>   // NULL 정의
#include <stdbool.h>

bool DTC_Build(DTC_Frame_u *out, DTC_Id_e id, DTC_FaultType_t type, uint16_t value)
{
 80006d8:	b480      	push	{r7}
 80006da:	b087      	sub	sp, #28
 80006dc:	af00      	add	r7, sp, #0
 80006de:	60f8      	str	r0, [r7, #12]
 80006e0:	4608      	mov	r0, r1
 80006e2:	4611      	mov	r1, r2
 80006e4:	461a      	mov	r2, r3
 80006e6:	4603      	mov	r3, r0
 80006e8:	817b      	strh	r3, [r7, #10]
 80006ea:	460b      	mov	r3, r1
 80006ec:	727b      	strb	r3, [r7, #9]
 80006ee:	4613      	mov	r3, r2
 80006f0:	80fb      	strh	r3, [r7, #6]
    if (out == NULL) return false;
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d101      	bne.n	80006fc <DTC_Build+0x24>
 80006f8:	2300      	movs	r3, #0
 80006fa:	e020      	b.n	800073e <DTC_Build+0x66>

    /* 1) raw 초기화 */
    for (int i = 0; i < 8; i++) out->raw[i] = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]
 8000700:	e007      	b.n	8000712 <DTC_Build+0x3a>
 8000702:	68fa      	ldr	r2, [r7, #12]
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	4413      	add	r3, r2
 8000708:	2200      	movs	r2, #0
 800070a:	701a      	strb	r2, [r3, #0]
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	3301      	adds	r3, #1
 8000710:	617b      	str	r3, [r7, #20]
 8000712:	697b      	ldr	r3, [r7, #20]
 8000714:	2b07      	cmp	r3, #7
 8000716:	ddf4      	ble.n	8000702 <DTC_Build+0x2a>

    /* 2) 필드 채우기 */
    out->f.dtc_id     = (uint16_t)id;      /* enum에서 바로 가져옴(하드코딩 제거) */
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	897a      	ldrh	r2, [r7, #10]
 800071c:	801a      	strh	r2, [r3, #0]
    out->f.fault_type = (uint8_t)type;     /* 타입 유지 */
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	7a7a      	ldrb	r2, [r7, #9]
 8000722:	709a      	strb	r2, [r3, #2]
    out->f.subcode    = 0;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	2200      	movs	r2, #0
 8000728:	70da      	strb	r2, [r3, #3]
    out->f.value      = value;
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	88fa      	ldrh	r2, [r7, #6]
 800072e:	809a      	strh	r2, [r3, #4]
    out->f.counter    = 1;
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	2201      	movs	r2, #1
 8000734:	719a      	strb	r2, [r3, #6]
    out->f.checksum   = 0;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	2200      	movs	r2, #0
 800073a:	71da      	strb	r2, [r3, #7]

    return true;
 800073c:	2301      	movs	r3, #1
}
 800073e:	4618      	mov	r0, r3
 8000740:	371c      	adds	r7, #28
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <EEPROM_CS_Low>:
#define EEPROM_CS_Pin GPIO_PIN_0
#endif

/* CS 제어 함수 */
static inline void EEPROM_CS_Low(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8000750:	2200      	movs	r2, #0
 8000752:	2101      	movs	r1, #1
 8000754:	4802      	ldr	r0, [pc, #8]	@ (8000760 <EEPROM_CS_Low+0x14>)
 8000756:	f003 f957 	bl	8003a08 <HAL_GPIO_WritePin>
}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40020400 	.word	0x40020400

08000764 <EEPROM_CS_High>:

static inline void EEPROM_CS_High(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_SET);
 8000768:	2201      	movs	r2, #1
 800076a:	2101      	movs	r1, #1
 800076c:	4802      	ldr	r0, [pc, #8]	@ (8000778 <EEPROM_CS_High+0x14>)
 800076e:	f003 f94b 	bl	8003a08 <HAL_GPIO_WritePin>
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40020400 	.word	0x40020400

0800077c <SPI_TxRxByte>:

/* SPI 한 바이트 전송/수신 헬퍼 */
static uint8_t SPI_TxRxByte(uint8_t tx)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b086      	sub	sp, #24
 8000780:	af02      	add	r7, sp, #8
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
    uint8_t rx = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	73fb      	strb	r3, [r7, #15]
    /* HAL_SPI_TransmitReceive: tx 1바이트 보내고 rx 1바이트 받기 */
    (void)HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1u, EEPROM_SPI_TIMEOUT_MS);
 800078a:	f107 020f 	add.w	r2, r7, #15
 800078e:	1df9      	adds	r1, r7, #7
 8000790:	2364      	movs	r3, #100	@ 0x64
 8000792:	9300      	str	r3, [sp, #0]
 8000794:	2301      	movs	r3, #1
 8000796:	4804      	ldr	r0, [pc, #16]	@ (80007a8 <SPI_TxRxByte+0x2c>)
 8000798:	f006 fe9a 	bl	80074d0 <HAL_SPI_TransmitReceive>
    return rx;
 800079c:	7bfb      	ldrb	r3, [r7, #15]
}
 800079e:	4618      	mov	r0, r3
 80007a0:	3710      	adds	r7, #16
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000314 	.word	0x20000314

080007ac <EEPROM_WriteEnable>:

/* Write Enable */
static void EEPROM_WriteEnable(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
    EEPROM_CS_Low();
 80007b0:	f7ff ffcc 	bl	800074c <EEPROM_CS_Low>

    (void)SPI_TxRxByte((uint8_t)EEPROM_CMD_WREN);
 80007b4:	2006      	movs	r0, #6
 80007b6:	f7ff ffe1 	bl	800077c <SPI_TxRxByte>
    EEPROM_CS_High();  // IMPORTANT: CS High에서 WEL latch가 확정됨
 80007ba:	f7ff ffd3 	bl	8000764 <EEPROM_CS_High>
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <EEPROM_ReadStatus>:

/* Status Register 읽기 */
static uint8_t EEPROM_ReadStatus(void)
{
 80007c2:	b580      	push	{r7, lr}
 80007c4:	b082      	sub	sp, #8
 80007c6:	af00      	add	r7, sp, #0
    uint8_t sr = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	71fb      	strb	r3, [r7, #7]

    EEPROM_CS_Low();
 80007cc:	f7ff ffbe 	bl	800074c <EEPROM_CS_Low>
    (void)SPI_TxRxByte((uint8_t)EEPROM_CMD_RDSR);
 80007d0:	2005      	movs	r0, #5
 80007d2:	f7ff ffd3 	bl	800077c <SPI_TxRxByte>
    sr = SPI_TxRxByte(EEPROM_DUMMY_BYTE);
 80007d6:	20ff      	movs	r0, #255	@ 0xff
 80007d8:	f7ff ffd0 	bl	800077c <SPI_TxRxByte>
 80007dc:	4603      	mov	r3, r0
 80007de:	71fb      	strb	r3, [r7, #7]
    EEPROM_CS_High();
 80007e0:	f7ff ffc0 	bl	8000764 <EEPROM_CS_High>

    return sr;
 80007e4:	79fb      	ldrb	r3, [r7, #7]
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <EEPROM_WaitWriteComplete>:

/* Write 완료 대기(WIP=0 될 때까지) */
static bool EEPROM_WaitWriteComplete(uint32_t timeout_ms)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b084      	sub	sp, #16
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	6078      	str	r0, [r7, #4]
    uint32_t start = HAL_GetTick();
 80007f6:	f001 fc25 	bl	8002044 <HAL_GetTick>
 80007fa:	60f8      	str	r0, [r7, #12]

    while (1)
    {
        uint8_t sr = EEPROM_ReadStatus();
 80007fc:	f7ff ffe1 	bl	80007c2 <EEPROM_ReadStatus>
 8000800:	4603      	mov	r3, r0
 8000802:	72fb      	strb	r3, [r7, #11]

        /* WIP가 0이면 쓰기 완료 */
        if ((sr & EEPROM_SR_WIP) == 0u)
 8000804:	7afb      	ldrb	r3, [r7, #11]
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	2b00      	cmp	r3, #0
 800080c:	d101      	bne.n	8000812 <EEPROM_WaitWriteComplete+0x24>
            return true;
 800080e:	2301      	movs	r3, #1
 8000810:	e008      	b.n	8000824 <EEPROM_WaitWriteComplete+0x36>

        if ((HAL_GetTick() - start) > timeout_ms)
 8000812:	f001 fc17 	bl	8002044 <HAL_GetTick>
 8000816:	4602      	mov	r2, r0
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	1ad3      	subs	r3, r2, r3
 800081c:	687a      	ldr	r2, [r7, #4]
 800081e:	429a      	cmp	r2, r3
 8000820:	d2ec      	bcs.n	80007fc <EEPROM_WaitWriteComplete+0xe>
            return false;
 8000822:	2300      	movs	r3, #0
    }
}
 8000824:	4618      	mov	r0, r3
 8000826:	3710      	adds	r7, #16
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <EEPROM_WritePage>:
    EEPROM_CS_High();
}

/* 실제 WRITE 명령(페이지 단위로 안전하게 쓰기 위해 내부에서 쪼개어 호출) */
static bool EEPROM_WritePage(uint16_t addr, const uint8_t *data, uint16_t len)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	6039      	str	r1, [r7, #0]
 8000836:	80fb      	strh	r3, [r7, #6]
 8000838:	4613      	mov	r3, r2
 800083a:	80bb      	strh	r3, [r7, #4]
    /* len은 반드시 페이지 경계를 넘지 않도록 호출측에서 보장 */
    if (data == NULL || len == 0) return false;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d002      	beq.n	8000848 <EEPROM_WritePage+0x1c>
 8000842:	88bb      	ldrh	r3, [r7, #4]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d101      	bne.n	800084c <EEPROM_WritePage+0x20>
 8000848:	2300      	movs	r3, #0
 800084a:	e01f      	b.n	800088c <EEPROM_WritePage+0x60>

    EEPROM_WriteEnable();
 800084c:	f7ff ffae 	bl	80007ac <EEPROM_WriteEnable>

    EEPROM_CS_Low();
 8000850:	f7ff ff7c 	bl	800074c <EEPROM_CS_Low>

    /* 1) WRITE opcode */
    (void)SPI_TxRxByte((uint8_t)EEPROM_CMD_WRITE);
 8000854:	2002      	movs	r0, #2
 8000856:	f7ff ff91 	bl	800077c <SPI_TxRxByte>

    /* 2) Address: 16-bit (상위바이트 먼저 전송) */
    (void)SPI_TxRxByte((uint8_t)((addr >> 8) & 0xFF));
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	b29b      	uxth	r3, r3
 8000860:	b2db      	uxtb	r3, r3
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff8a 	bl	800077c <SPI_TxRxByte>
    (void)SPI_TxRxByte((uint8_t)(addr & 0xFF));
 8000868:	88fb      	ldrh	r3, [r7, #6]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff ff85 	bl	800077c <SPI_TxRxByte>

    /* 3) Data bytes 전송 */
    (void)HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, 100u);
 8000872:	88ba      	ldrh	r2, [r7, #4]
 8000874:	2364      	movs	r3, #100	@ 0x64
 8000876:	6839      	ldr	r1, [r7, #0]
 8000878:	4806      	ldr	r0, [pc, #24]	@ (8000894 <EEPROM_WritePage+0x68>)
 800087a:	f006 fbdc 	bl	8007036 <HAL_SPI_Transmit>

    /* 4) CS High: 이 순간에 내부 write 사이클이 시작됨 */
    EEPROM_CS_High();
 800087e:	f7ff ff71 	bl	8000764 <EEPROM_CS_High>

    /* 5) WIP가 내려갈 때까지 대기 */
    return EEPROM_WaitWriteComplete(EEPROM_WRITE_TIMEOUT_MS);
 8000882:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000886:	f7ff ffb2 	bl	80007ee <EEPROM_WaitWriteComplete>
 800088a:	4603      	mov	r3, r0
}
 800088c:	4618      	mov	r0, r3
 800088e:	3708      	adds	r7, #8
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20000314 	.word	0x20000314

08000898 <EEPROM_WriteBytes>:

bool EEPROM_WriteBytes(uint16_t addr, const uint8_t *data, uint16_t len)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b086      	sub	sp, #24
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	6039      	str	r1, [r7, #0]
 80008a2:	80fb      	strh	r3, [r7, #6]
 80008a4:	4613      	mov	r3, r2
 80008a6:	80bb      	strh	r3, [r7, #4]
    if (data == NULL) return false;
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d101      	bne.n	80008b2 <EEPROM_WriteBytes+0x1a>
 80008ae:	2300      	movs	r3, #0
 80008b0:	e03f      	b.n	8000932 <EEPROM_WriteBytes+0x9a>
    if (len == 0) return true;
 80008b2:	88bb      	ldrh	r3, [r7, #4]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d101      	bne.n	80008bc <EEPROM_WriteBytes+0x24>
 80008b8:	2301      	movs	r3, #1
 80008ba:	e03a      	b.n	8000932 <EEPROM_WriteBytes+0x9a>

    /* 주소 범위 체크 */
    if ((uint32_t)addr + (uint32_t)len > EEPROM_SIZE_BYTES)
 80008bc:	88fa      	ldrh	r2, [r7, #6]
 80008be:	88bb      	ldrh	r3, [r7, #4]
 80008c0:	4413      	add	r3, r2
 80008c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80008c6:	d901      	bls.n	80008cc <EEPROM_WriteBytes+0x34>
        return false;
 80008c8:	2300      	movs	r3, #0
 80008ca:	e032      	b.n	8000932 <EEPROM_WriteBytes+0x9a>

    /* 페이지 경계 고려해서 쪼개 쓰기 */
    uint16_t remaining = len;
 80008cc:	88bb      	ldrh	r3, [r7, #4]
 80008ce:	82fb      	strh	r3, [r7, #22]
    uint16_t cur_addr = addr;
 80008d0:	88fb      	ldrh	r3, [r7, #6]
 80008d2:	82bb      	strh	r3, [r7, #20]
    const uint8_t *cur_data = data;
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	613b      	str	r3, [r7, #16]

    while (remaining > 0)
 80008d8:	e027      	b.n	800092a <EEPROM_WriteBytes+0x92>
    {
        /* 현재 주소가 속한 페이지의 남은 공간 계산 */
        uint16_t page_offset = (uint16_t)(cur_addr % EEPROM_PAGE_SIZE);
 80008da:	8abb      	ldrh	r3, [r7, #20]
 80008dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008e0:	81fb      	strh	r3, [r7, #14]
        uint16_t page_space  = (uint16_t)(EEPROM_PAGE_SIZE - page_offset);
 80008e2:	89fb      	ldrh	r3, [r7, #14]
 80008e4:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80008e8:	81bb      	strh	r3, [r7, #12]

        /* 이번에 쓸 길이: 페이지 공간과 remaining 중 작은 값 */
        uint16_t chunk = (remaining < page_space) ? remaining : page_space;
 80008ea:	89ba      	ldrh	r2, [r7, #12]
 80008ec:	8afb      	ldrh	r3, [r7, #22]
 80008ee:	4293      	cmp	r3, r2
 80008f0:	bf28      	it	cs
 80008f2:	4613      	movcs	r3, r2
 80008f4:	817b      	strh	r3, [r7, #10]

        if (!EEPROM_WritePage(cur_addr, cur_data, chunk))
 80008f6:	897a      	ldrh	r2, [r7, #10]
 80008f8:	8abb      	ldrh	r3, [r7, #20]
 80008fa:	6939      	ldr	r1, [r7, #16]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff ff95 	bl	800082c <EEPROM_WritePage>
 8000902:	4603      	mov	r3, r0
 8000904:	f083 0301 	eor.w	r3, r3, #1
 8000908:	b2db      	uxtb	r3, r3
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <EEPROM_WriteBytes+0x7a>
            return false;
 800090e:	2300      	movs	r3, #0
 8000910:	e00f      	b.n	8000932 <EEPROM_WriteBytes+0x9a>

        /* 다음 chunk로 이동 */
        cur_addr = (uint16_t)(cur_addr + chunk);
 8000912:	8aba      	ldrh	r2, [r7, #20]
 8000914:	897b      	ldrh	r3, [r7, #10]
 8000916:	4413      	add	r3, r2
 8000918:	82bb      	strh	r3, [r7, #20]
        cur_data = (const uint8_t*)(cur_data + chunk);
 800091a:	897b      	ldrh	r3, [r7, #10]
 800091c:	693a      	ldr	r2, [r7, #16]
 800091e:	4413      	add	r3, r2
 8000920:	613b      	str	r3, [r7, #16]
        remaining = (uint16_t)(remaining - chunk);
 8000922:	8afa      	ldrh	r2, [r7, #22]
 8000924:	897b      	ldrh	r3, [r7, #10]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	82fb      	strh	r3, [r7, #22]
    while (remaining > 0)
 800092a:	8afb      	ldrh	r3, [r7, #22]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d1d4      	bne.n	80008da <EEPROM_WriteBytes+0x42>
    }

    return true;
 8000930:	2301      	movs	r3, #1
}
 8000932:	4618      	mov	r0, r3
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
	...

0800093c <EEPROM_ReadBytes>:

bool EEPROM_ReadBytes(uint16_t addr, uint8_t *data, uint16_t len)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	6039      	str	r1, [r7, #0]
 8000946:	80fb      	strh	r3, [r7, #6]
 8000948:	4613      	mov	r3, r2
 800094a:	80bb      	strh	r3, [r7, #4]
    if (data == NULL) return false;
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d101      	bne.n	8000956 <EEPROM_ReadBytes+0x1a>
 8000952:	2300      	movs	r3, #0
 8000954:	e026      	b.n	80009a4 <EEPROM_ReadBytes+0x68>
    if (len == 0) return true;
 8000956:	88bb      	ldrh	r3, [r7, #4]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d101      	bne.n	8000960 <EEPROM_ReadBytes+0x24>
 800095c:	2301      	movs	r3, #1
 800095e:	e021      	b.n	80009a4 <EEPROM_ReadBytes+0x68>

    /* 주소 범위 체크 */
    if ((uint32_t)addr + (uint32_t)len > EEPROM_SIZE_BYTES)
 8000960:	88fa      	ldrh	r2, [r7, #6]
 8000962:	88bb      	ldrh	r3, [r7, #4]
 8000964:	4413      	add	r3, r2
 8000966:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800096a:	d901      	bls.n	8000970 <EEPROM_ReadBytes+0x34>
        return false;
 800096c:	2300      	movs	r3, #0
 800096e:	e019      	b.n	80009a4 <EEPROM_ReadBytes+0x68>

    EEPROM_CS_Low();
 8000970:	f7ff feec 	bl	800074c <EEPROM_CS_Low>

    /* 1) READ opcode */
    (void)SPI_TxRxByte((uint8_t)EEPROM_CMD_READ);
 8000974:	2003      	movs	r0, #3
 8000976:	f7ff ff01 	bl	800077c <SPI_TxRxByte>

    /* 2) Address 16-bit */
    (void)SPI_TxRxByte((uint8_t)((addr >> 8) & 0xFF));
 800097a:	88fb      	ldrh	r3, [r7, #6]
 800097c:	0a1b      	lsrs	r3, r3, #8
 800097e:	b29b      	uxth	r3, r3
 8000980:	b2db      	uxtb	r3, r3
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fefa 	bl	800077c <SPI_TxRxByte>
    (void)SPI_TxRxByte((uint8_t)(addr & 0xFF));
 8000988:	88fb      	ldrh	r3, [r7, #6]
 800098a:	b2db      	uxtb	r3, r3
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff fef5 	bl	800077c <SPI_TxRxByte>

    /* 3) Data 수신 */
    (void)HAL_SPI_Receive(&hspi1, data, len, 100u);
 8000992:	88ba      	ldrh	r2, [r7, #4]
 8000994:	2364      	movs	r3, #100	@ 0x64
 8000996:	6839      	ldr	r1, [r7, #0]
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <EEPROM_ReadBytes+0x70>)
 800099a:	f006 fc88 	bl	80072ae <HAL_SPI_Receive>

    EEPROM_CS_High();
 800099e:	f7ff fee1 	bl	8000764 <EEPROM_CS_High>

    return true;
 80009a2:	2301      	movs	r3, #1
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3708      	adds	r7, #8
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000314 	.word	0x20000314

080009b0 <FaultDTC_Task>:
 * FaultDTC_Task
 * - PMIC Fault(UV 등) 발생 시 DTC 생성 → EEPROM 저장 → Read-back 검증
 *   → UART 로그 출력 → CAN 송신
 * ============================================================ */
void FaultDTC_Task(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b086      	sub	sp, #24
 80009b4:	af00      	add	r7, sp, #0
    /* 1) PMIC에서 fault 상태 확인 (현재: UV만 예시 구현)
     * - 요구사항 확장 시: OV/OC/TEMP도 동일 패턴으로 추가 가능
     */
    const bool uv = PMIC_IsUV();
 80009b6:	f000 fcca 	bl	800134e <PMIC_IsUV>
 80009ba:	4603      	mov	r3, r0
 80009bc:	75fb      	strb	r3, [r7, #23]
    if (!uv)
 80009be:	7dfb      	ldrb	r3, [r7, #23]
 80009c0:	f083 0301 	eor.w	r3, r3, #1
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d13e      	bne.n	8000a48 <FaultDTC_Task+0x98>
        return;
    }

    /* 2) DTC 생성(8바이트) */
    DTC_Frame_u dtc;
    if (!DTC_Build(&dtc, DTC_ID_UV, DTC_FAULT_UV, DTC_VALUE_UNUSED))
 80009ca:	f107 000c 	add.w	r0, r7, #12
 80009ce:	2300      	movs	r3, #0
 80009d0:	2201      	movs	r2, #1
 80009d2:	f241 0101 	movw	r1, #4097	@ 0x1001
 80009d6:	f7ff fe7f 	bl	80006d8 <DTC_Build>
 80009da:	4603      	mov	r3, r0
 80009dc:	f083 0301 	eor.w	r3, r3, #1
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d003      	beq.n	80009ee <FaultDTC_Task+0x3e>
    {
        DIAG_UartPrint("[FAULT] DTC_Build failed\r\n");
 80009e6:	481a      	ldr	r0, [pc, #104]	@ (8000a50 <FaultDTC_Task+0xa0>)
 80009e8:	f7ff fe08 	bl	80005fc <DIAG_UartPrint>
        return;
 80009ec:	e02d      	b.n	8000a4a <FaultDTC_Task+0x9a>
    }

    /* 3) EEPROM에 저장 (SPI) */
    if (!EEPROM_WriteBytes((uint16_t)EEPROM_ADDR_DTC_BASE, dtc.raw, DTC_FRAME_LEN_BYTES))
 80009ee:	f107 030c 	add.w	r3, r7, #12
 80009f2:	2208      	movs	r2, #8
 80009f4:	4619      	mov	r1, r3
 80009f6:	2000      	movs	r0, #0
 80009f8:	f7ff ff4e 	bl	8000898 <EEPROM_WriteBytes>
 80009fc:	4603      	mov	r3, r0
 80009fe:	f083 0301 	eor.w	r3, r3, #1
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d003      	beq.n	8000a10 <FaultDTC_Task+0x60>
    {
        DIAG_UartPrint("[FAULT] EEPROM write failed\r\n");
 8000a08:	4812      	ldr	r0, [pc, #72]	@ (8000a54 <FaultDTC_Task+0xa4>)
 8000a0a:	f7ff fdf7 	bl	80005fc <DIAG_UartPrint>
        return;
 8000a0e:	e01c      	b.n	8000a4a <FaultDTC_Task+0x9a>
    }

    /* 4) Read-back으로 저장 검증 */
    DTC_Frame_u dtc_rb;
    if (!EEPROM_ReadBytes((uint16_t)EEPROM_ADDR_DTC_BASE, dtc_rb.raw, DTC_FRAME_LEN_BYTES))
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2208      	movs	r2, #8
 8000a14:	4619      	mov	r1, r3
 8000a16:	2000      	movs	r0, #0
 8000a18:	f7ff ff90 	bl	800093c <EEPROM_ReadBytes>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	f083 0301 	eor.w	r3, r3, #1
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d003      	beq.n	8000a30 <FaultDTC_Task+0x80>
    {
        DIAG_UartPrint("[FAULT] EEPROM readback failed\r\n");
 8000a28:	480b      	ldr	r0, [pc, #44]	@ (8000a58 <FaultDTC_Task+0xa8>)
 8000a2a:	f7ff fde7 	bl	80005fc <DIAG_UartPrint>
        return;
 8000a2e:	e00c      	b.n	8000a4a <FaultDTC_Task+0x9a>
    }

    /* 5) UART 로그 출력 (Polling 방식) */
    DIAG_UartPrint("[FAULT] UV detected. Stored DTC (readback):\r\n");
 8000a30:	480a      	ldr	r0, [pc, #40]	@ (8000a5c <FaultDTC_Task+0xac>)
 8000a32:	f7ff fde3 	bl	80005fc <DIAG_UartPrint>
    DIAG_PrintDTC(&dtc_rb);
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fdf7 	bl	800062c <DIAG_PrintDTC>

    /* 6) CAN 송신 (과제 단계: raw 8바이트 송신) */
    (void)DIAG_SendDTC_Can(&dtc_rb);
 8000a3e:	1d3b      	adds	r3, r7, #4
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff fe1b 	bl	800067c <DIAG_SendDTC_Can>
 8000a46:	e000      	b.n	8000a4a <FaultDTC_Task+0x9a>
        return;
 8000a48:	bf00      	nop
}
 8000a4a:	3718      	adds	r7, #24
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	0800c560 	.word	0x0800c560
 8000a54:	0800c57c 	.word	0x0800c57c
 8000a58:	0800c59c 	.word	0x0800c59c
 8000a5c:	0800c5c0 	.word	0x0800c5c0

08000a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b092      	sub	sp, #72	@ 0x48
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a66:	f001 fa87 	bl	8001f78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a6a:	f000 f8af 	bl	8000bcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6e:	f000 fae9 	bl	8001044 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a72:	f000 fa81 	bl	8000f78 <MX_DMA_Init>
  MX_ADC1_Init();
 8000a76:	f000 f907 	bl	8000c88 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000a7a:	f000 f957 	bl	8000d2c <MX_CAN1_Init>
  MX_I2C1_Init();
 8000a7e:	f000 f989 	bl	8000d94 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000a82:	f000 f9b5 	bl	8000df0 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000a86:	f000 f9e1 	bl	8000e4c <MX_SPI1_Init>
  MX_SPI2_Init();
 8000a8a:	f000 fa15 	bl	8000eb8 <MX_SPI2_Init>
  MX_UART4_Init();
 8000a8e:	f000 fa49 	bl	8000f24 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  /* PMIC 출력 전압 설정 (개발요구사항 5) */
  PMIC_SetVoutA_mV(1200);   // Buck A = 1.2V
 8000a92:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8000a96:	f000 fcb0 	bl	80013fa <PMIC_SetVoutA_mV>
  DIAG_UartPrint("PMIC VOUT set to 1200mV\r\n");
 8000a9a:	4836      	ldr	r0, [pc, #216]	@ (8000b74 <main+0x114>)
 8000a9c:	f7ff fdae 	bl	80005fc <DIAG_UartPrint>

  uint8_t r13 = 0, r14 = 0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

  if (PMIC_ReadVoutA_Code(&r13, &r14) == HAL_OK)
 8000aac:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 8000ab0:	f107 0347 	add.w	r3, r7, #71	@ 0x47
 8000ab4:	4611      	mov	r1, r2
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f000 fc23 	bl	8001302 <PMIC_ReadVoutA_Code>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d10d      	bne.n	8000ade <main+0x7e>
  {
      char msg[64];
      sprintf(msg, "Readback: REG13=0x%02X, REG14=0x%02X\r\n", r13, r14);
 8000ac2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000acc:	1d38      	adds	r0, r7, #4
 8000ace:	492a      	ldr	r1, [pc, #168]	@ (8000b78 <main+0x118>)
 8000ad0:	f00b f880 	bl	800bbd4 <siprintf>
      DIAG_UartPrint(msg);
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff fd90 	bl	80005fc <DIAG_UartPrint>
 8000adc:	e002      	b.n	8000ae4 <main+0x84>
  }
  else
  {
      DIAG_UartPrint("Readback FAIL\r\n");
 8000ade:	4827      	ldr	r0, [pc, #156]	@ (8000b7c <main+0x11c>)
 8000ae0:	f7ff fd8c 	bl	80005fc <DIAG_UartPrint>
  }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ae4:	f008 f93c 	bl	8008d60 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of CommMutexHandle */
  CommMutexHandleHandle = osMutexNew(&CommMutexHandle_attributes);
 8000ae8:	4825      	ldr	r0, [pc, #148]	@ (8000b80 <main+0x120>)
 8000aea:	f008 fa30 	bl	8008f4e <osMutexNew>
 8000aee:	4603      	mov	r3, r0
 8000af0:	4a24      	ldr	r2, [pc, #144]	@ (8000b84 <main+0x124>)
 8000af2:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of CanQueue */
  CanQueueHandle = osMessageQueueNew (8, 8, &CanQueue_attributes);
 8000af4:	4a24      	ldr	r2, [pc, #144]	@ (8000b88 <main+0x128>)
 8000af6:	2108      	movs	r1, #8
 8000af8:	2008      	movs	r0, #8
 8000afa:	f008 faae 	bl	800905a <osMessageQueueNew>
 8000afe:	4603      	mov	r3, r0
 8000b00:	4a22      	ldr	r2, [pc, #136]	@ (8000b8c <main+0x12c>)
 8000b02:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b04:	4a22      	ldr	r2, [pc, #136]	@ (8000b90 <main+0x130>)
 8000b06:	2100      	movs	r1, #0
 8000b08:	4822      	ldr	r0, [pc, #136]	@ (8000b94 <main+0x134>)
 8000b0a:	f008 f973 	bl	8008df4 <osThreadNew>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	4a21      	ldr	r2, [pc, #132]	@ (8000b98 <main+0x138>)
 8000b12:	6013      	str	r3, [r2, #0]

  /* creation of I2CTask */
  I2CTaskHandle = osThreadNew(StartI2CTask, NULL, &I2CTask_attributes);
 8000b14:	4a21      	ldr	r2, [pc, #132]	@ (8000b9c <main+0x13c>)
 8000b16:	2100      	movs	r1, #0
 8000b18:	4821      	ldr	r0, [pc, #132]	@ (8000ba0 <main+0x140>)
 8000b1a:	f008 f96b 	bl	8008df4 <osThreadNew>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	4a20      	ldr	r2, [pc, #128]	@ (8000ba4 <main+0x144>)
 8000b22:	6013      	str	r3, [r2, #0]

  /* creation of SPITask */
  SPITaskHandle = osThreadNew(StartSPITask, NULL, &SPITask_attributes);
 8000b24:	4a20      	ldr	r2, [pc, #128]	@ (8000ba8 <main+0x148>)
 8000b26:	2100      	movs	r1, #0
 8000b28:	4820      	ldr	r0, [pc, #128]	@ (8000bac <main+0x14c>)
 8000b2a:	f008 f963 	bl	8008df4 <osThreadNew>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	4a1f      	ldr	r2, [pc, #124]	@ (8000bb0 <main+0x150>)
 8000b32:	6013      	str	r3, [r2, #0]

  /* creation of CANTask */
  CANTaskHandle = osThreadNew(StartCANTask, NULL, &CANTask_attributes);
 8000b34:	4a1f      	ldr	r2, [pc, #124]	@ (8000bb4 <main+0x154>)
 8000b36:	2100      	movs	r1, #0
 8000b38:	481f      	ldr	r0, [pc, #124]	@ (8000bb8 <main+0x158>)
 8000b3a:	f008 f95b 	bl	8008df4 <osThreadNew>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	4a1e      	ldr	r2, [pc, #120]	@ (8000bbc <main+0x15c>)
 8000b42:	6013      	str	r3, [r2, #0]

  /* creation of UARTTask */
  UARTTaskHandle = osThreadNew(StartUARTTask, NULL, &UARTTask_attributes);
 8000b44:	4a1e      	ldr	r2, [pc, #120]	@ (8000bc0 <main+0x160>)
 8000b46:	2100      	movs	r1, #0
 8000b48:	481e      	ldr	r0, [pc, #120]	@ (8000bc4 <main+0x164>)
 8000b4a:	f008 f953 	bl	8008df4 <osThreadNew>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	4a1d      	ldr	r2, [pc, #116]	@ (8000bc8 <main+0x168>)
 8000b52:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000b54:	f008 f928 	bl	8008da8 <osKernelStart>

    /* USER CODE BEGIN 3 */


	  // [1] 전원 상태 감시: PMIC에서 전압/고장 상태를 읽고 내부 상태값을 갱신
	      PowerMonitor_Task();
 8000b58:	f000 fcb2 	bl	80014c0 <PowerMonitor_Task>

	      // [2] 방금 읽은 상태에서 저전압(UV)이면 고장 처리 루틴 수행
	      if (PMIC_IsUV())
 8000b5c:	f000 fbf7 	bl	800134e <PMIC_IsUV>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <main+0x10a>
	      {
	          // [3] DTC 생성 + EEPROM 저장(비휘발성): 전원 꺼져도 고장 이력을 보존하기 위함
	          FaultDTC_Task();
 8000b66:	f7ff ff23 	bl	80009b0 <FaultDTC_Task>
	          // [4] CAN/UDS로 DTC 보고 + UART 로그 출력(디버그)
	          //Diagnostic_Task();
	      }

	      // [5] 주기적 감시를 위해 딜레이(1초). 테스트 중엔 100ms 등으로 조정 가능
	      HAL_Delay(1000);
 8000b6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b6e:	f001 fa75 	bl	800205c <HAL_Delay>
	      PowerMonitor_Task();
 8000b72:	e7f1      	b.n	8000b58 <main+0xf8>
 8000b74:	0800c63c 	.word	0x0800c63c
 8000b78:	0800c658 	.word	0x0800c658
 8000b7c:	0800c680 	.word	0x0800c680
 8000b80:	0800c774 	.word	0x0800c774
 8000b84:	200005a0 	.word	0x200005a0
 8000b88:	0800c75c 	.word	0x0800c75c
 8000b8c:	2000059c 	.word	0x2000059c
 8000b90:	0800c6a8 	.word	0x0800c6a8
 8000b94:	08001139 	.word	0x08001139
 8000b98:	20000588 	.word	0x20000588
 8000b9c:	0800c6cc 	.word	0x0800c6cc
 8000ba0:	08001149 	.word	0x08001149
 8000ba4:	2000058c 	.word	0x2000058c
 8000ba8:	0800c6f0 	.word	0x0800c6f0
 8000bac:	08001179 	.word	0x08001179
 8000bb0:	20000590 	.word	0x20000590
 8000bb4:	0800c714 	.word	0x0800c714
 8000bb8:	08001189 	.word	0x08001189
 8000bbc:	20000594 	.word	0x20000594
 8000bc0:	0800c738 	.word	0x0800c738
 8000bc4:	08001199 	.word	0x08001199
 8000bc8:	20000598 	.word	0x20000598

08000bcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b094      	sub	sp, #80	@ 0x50
 8000bd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bd2:	f107 031c 	add.w	r3, r7, #28
 8000bd6:	2234      	movs	r2, #52	@ 0x34
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f00b f81c 	bl	800bc18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000be0:	f107 0308 	add.w	r3, r7, #8
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	4b22      	ldr	r3, [pc, #136]	@ (8000c80 <SystemClock_Config+0xb4>)
 8000bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf8:	4a21      	ldr	r2, [pc, #132]	@ (8000c80 <SystemClock_Config+0xb4>)
 8000bfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bfe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c00:	4b1f      	ldr	r3, [pc, #124]	@ (8000c80 <SystemClock_Config+0xb4>)
 8000c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <SystemClock_Config+0xb8>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a1b      	ldr	r2, [pc, #108]	@ (8000c84 <SystemClock_Config+0xb8>)
 8000c16:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c1a:	6013      	str	r3, [r2, #0]
 8000c1c:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <SystemClock_Config+0xb8>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c30:	2310      	movs	r3, #16
 8000c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c34:	2300      	movs	r3, #0
 8000c36:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c38:	f107 031c 	add.w	r3, r7, #28
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f005 feed 	bl	8006a1c <HAL_RCC_OscConfig>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000c48:	f000 faae 	bl	80011a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c50:	2300      	movs	r3, #0
 8000c52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c60:	f107 0308 	add.w	r3, r7, #8
 8000c64:	2100      	movs	r1, #0
 8000c66:	4618      	mov	r0, r3
 8000c68:	f005 fcf8 	bl	800665c <HAL_RCC_ClockConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c72:	f000 fa99 	bl	80011a8 <Error_Handler>
  }
}
 8000c76:	bf00      	nop
 8000c78:	3750      	adds	r7, #80	@ 0x50
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40023800 	.word	0x40023800
 8000c84:	40007000 	.word	0x40007000

08000c88 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c8e:	463b      	mov	r3, r7
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c9a:	4b21      	ldr	r3, [pc, #132]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000c9c:	4a21      	ldr	r2, [pc, #132]	@ (8000d24 <MX_ADC1_Init+0x9c>)
 8000c9e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000cac:	4b1c      	ldr	r3, [pc, #112]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cb8:	4b19      	ldr	r3, [pc, #100]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cc0:	4b17      	ldr	r3, [pc, #92]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc6:	4b16      	ldr	r3, [pc, #88]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000cc8:	4a17      	ldr	r2, [pc, #92]	@ (8000d28 <MX_ADC1_Init+0xa0>)
 8000cca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ccc:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cd2:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ce6:	480e      	ldr	r0, [pc, #56]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000ce8:	f001 f9dc 	bl	80020a4 <HAL_ADC_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000cf2:	f000 fa59 	bl	80011a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d02:	463b      	mov	r3, r7
 8000d04:	4619      	mov	r1, r3
 8000d06:	4806      	ldr	r0, [pc, #24]	@ (8000d20 <MX_ADC1_Init+0x98>)
 8000d08:	f001 fa10 	bl	800212c <HAL_ADC_ConfigChannel>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000d12:	f000 fa49 	bl	80011a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	2000007c 	.word	0x2000007c
 8000d24:	40012000 	.word	0x40012000
 8000d28:	0f000001 	.word	0x0f000001

08000d2c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000d30:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d32:	4a17      	ldr	r2, [pc, #92]	@ (8000d90 <MX_CAN1_Init+0x64>)
 8000d34:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000d36:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d38:	2210      	movs	r2, #16
 8000d3a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d42:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000d48:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000d54:	4b0d      	ldr	r3, [pc, #52]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000d60:	4b0a      	ldr	r3, [pc, #40]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000d66:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000d6c:	4b07      	ldr	r3, [pc, #28]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000d78:	4804      	ldr	r0, [pc, #16]	@ (8000d8c <MX_CAN1_Init+0x60>)
 8000d7a:	f001 fc05 	bl	8002588 <HAL_CAN_Init>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000d84:	f000 fa10 	bl	80011a8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	200000c4 	.word	0x200000c4
 8000d90:	40006400 	.word	0x40006400

08000d94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d98:	4b12      	ldr	r3, [pc, #72]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000d9a:	4a13      	ldr	r2, [pc, #76]	@ (8000de8 <MX_I2C1_Init+0x54>)
 8000d9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d9e:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000da0:	4a12      	ldr	r2, [pc, #72]	@ (8000dec <MX_I2C1_Init+0x58>)
 8000da2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000daa:	4b0e      	ldr	r3, [pc, #56]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000db0:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000db2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000db6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000db8:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000dbe:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dc4:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dd0:	4804      	ldr	r0, [pc, #16]	@ (8000de4 <MX_I2C1_Init+0x50>)
 8000dd2:	f002 fe33 	bl	8003a3c <HAL_I2C_Init>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ddc:	f000 f9e4 	bl	80011a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000de0:	bf00      	nop
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	200000ec 	.word	0x200000ec
 8000de8:	40005400 	.word	0x40005400
 8000dec:	000186a0 	.word	0x000186a0

08000df0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000df4:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000df6:	4a13      	ldr	r2, [pc, #76]	@ (8000e44 <MX_I2C2_Init+0x54>)
 8000df8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000dfa:	4b11      	ldr	r3, [pc, #68]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000dfc:	4a12      	ldr	r2, [pc, #72]	@ (8000e48 <MX_I2C2_Init+0x58>)
 8000dfe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e00:	4b0f      	ldr	r3, [pc, #60]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000e06:	4b0e      	ldr	r3, [pc, #56]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000e0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e12:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e14:	4b0a      	ldr	r3, [pc, #40]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000e1a:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e20:	4b07      	ldr	r3, [pc, #28]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e2c:	4804      	ldr	r0, [pc, #16]	@ (8000e40 <MX_I2C2_Init+0x50>)
 8000e2e:	f002 fe05 	bl	8003a3c <HAL_I2C_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000e38:	f000 f9b6 	bl	80011a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000140 	.word	0x20000140
 8000e44:	40005800 	.word	0x40005800
 8000e48:	000186a0 	.word	0x000186a0

08000e4c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e50:	4b17      	ldr	r3, [pc, #92]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e52:	4a18      	ldr	r2, [pc, #96]	@ (8000eb4 <MX_SPI1_Init+0x68>)
 8000e54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e56:	4b16      	ldr	r3, [pc, #88]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e5e:	4b14      	ldr	r3, [pc, #80]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e64:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e70:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e76:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e7c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e84:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e8a:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e90:	4b07      	ldr	r3, [pc, #28]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e96:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e98:	220a      	movs	r2, #10
 8000e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e9c:	4804      	ldr	r0, [pc, #16]	@ (8000eb0 <MX_SPI1_Init+0x64>)
 8000e9e:	f006 f841 	bl	8006f24 <HAL_SPI_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ea8:	f000 f97e 	bl	80011a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000314 	.word	0x20000314
 8000eb4:	40013000 	.word	0x40013000

08000eb8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ebc:	4b17      	ldr	r3, [pc, #92]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ebe:	4a18      	ldr	r2, [pc, #96]	@ (8000f20 <MX_SPI2_Init+0x68>)
 8000ec0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ec2:	4b16      	ldr	r3, [pc, #88]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ec4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ec8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000eca:	4b14      	ldr	r3, [pc, #80]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ed0:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ed6:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000edc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ee4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ee8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000eea:	4b0c      	ldr	r3, [pc, #48]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ef6:	4b09      	ldr	r3, [pc, #36]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000f02:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000f04:	220a      	movs	r2, #10
 8000f06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f08:	4804      	ldr	r0, [pc, #16]	@ (8000f1c <MX_SPI2_Init+0x64>)
 8000f0a:	f006 f80b 	bl	8006f24 <HAL_SPI_Init>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000f14:	f000 f948 	bl	80011a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f18:	bf00      	nop
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	2000036c 	.word	0x2000036c
 8000f20:	40003800 	.word	0x40003800

08000f24 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000f28:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f2a:	4a12      	ldr	r2, [pc, #72]	@ (8000f74 <MX_UART4_Init+0x50>)
 8000f2c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000f2e:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f34:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000f36:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000f42:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000f48:	4b09      	ldr	r3, [pc, #36]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f4a:	220c      	movs	r2, #12
 8000f4c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f4e:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f54:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000f5a:	4805      	ldr	r0, [pc, #20]	@ (8000f70 <MX_UART4_Init+0x4c>)
 8000f5c:	f006 fea8 	bl	8007cb0 <HAL_UART_Init>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000f66:	f000 f91f 	bl	80011a8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	20000544 	.word	0x20000544
 8000f74:	40004c00 	.word	0x40004c00

08000f78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	607b      	str	r3, [r7, #4]
 8000f82:	4b2f      	ldr	r3, [pc, #188]	@ (8001040 <MX_DMA_Init+0xc8>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	4a2e      	ldr	r2, [pc, #184]	@ (8001040 <MX_DMA_Init+0xc8>)
 8000f88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8e:	4b2c      	ldr	r3, [pc, #176]	@ (8001040 <MX_DMA_Init+0xc8>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	603b      	str	r3, [r7, #0]
 8000f9e:	4b28      	ldr	r3, [pc, #160]	@ (8001040 <MX_DMA_Init+0xc8>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	4a27      	ldr	r2, [pc, #156]	@ (8001040 <MX_DMA_Init+0xc8>)
 8000fa4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000faa:	4b25      	ldr	r3, [pc, #148]	@ (8001040 <MX_DMA_Init+0xc8>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2105      	movs	r1, #5
 8000fba:	200b      	movs	r0, #11
 8000fbc:	f001 ffcf 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000fc0:	200b      	movs	r0, #11
 8000fc2:	f001 ffe8 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2105      	movs	r1, #5
 8000fca:	200d      	movs	r0, #13
 8000fcc:	f001 ffc7 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000fd0:	200d      	movs	r0, #13
 8000fd2:	f001 ffe0 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2105      	movs	r1, #5
 8000fda:	200e      	movs	r0, #14
 8000fdc:	f001 ffbf 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000fe0:	200e      	movs	r0, #14
 8000fe2:	f001 ffd8 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2105      	movs	r1, #5
 8000fea:	200f      	movs	r0, #15
 8000fec:	f001 ffb7 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000ff0:	200f      	movs	r0, #15
 8000ff2:	f001 ffd0 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2105      	movs	r1, #5
 8000ffa:	2011      	movs	r0, #17
 8000ffc:	f001 ffaf 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001000:	2011      	movs	r0, #17
 8001002:	f001 ffc8 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2105      	movs	r1, #5
 800100a:	202f      	movs	r0, #47	@ 0x2f
 800100c:	f001 ffa7 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001010:	202f      	movs	r0, #47	@ 0x2f
 8001012:	f001 ffc0 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001016:	2200      	movs	r2, #0
 8001018:	2105      	movs	r1, #5
 800101a:	2038      	movs	r0, #56	@ 0x38
 800101c:	f001 ff9f 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001020:	2038      	movs	r0, #56	@ 0x38
 8001022:	f001 ffb8 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2105      	movs	r1, #5
 800102a:	203b      	movs	r0, #59	@ 0x3b
 800102c:	f001 ff97 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001030:	203b      	movs	r0, #59	@ 0x3b
 8001032:	f001 ffb0 	bl	8002f96 <HAL_NVIC_EnableIRQ>

}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40023800 	.word	0x40023800

08001044 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	@ 0x28
 8001048:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	4b34      	ldr	r3, [pc, #208]	@ (8001130 <MX_GPIO_Init+0xec>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a33      	ldr	r2, [pc, #204]	@ (8001130 <MX_GPIO_Init+0xec>)
 8001064:	f043 0320 	orr.w	r3, r3, #32
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b31      	ldr	r3, [pc, #196]	@ (8001130 <MX_GPIO_Init+0xec>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f003 0320 	and.w	r3, r3, #32
 8001072:	613b      	str	r3, [r7, #16]
 8001074:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	4b2d      	ldr	r3, [pc, #180]	@ (8001130 <MX_GPIO_Init+0xec>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	4a2c      	ldr	r2, [pc, #176]	@ (8001130 <MX_GPIO_Init+0xec>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	6313      	str	r3, [r2, #48]	@ 0x30
 8001086:	4b2a      	ldr	r3, [pc, #168]	@ (8001130 <MX_GPIO_Init+0xec>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	60bb      	str	r3, [r7, #8]
 8001096:	4b26      	ldr	r3, [pc, #152]	@ (8001130 <MX_GPIO_Init+0xec>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	4a25      	ldr	r2, [pc, #148]	@ (8001130 <MX_GPIO_Init+0xec>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a2:	4b23      	ldr	r3, [pc, #140]	@ (8001130 <MX_GPIO_Init+0xec>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	607b      	str	r3, [r7, #4]
 80010b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <MX_GPIO_Init+0xec>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001130 <MX_GPIO_Init+0xec>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010be:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <MX_GPIO_Init+0xec>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	603b      	str	r3, [r7, #0]
 80010ce:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <MX_GPIO_Init+0xec>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	4a17      	ldr	r2, [pc, #92]	@ (8001130 <MX_GPIO_Init+0xec>)
 80010d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010da:	4b15      	ldr	r3, [pc, #84]	@ (8001130 <MX_GPIO_Init+0xec>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010e2:	603b      	str	r3, [r7, #0]
 80010e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_SET);
 80010e6:	2201      	movs	r2, #1
 80010e8:	2107      	movs	r1, #7
 80010ea:	4812      	ldr	r0, [pc, #72]	@ (8001134 <MX_GPIO_Init+0xf0>)
 80010ec:	f002 fc8c 	bl	8003a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010f0:	2303      	movs	r3, #3
 80010f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f4:	2301      	movs	r3, #1
 80010f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80010fc:	2301      	movs	r3, #1
 80010fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001100:	f107 0314 	add.w	r3, r7, #20
 8001104:	4619      	mov	r1, r3
 8001106:	480b      	ldr	r0, [pc, #44]	@ (8001134 <MX_GPIO_Init+0xf0>)
 8001108:	f002 faea 	bl	80036e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800110c:	2304      	movs	r3, #4
 800110e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001110:	2311      	movs	r3, #17
 8001112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001118:	2301      	movs	r3, #1
 800111a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	4804      	ldr	r0, [pc, #16]	@ (8001134 <MX_GPIO_Init+0xf0>)
 8001124:	f002 fadc 	bl	80036e0 <HAL_GPIO_Init>

}
 8001128:	bf00      	nop
 800112a:	3728      	adds	r7, #40	@ 0x28
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40023800 	.word	0x40023800
 8001134:	40020400 	.word	0x40020400

08001138 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001140:	2001      	movs	r0, #1
 8001142:	f007 fee9 	bl	8008f18 <osDelay>
 8001146:	e7fb      	b.n	8001140 <StartDefaultTask+0x8>

08001148 <StartI2CTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartI2CTask */
void StartI2CTask(void *argument)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af02      	add	r7, sp, #8
 800114e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartI2CTask */
	uint8_t data[2] = {0x00, 0x01}; // 보낼 데이터
 8001150:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001154:	81bb      	strh	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
    // [Polling] 주소 0x12인 장치에 2바이트 전송, 10ms 동안 기다림(Timeout)
    HAL_I2C_Master_Transmit(&hi2c1, (0x12 << 1), data, 2, 10);
 8001156:	f107 020c 	add.w	r2, r7, #12
 800115a:	230a      	movs	r3, #10
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	2302      	movs	r3, #2
 8001160:	2124      	movs	r1, #36	@ 0x24
 8001162:	4804      	ldr	r0, [pc, #16]	@ (8001174 <StartI2CTask+0x2c>)
 8001164:	f002 fdae 	bl	8003cc4 <HAL_I2C_Master_Transmit>
    osDelay(1);
 8001168:	2001      	movs	r0, #1
 800116a:	f007 fed5 	bl	8008f18 <osDelay>
    HAL_I2C_Master_Transmit(&hi2c1, (0x12 << 1), data, 2, 10);
 800116e:	bf00      	nop
 8001170:	e7f1      	b.n	8001156 <StartI2CTask+0xe>
 8001172:	bf00      	nop
 8001174:	200000ec 	.word	0x200000ec

08001178 <StartSPITask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSPITask */
void StartSPITask(void *argument)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSPITask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001180:	2001      	movs	r0, #1
 8001182:	f007 fec9 	bl	8008f18 <osDelay>
 8001186:	e7fb      	b.n	8001180 <StartSPITask+0x8>

08001188 <StartCANTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCANTask */
void StartCANTask(void *argument)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCANTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001190:	2001      	movs	r0, #1
 8001192:	f007 fec1 	bl	8008f18 <osDelay>
 8001196:	e7fb      	b.n	8001190 <StartCANTask+0x8>

08001198 <StartUARTTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUARTTask */
void StartUARTTask(void *argument)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUARTTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011a0:	2001      	movs	r0, #1
 80011a2:	f007 feb9 	bl	8008f18 <osDelay>
 80011a6:	e7fb      	b.n	80011a0 <StartUARTTask+0x8>

080011a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011ac:	b672      	cpsid	i
}
 80011ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <Error_Handler+0x8>

080011b4 <PMIC_ReadReg>:
/* ============================================================================
 * 내부 헬퍼: 1바이트 레지스터 Read/Write를 깔끔하게
 * - MP5475 레지스터는 8-bit address로 접근하는 형태로 구현
 * ========================================================================== */
HAL_StatusTypeDef PMIC_ReadReg(PMIC_Reg_t reg, uint8_t *data, uint16_t len)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af04      	add	r7, sp, #16
 80011ba:	4603      	mov	r3, r0
 80011bc:	6039      	str	r1, [r7, #0]
 80011be:	71fb      	strb	r3, [r7, #7]
 80011c0:	4613      	mov	r3, r2
 80011c2:	80bb      	strh	r3, [r7, #4]
    if (data == NULL || len == 0) return HAL_ERROR;
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d002      	beq.n	80011d0 <PMIC_ReadReg+0x1c>
 80011ca:	88bb      	ldrh	r3, [r7, #4]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d101      	bne.n	80011d4 <PMIC_ReadReg+0x20>
 80011d0:	2301      	movs	r3, #1
 80011d2:	e00d      	b.n	80011f0 <PMIC_ReadReg+0x3c>

    /* HAL_I2C_Mem_Read:
     * - DevAddress: 7-bit<<1 형태(PMIC_I2C_ADDR)
     * - MemAddress: reg(8-bit)
     */
    return HAL_I2C_Mem_Read(&hi2c1,
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	2364      	movs	r3, #100	@ 0x64
 80011da:	9302      	str	r3, [sp, #8]
 80011dc:	88bb      	ldrh	r3, [r7, #4]
 80011de:	9301      	str	r3, [sp, #4]
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	2301      	movs	r3, #1
 80011e6:	21c0      	movs	r1, #192	@ 0xc0
 80011e8:	4803      	ldr	r0, [pc, #12]	@ (80011f8 <PMIC_ReadReg+0x44>)
 80011ea:	f002 ff63 	bl	80040b4 <HAL_I2C_Mem_Read>
 80011ee:	4603      	mov	r3, r0
                            (uint16_t)reg,
                            I2C_MEMADD_SIZE_8BIT,
                            data,
                            len,
                            100);
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200000ec 	.word	0x200000ec

080011fc <PMIC_WriteReg>:

HAL_StatusTypeDef PMIC_WriteReg(PMIC_Reg_t reg, const uint8_t *data, uint16_t len)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af04      	add	r7, sp, #16
 8001202:	4603      	mov	r3, r0
 8001204:	6039      	str	r1, [r7, #0]
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	4613      	mov	r3, r2
 800120a:	80bb      	strh	r3, [r7, #4]
    if (data == NULL || len == 0) return HAL_ERROR;
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <PMIC_WriteReg+0x1c>
 8001212:	88bb      	ldrh	r3, [r7, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d101      	bne.n	800121c <PMIC_WriteReg+0x20>
 8001218:	2301      	movs	r3, #1
 800121a:	e00d      	b.n	8001238 <PMIC_WriteReg+0x3c>

    return HAL_I2C_Mem_Write(&hi2c1,
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	b29a      	uxth	r2, r3
 8001220:	2364      	movs	r3, #100	@ 0x64
 8001222:	9302      	str	r3, [sp, #8]
 8001224:	88bb      	ldrh	r3, [r7, #4]
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2301      	movs	r3, #1
 800122e:	21c0      	movs	r1, #192	@ 0xc0
 8001230:	4803      	ldr	r0, [pc, #12]	@ (8001240 <PMIC_WriteReg+0x44>)
 8001232:	f002 fe45 	bl	8003ec0 <HAL_I2C_Mem_Write>
 8001236:	4603      	mov	r3, r0
                             (uint16_t)reg,
                             I2C_MEMADD_SIZE_8BIT,
                             (uint8_t*)data,
                             len,
                             100);
}
 8001238:	4618      	mov	r0, r3
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200000ec 	.word	0x200000ec

08001244 <PMIC_ReadFaultFrame>:
 *   과제 요구사항이 “8바이트 데이터” 프레임을 강조하니 컨테이너로 읽는 버전 제공
 * - 여기서는 UV/OV/OC 레지스터를 각각 1바이트씩 읽고 raw[0]에 합쳐 넣는 방식으로
 *   “8바이트 프레임”을 구성(과제 친화)
 * ========================================================================== */
HAL_StatusTypeDef PMIC_ReadFaultFrame(PMIC_FaultFrame_u *frame)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
    if (frame == NULL) return HAL_ERROR;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <PMIC_ReadFaultFrame+0x12>
 8001252:	2301      	movs	r3, #1
 8001254:	e051      	b.n	80012fa <PMIC_ReadFaultFrame+0xb6>

    memset(frame->raw, 0, sizeof(frame->raw));
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2208      	movs	r2, #8
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f00a fcdb 	bl	800bc18 <memset>

    uint8_t uv = 0, ov = 0, oc = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	73fb      	strb	r3, [r7, #15]
 8001266:	2300      	movs	r3, #0
 8001268:	73bb      	strb	r3, [r7, #14]
 800126a:	2300      	movs	r3, #0
 800126c:	737b      	strb	r3, [r7, #13]

    /* 각 Fault Status 레지스터 주소(0x07/0x08/0x09)는 데이터시트에 명시 :contentReference[oaicite:12]{index=12} */
    if (PMIC_ReadReg(PMIC_REG_UV_STATUS, &uv, 1) != HAL_OK) return HAL_ERROR;
 800126e:	f107 030f 	add.w	r3, r7, #15
 8001272:	2201      	movs	r2, #1
 8001274:	4619      	mov	r1, r3
 8001276:	2007      	movs	r0, #7
 8001278:	f7ff ff9c 	bl	80011b4 <PMIC_ReadReg>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <PMIC_ReadFaultFrame+0x42>
 8001282:	2301      	movs	r3, #1
 8001284:	e039      	b.n	80012fa <PMIC_ReadFaultFrame+0xb6>
    if (PMIC_ReadReg(PMIC_REG_OV_STATUS, &ov, 1) != HAL_OK) return HAL_ERROR;
 8001286:	f107 030e 	add.w	r3, r7, #14
 800128a:	2201      	movs	r2, #1
 800128c:	4619      	mov	r1, r3
 800128e:	2008      	movs	r0, #8
 8001290:	f7ff ff90 	bl	80011b4 <PMIC_ReadReg>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <PMIC_ReadFaultFrame+0x5a>
 800129a:	2301      	movs	r3, #1
 800129c:	e02d      	b.n	80012fa <PMIC_ReadFaultFrame+0xb6>
    if (PMIC_ReadReg(PMIC_REG_OC_STATUS, &oc, 1) != HAL_OK) return HAL_ERROR;
 800129e:	f107 030d 	add.w	r3, r7, #13
 80012a2:	2201      	movs	r2, #1
 80012a4:	4619      	mov	r1, r3
 80012a6:	2009      	movs	r0, #9
 80012a8:	f7ff ff84 	bl	80011b4 <PMIC_ReadReg>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <PMIC_ReadFaultFrame+0x72>
 80012b2:	2301      	movs	r3, #1
 80012b4:	e021      	b.n	80012fa <PMIC_ReadFaultFrame+0xb6>

    /*
     * - uv/ov/oc 값을 “0 아니면 fault 발생”으로 간주해서 bit로 넣음
     * - 실제 제품이라면 각 레지스터의 비트 정의에 맞춰 정확히 파싱해야 함
     */
    frame->bit.uv = (uv != 0) ? 1 : 0;
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	bf14      	ite	ne
 80012bc:	2301      	movne	r3, #1
 80012be:	2300      	moveq	r3, #0
 80012c0:	b2d9      	uxtb	r1, r3
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	7813      	ldrb	r3, [r2, #0]
 80012c6:	f361 0300 	bfi	r3, r1, #0, #1
 80012ca:	7013      	strb	r3, [r2, #0]
    frame->bit.ov = (ov != 0) ? 1 : 0;
 80012cc:	7bbb      	ldrb	r3, [r7, #14]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	bf14      	ite	ne
 80012d2:	2301      	movne	r3, #1
 80012d4:	2300      	moveq	r3, #0
 80012d6:	b2d9      	uxtb	r1, r3
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	7813      	ldrb	r3, [r2, #0]
 80012dc:	f361 0341 	bfi	r3, r1, #1, #1
 80012e0:	7013      	strb	r3, [r2, #0]
    frame->bit.oc = (oc != 0) ? 1 : 0;
 80012e2:	7b7b      	ldrb	r3, [r7, #13]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	bf14      	ite	ne
 80012e8:	2301      	movne	r3, #1
 80012ea:	2300      	moveq	r3, #0
 80012ec:	b2d9      	uxtb	r1, r3
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	7813      	ldrb	r3, [r2, #0]
 80012f2:	f361 0382 	bfi	r3, r1, #2, #1
 80012f6:	7013      	strb	r3, [r2, #0]

    return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <PMIC_ReadVoutA_Code>:

HAL_StatusTypeDef PMIC_ReadVoutA_Code(uint8_t *reg13, uint8_t *reg14)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
 800130a:	6039      	str	r1, [r7, #0]
    if (reg13 == NULL || reg14 == NULL) return HAL_ERROR;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <PMIC_ReadVoutA_Code+0x16>
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <PMIC_ReadVoutA_Code+0x1a>
 8001318:	2301      	movs	r3, #1
 800131a:	e014      	b.n	8001346 <PMIC_ReadVoutA_Code+0x44>

    /* 0x13: VOUT_SELECTA + V_REFA_HIGH */
    if (PMIC_ReadReg(PMIC_REG_VOUTA_SELECT_REFA_HIGH, reg13, 1) != HAL_OK)
 800131c:	2201      	movs	r2, #1
 800131e:	6879      	ldr	r1, [r7, #4]
 8001320:	2013      	movs	r0, #19
 8001322:	f7ff ff47 	bl	80011b4 <PMIC_ReadReg>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <PMIC_ReadVoutA_Code+0x2e>
        return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e00a      	b.n	8001346 <PMIC_ReadVoutA_Code+0x44>

    /* 0x14: V_REFA_LOW */
    if (PMIC_ReadReg(PMIC_REG_VREFA_LOW, reg14, 1) != HAL_OK)
 8001330:	2201      	movs	r2, #1
 8001332:	6839      	ldr	r1, [r7, #0]
 8001334:	2014      	movs	r0, #20
 8001336:	f7ff ff3d 	bl	80011b4 <PMIC_ReadReg>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <PMIC_ReadVoutA_Code+0x42>
        return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e000      	b.n	8001346 <PMIC_ReadVoutA_Code+0x44>

    return HAL_OK;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <PMIC_IsUV>:

/* ============================================================================
 * Fault 판정 함수들
 * ========================================================================== */
bool PMIC_IsUV(void)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
    PMIC_FaultFrame_u f;
    if (PMIC_ReadFaultFrame(&f) != HAL_OK) return false;
 8001354:	463b      	mov	r3, r7
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff ff74 	bl	8001244 <PMIC_ReadFaultFrame>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <PMIC_IsUV+0x18>
 8001362:	2300      	movs	r3, #0
 8001364:	e008      	b.n	8001378 <PMIC_IsUV+0x2a>
    return (f.bit.uv == 1);
 8001366:	783b      	ldrb	r3, [r7, #0]
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	bf14      	ite	ne
 8001372:	2301      	movne	r3, #1
 8001374:	2300      	moveq	r3, #0
 8001376:	b2db      	uxtb	r3, r3
}
 8001378:	4618      	mov	r0, r3
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <PMIC_EncodeVref_mV>:
 * - 데이터시트 예시: {HIGH,LOW} = 00_1001_0110 이 300mV :contentReference[oaicite:17]{index=17}
 * - 여기서 LOW=0x26, HIGH=0
 * - 그래서 "code10bit - 0x026" 만큼 2mV씩 증가한다고 가정 (과제용)
 */
static bool PMIC_EncodeVref_mV(uint16_t vref_mV, uint8_t *out_high2bit, uint8_t *out_low8bit)
{
 8001380:	b480      	push	{r7}
 8001382:	b087      	sub	sp, #28
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	81fb      	strh	r3, [r7, #14]
    if (out_high2bit == NULL || out_low8bit == NULL) return false;
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d002      	beq.n	800139a <PMIC_EncodeVref_mV+0x1a>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <PMIC_EncodeVref_mV+0x1e>
 800139a:	2300      	movs	r3, #0
 800139c:	e027      	b.n	80013ee <PMIC_EncodeVref_mV+0x6e>

    if (vref_mV < 300 || vref_mV > 2048) return false;
 800139e:	89fb      	ldrh	r3, [r7, #14]
 80013a0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80013a4:	d303      	bcc.n	80013ae <PMIC_EncodeVref_mV+0x2e>
 80013a6:	89fb      	ldrh	r3, [r7, #14]
 80013a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80013ac:	d901      	bls.n	80013b2 <PMIC_EncodeVref_mV+0x32>
 80013ae:	2300      	movs	r3, #0
 80013b0:	e01d      	b.n	80013ee <PMIC_EncodeVref_mV+0x6e>

    uint16_t step = (uint16_t)((vref_mV - 300) / 2); /* 2mV per step */
 80013b2:	89fb      	ldrh	r3, [r7, #14]
 80013b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80013b8:	0fda      	lsrs	r2, r3, #31
 80013ba:	4413      	add	r3, r2
 80013bc:	105b      	asrs	r3, r3, #1
 80013be:	82fb      	strh	r3, [r7, #22]
    uint16_t code10 = (uint16_t)(0x026 + step);      /* 300mV가 0x026 기준 */
 80013c0:	8afb      	ldrh	r3, [r7, #22]
 80013c2:	3326      	adds	r3, #38	@ 0x26
 80013c4:	82bb      	strh	r3, [r7, #20]

    if (code10 > 0x3FF) return false; /* 10bit max */
 80013c6:	8abb      	ldrh	r3, [r7, #20]
 80013c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013cc:	d301      	bcc.n	80013d2 <PMIC_EncodeVref_mV+0x52>
 80013ce:	2300      	movs	r3, #0
 80013d0:	e00d      	b.n	80013ee <PMIC_EncodeVref_mV+0x6e>

    *out_high2bit = (uint8_t)((code10 >> 8) & 0x03); /* 상위 2비트 */
 80013d2:	8abb      	ldrh	r3, [r7, #20]
 80013d4:	0a1b      	lsrs	r3, r3, #8
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	f003 0303 	and.w	r3, r3, #3
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	701a      	strb	r2, [r3, #0]
    *out_low8bit  = (uint8_t)(code10 & 0xFF);        /* 하위 8비트 */
 80013e4:	8abb      	ldrh	r3, [r7, #20]
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	701a      	strb	r2, [r3, #0]
    return true;
 80013ec:	2301      	movs	r3, #1
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	371c      	adds	r7, #28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <PMIC_SetVoutA_mV>:

/* Buck A의 VOUT(mV) 설정 */
HAL_StatusTypeDef PMIC_SetVoutA_mV(uint16_t vout_mV)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b084      	sub	sp, #16
 80013fe:	af00      	add	r7, sp, #0
 8001400:	4603      	mov	r3, r0
 8001402:	80fb      	strh	r3, [r7, #6]
    /* VOUT_SELECT=0이면 VOUT = VREF (최대 2048mV)
     * VOUT_SELECT=1이면 VOUT = 2*VREF (최대 4096mV)
     */
    uint8_t vout_select = 0;  /* 0 or 1 */
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]
    uint16_t vref_mV = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	81bb      	strh	r3, [r7, #12]

    if (vout_mV <= 2048)
 800140c:	88fb      	ldrh	r3, [r7, #6]
 800140e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001412:	d804      	bhi.n	800141e <PMIC_SetVoutA_mV+0x24>
    {
        vout_select = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	73fb      	strb	r3, [r7, #15]
        vref_mV = vout_mV;
 8001418:	88fb      	ldrh	r3, [r7, #6]
 800141a:	81bb      	strh	r3, [r7, #12]
 800141c:	e00b      	b.n	8001436 <PMIC_SetVoutA_mV+0x3c>
    }
    else if (vout_mV <= 4096)
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001424:	d805      	bhi.n	8001432 <PMIC_SetVoutA_mV+0x38>
    {
        vout_select = 1;
 8001426:	2301      	movs	r3, #1
 8001428:	73fb      	strb	r3, [r7, #15]
        vref_mV = (uint16_t)(vout_mV / 2);
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	085b      	lsrs	r3, r3, #1
 800142e:	81bb      	strh	r3, [r7, #12]
 8001430:	e001      	b.n	8001436 <PMIC_SetVoutA_mV+0x3c>
    }
    else
    {
        return HAL_ERROR; /* 범위 밖 */
 8001432:	2301      	movs	r3, #1
 8001434:	e040      	b.n	80014b8 <PMIC_SetVoutA_mV+0xbe>
    }

    uint8_t vref_high = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	72fb      	strb	r3, [r7, #11]
    uint8_t vref_low  = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	72bb      	strb	r3, [r7, #10]

    if (!PMIC_EncodeVref_mV(vref_mV, &vref_high, &vref_low))
 800143e:	f107 020a 	add.w	r2, r7, #10
 8001442:	f107 010b 	add.w	r1, r7, #11
 8001446:	89bb      	ldrh	r3, [r7, #12]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ff99 	bl	8001380 <PMIC_EncodeVref_mV>
 800144e:	4603      	mov	r3, r0
 8001450:	f083 0301 	eor.w	r3, r3, #1
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <PMIC_SetVoutA_mV+0x64>
    {
        return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e02c      	b.n	80014b8 <PMIC_SetVoutA_mV+0xbe>
     * 0x13 레지스터 구성:
     * - bit7: VOUT_SELECTA
     * - bit1:0: V_REFA_HIGH (2비트)
     * - 중간 RESERVED는 0으로 둠 (과제용 안전값)
     * --------------------------- */
    uint8_t reg13 = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	727b      	strb	r3, [r7, #9]
    reg13 |= (uint8_t)(vout_select << 7);     /* VOUT_SELECTA */
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	01db      	lsls	r3, r3, #7
 8001466:	b2da      	uxtb	r2, r3
 8001468:	7a7b      	ldrb	r3, [r7, #9]
 800146a:	4313      	orrs	r3, r2
 800146c:	b2db      	uxtb	r3, r3
 800146e:	727b      	strb	r3, [r7, #9]
    reg13 |= (uint8_t)(vref_high & 0x03);     /* V_REFA_HIGH 2비트 */
 8001470:	7afb      	ldrb	r3, [r7, #11]
 8001472:	b25b      	sxtb	r3, r3
 8001474:	f003 0303 	and.w	r3, r3, #3
 8001478:	b25a      	sxtb	r2, r3
 800147a:	7a7b      	ldrb	r3, [r7, #9]
 800147c:	b25b      	sxtb	r3, r3
 800147e:	4313      	orrs	r3, r2
 8001480:	b25b      	sxtb	r3, r3
 8001482:	b2db      	uxtb	r3, r3
 8001484:	727b      	strb	r3, [r7, #9]

    /* 데이터시트 권고: V_REFx_HIGH 먼저, 그다음 V_REFx_LOW 설정해야 실행됨 :contentReference[oaicite:18]{index=18} */
    if (PMIC_WriteReg(PMIC_REG_VOUTA_SELECT_REFA_HIGH, &reg13, 1) != HAL_OK)
 8001486:	f107 0309 	add.w	r3, r7, #9
 800148a:	2201      	movs	r2, #1
 800148c:	4619      	mov	r1, r3
 800148e:	2013      	movs	r0, #19
 8001490:	f7ff feb4 	bl	80011fc <PMIC_WriteReg>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <PMIC_SetVoutA_mV+0xa4>
        return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e00c      	b.n	80014b8 <PMIC_SetVoutA_mV+0xbe>

    /* 0x14: V_REFA_LOW */
    if (PMIC_WriteReg(PMIC_REG_VREFA_LOW, &vref_low, 1) != HAL_OK)
 800149e:	f107 030a 	add.w	r3, r7, #10
 80014a2:	2201      	movs	r2, #1
 80014a4:	4619      	mov	r1, r3
 80014a6:	2014      	movs	r0, #20
 80014a8:	f7ff fea8 	bl	80011fc <PMIC_WriteReg>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <PMIC_SetVoutA_mV+0xbc>
        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <PMIC_SetVoutA_mV+0xbe>

    return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <PowerMonitor_Task>:

/**
 * @brief 전원 감시 Task (과제 1~2단계: PMIC 상태 읽고 UV 여부 판단)
 */
void PowerMonitor_Task(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
    /* PMIC_IsUV()는 pmic_mp5475.c에 구현되어 있어야 한다 */
    bool uv = PMIC_IsUV();
 80014c6:	f7ff ff42 	bl	800134e <PMIC_IsUV>
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]

    (void)uv; // 지금은 사용 안 하니까 경고 방지
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
	...

080014d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	607b      	str	r3, [r7, #4]
 80014e2:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_MspInit+0x54>)
 80014e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e6:	4a11      	ldr	r2, [pc, #68]	@ (800152c <HAL_MspInit+0x54>)
 80014e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ee:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <HAL_MspInit+0x54>)
 80014f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <HAL_MspInit+0x54>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	4a0a      	ldr	r2, [pc, #40]	@ (800152c <HAL_MspInit+0x54>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001508:	6413      	str	r3, [r2, #64]	@ 0x40
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <HAL_MspInit+0x54>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001512:	603b      	str	r3, [r7, #0]
 8001514:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	210f      	movs	r1, #15
 800151a:	f06f 0001 	mvn.w	r0, #1
 800151e:	f001 fd1e 	bl	8002f5e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001522:	bf00      	nop
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40023800 	.word	0x40023800

08001530 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08a      	sub	sp, #40	@ 0x28
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a17      	ldr	r2, [pc, #92]	@ (80015ac <HAL_ADC_MspInit+0x7c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d127      	bne.n	80015a2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <HAL_ADC_MspInit+0x80>)
 8001558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155a:	4a15      	ldr	r2, [pc, #84]	@ (80015b0 <HAL_ADC_MspInit+0x80>)
 800155c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001560:	6453      	str	r3, [r2, #68]	@ 0x44
 8001562:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <HAL_ADC_MspInit+0x80>)
 8001564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	4b0f      	ldr	r3, [pc, #60]	@ (80015b0 <HAL_ADC_MspInit+0x80>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a0e      	ldr	r2, [pc, #56]	@ (80015b0 <HAL_ADC_MspInit+0x80>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <HAL_ADC_MspInit+0x80>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800158a:	2304      	movs	r3, #4
 800158c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800158e:	2303      	movs	r3, #3
 8001590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <HAL_ADC_MspInit+0x84>)
 800159e:	f002 f89f 	bl	80036e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015a2:	bf00      	nop
 80015a4:	3728      	adds	r7, #40	@ 0x28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40012000 	.word	0x40012000
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020000 	.word	0x40020000

080015b8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08a      	sub	sp, #40	@ 0x28
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a21      	ldr	r2, [pc, #132]	@ (800165c <HAL_CAN_MspInit+0xa4>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d13b      	bne.n	8001652 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	613b      	str	r3, [r7, #16]
 80015de:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <HAL_CAN_MspInit+0xa8>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001660 <HAL_CAN_MspInit+0xa8>)
 80015e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <HAL_CAN_MspInit+0xa8>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015f2:	613b      	str	r3, [r7, #16]
 80015f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <HAL_CAN_MspInit+0xa8>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a18      	ldr	r2, [pc, #96]	@ (8001660 <HAL_CAN_MspInit+0xa8>)
 8001600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <HAL_CAN_MspInit+0xa8>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PG0     ------> CAN1_RX
    PG1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001612:	2303      	movs	r3, #3
 8001614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001616:	2302      	movs	r3, #2
 8001618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001622:	2309      	movs	r3, #9
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	480d      	ldr	r0, [pc, #52]	@ (8001664 <HAL_CAN_MspInit+0xac>)
 800162e:	f002 f857 	bl	80036e0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2105      	movs	r1, #5
 8001636:	2013      	movs	r0, #19
 8001638:	f001 fc91 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800163c:	2013      	movs	r0, #19
 800163e:	f001 fcaa 	bl	8002f96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2105      	movs	r1, #5
 8001646:	2014      	movs	r0, #20
 8001648:	f001 fc89 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800164c:	2014      	movs	r0, #20
 800164e:	f001 fca2 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001652:	bf00      	nop
 8001654:	3728      	adds	r7, #40	@ 0x28
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40006400 	.word	0x40006400
 8001660:	40023800 	.word	0x40023800
 8001664:	40021800 	.word	0x40021800

08001668 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08c      	sub	sp, #48	@ 0x30
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001670:	f107 031c 	add.w	r3, r7, #28
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]
 800167e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4aa0      	ldr	r2, [pc, #640]	@ (8001908 <HAL_I2C_MspInit+0x2a0>)
 8001686:	4293      	cmp	r3, r2
 8001688:	f040 809b 	bne.w	80017c2 <HAL_I2C_MspInit+0x15a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800168c:	2300      	movs	r3, #0
 800168e:	61bb      	str	r3, [r7, #24]
 8001690:	4b9e      	ldr	r3, [pc, #632]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 8001692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001694:	4a9d      	ldr	r2, [pc, #628]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 8001696:	f043 0302 	orr.w	r3, r3, #2
 800169a:	6313      	str	r3, [r2, #48]	@ 0x30
 800169c:	4b9b      	ldr	r3, [pc, #620]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 800169e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	61bb      	str	r3, [r7, #24]
 80016a6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016a8:	23c0      	movs	r3, #192	@ 0xc0
 80016aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ac:	2312      	movs	r3, #18
 80016ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b4:	2303      	movs	r3, #3
 80016b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016b8:	2304      	movs	r3, #4
 80016ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016bc:	f107 031c 	add.w	r3, r7, #28
 80016c0:	4619      	mov	r1, r3
 80016c2:	4893      	ldr	r0, [pc, #588]	@ (8001910 <HAL_I2C_MspInit+0x2a8>)
 80016c4:	f002 f80c 	bl	80036e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
 80016cc:	4b8f      	ldr	r3, [pc, #572]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	4a8e      	ldr	r2, [pc, #568]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 80016d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80016d8:	4b8c      	ldr	r3, [pc, #560]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80016e4:	4b8b      	ldr	r3, [pc, #556]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 80016e6:	4a8c      	ldr	r2, [pc, #560]	@ (8001918 <HAL_I2C_MspInit+0x2b0>)
 80016e8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80016ea:	4b8a      	ldr	r3, [pc, #552]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 80016ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80016f0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016f2:	4b88      	ldr	r3, [pc, #544]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016f8:	4b86      	ldr	r3, [pc, #536]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016fe:	4b85      	ldr	r3, [pc, #532]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 8001700:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001704:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001706:	4b83      	ldr	r3, [pc, #524]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 8001708:	2200      	movs	r2, #0
 800170a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800170c:	4b81      	ldr	r3, [pc, #516]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 800170e:	2200      	movs	r2, #0
 8001710:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001712:	4b80      	ldr	r3, [pc, #512]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 8001714:	2200      	movs	r2, #0
 8001716:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001718:	4b7e      	ldr	r3, [pc, #504]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 800171a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800171e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001720:	4b7c      	ldr	r3, [pc, #496]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 8001722:	2200      	movs	r2, #0
 8001724:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001726:	487b      	ldr	r0, [pc, #492]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 8001728:	f001 fc50 	bl	8002fcc <HAL_DMA_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8001732:	f7ff fd39 	bl	80011a8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a76      	ldr	r2, [pc, #472]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 800173a:	639a      	str	r2, [r3, #56]	@ 0x38
 800173c:	4a75      	ldr	r2, [pc, #468]	@ (8001914 <HAL_I2C_MspInit+0x2ac>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001742:	4b76      	ldr	r3, [pc, #472]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001744:	4a76      	ldr	r2, [pc, #472]	@ (8001920 <HAL_I2C_MspInit+0x2b8>)
 8001746:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001748:	4b74      	ldr	r3, [pc, #464]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 800174a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800174e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001750:	4b72      	ldr	r3, [pc, #456]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001752:	2240      	movs	r2, #64	@ 0x40
 8001754:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001756:	4b71      	ldr	r3, [pc, #452]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001758:	2200      	movs	r2, #0
 800175a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800175c:	4b6f      	ldr	r3, [pc, #444]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 800175e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001762:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001764:	4b6d      	ldr	r3, [pc, #436]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001766:	2200      	movs	r2, #0
 8001768:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800176a:	4b6c      	ldr	r3, [pc, #432]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 800176c:	2200      	movs	r2, #0
 800176e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001770:	4b6a      	ldr	r3, [pc, #424]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001772:	2200      	movs	r2, #0
 8001774:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001776:	4b69      	ldr	r3, [pc, #420]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001778:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800177c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800177e:	4b67      	ldr	r3, [pc, #412]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001780:	2200      	movs	r2, #0
 8001782:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001784:	4865      	ldr	r0, [pc, #404]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001786:	f001 fc21 	bl	8002fcc <HAL_DMA_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <HAL_I2C_MspInit+0x12c>
    {
      Error_Handler();
 8001790:	f7ff fd0a 	bl	80011a8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a61      	ldr	r2, [pc, #388]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 8001798:	635a      	str	r2, [r3, #52]	@ 0x34
 800179a:	4a60      	ldr	r2, [pc, #384]	@ (800191c <HAL_I2C_MspInit+0x2b4>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80017a0:	2200      	movs	r2, #0
 80017a2:	2105      	movs	r1, #5
 80017a4:	201f      	movs	r0, #31
 80017a6:	f001 fbda 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80017aa:	201f      	movs	r0, #31
 80017ac:	f001 fbf3 	bl	8002f96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80017b0:	2200      	movs	r2, #0
 80017b2:	2105      	movs	r1, #5
 80017b4:	2020      	movs	r0, #32
 80017b6:	f001 fbd2 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80017ba:	2020      	movs	r0, #32
 80017bc:	f001 fbeb 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80017c0:	e09d      	b.n	80018fe <HAL_I2C_MspInit+0x296>
  else if(hi2c->Instance==I2C2)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a57      	ldr	r2, [pc, #348]	@ (8001924 <HAL_I2C_MspInit+0x2bc>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	f040 8098 	bne.w	80018fe <HAL_I2C_MspInit+0x296>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	4b4e      	ldr	r3, [pc, #312]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a4d      	ldr	r2, [pc, #308]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 80017d8:	f043 0320 	orr.w	r3, r3, #32
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b4b      	ldr	r3, [pc, #300]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0320 	and.w	r3, r3, #32
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017ea:	2303      	movs	r3, #3
 80017ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017ee:	2312      	movs	r3, #18
 80017f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f6:	2303      	movs	r3, #3
 80017f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80017fa:	2304      	movs	r3, #4
 80017fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80017fe:	f107 031c 	add.w	r3, r7, #28
 8001802:	4619      	mov	r1, r3
 8001804:	4848      	ldr	r0, [pc, #288]	@ (8001928 <HAL_I2C_MspInit+0x2c0>)
 8001806:	f001 ff6b 	bl	80036e0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4b3f      	ldr	r3, [pc, #252]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	4a3e      	ldr	r2, [pc, #248]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 8001814:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001818:	6413      	str	r3, [r2, #64]	@ 0x40
 800181a:	4b3c      	ldr	r3, [pc, #240]	@ (800190c <HAL_I2C_MspInit+0x2a4>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 8001826:	4b41      	ldr	r3, [pc, #260]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 8001828:	4a41      	ldr	r2, [pc, #260]	@ (8001930 <HAL_I2C_MspInit+0x2c8>)
 800182a:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 800182c:	4b3f      	ldr	r3, [pc, #252]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 800182e:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001832:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001834:	4b3d      	ldr	r3, [pc, #244]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 8001836:	2200      	movs	r2, #0
 8001838:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800183a:	4b3c      	ldr	r3, [pc, #240]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 800183c:	2200      	movs	r2, #0
 800183e:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001840:	4b3a      	ldr	r3, [pc, #232]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 8001842:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001846:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001848:	4b38      	ldr	r3, [pc, #224]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 800184a:	2200      	movs	r2, #0
 800184c:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800184e:	4b37      	ldr	r3, [pc, #220]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 8001850:	2200      	movs	r2, #0
 8001852:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8001854:	4b35      	ldr	r3, [pc, #212]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 8001856:	2200      	movs	r2, #0
 8001858:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800185a:	4b34      	ldr	r3, [pc, #208]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 800185c:	2200      	movs	r2, #0
 800185e:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001860:	4b32      	ldr	r3, [pc, #200]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 8001862:	2200      	movs	r2, #0
 8001864:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8001866:	4831      	ldr	r0, [pc, #196]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 8001868:	f001 fbb0 	bl	8002fcc <HAL_DMA_Init>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <HAL_I2C_MspInit+0x20e>
      Error_Handler();
 8001872:	f7ff fc99 	bl	80011a8 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a2c      	ldr	r2, [pc, #176]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 800187a:	639a      	str	r2, [r3, #56]	@ 0x38
 800187c:	4a2b      	ldr	r2, [pc, #172]	@ (800192c <HAL_I2C_MspInit+0x2c4>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8001882:	4b2c      	ldr	r3, [pc, #176]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 8001884:	4a2c      	ldr	r2, [pc, #176]	@ (8001938 <HAL_I2C_MspInit+0x2d0>)
 8001886:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 8001888:	4b2a      	ldr	r3, [pc, #168]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 800188a:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800188e:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001890:	4b28      	ldr	r3, [pc, #160]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 8001892:	2240      	movs	r2, #64	@ 0x40
 8001894:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001896:	4b27      	ldr	r3, [pc, #156]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 8001898:	2200      	movs	r2, #0
 800189a:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800189c:	4b25      	ldr	r3, [pc, #148]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 800189e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018a2:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018a4:	4b23      	ldr	r3, [pc, #140]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018aa:	4b22      	ldr	r3, [pc, #136]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 80018b0:	4b20      	ldr	r3, [pc, #128]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 80018be:	2200      	movs	r2, #0
 80018c0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 80018c2:	481c      	ldr	r0, [pc, #112]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 80018c4:	f001 fb82 	bl	8002fcc <HAL_DMA_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <HAL_I2C_MspInit+0x26a>
      Error_Handler();
 80018ce:	f7ff fc6b 	bl	80011a8 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a17      	ldr	r2, [pc, #92]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 80018d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80018d8:	4a16      	ldr	r2, [pc, #88]	@ (8001934 <HAL_I2C_MspInit+0x2cc>)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 80018de:	2200      	movs	r2, #0
 80018e0:	2105      	movs	r1, #5
 80018e2:	2021      	movs	r0, #33	@ 0x21
 80018e4:	f001 fb3b 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80018e8:	2021      	movs	r0, #33	@ 0x21
 80018ea:	f001 fb54 	bl	8002f96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 80018ee:	2200      	movs	r2, #0
 80018f0:	2105      	movs	r1, #5
 80018f2:	2022      	movs	r0, #34	@ 0x22
 80018f4:	f001 fb33 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80018f8:	2022      	movs	r0, #34	@ 0x22
 80018fa:	f001 fb4c 	bl	8002f96 <HAL_NVIC_EnableIRQ>
}
 80018fe:	bf00      	nop
 8001900:	3730      	adds	r7, #48	@ 0x30
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40005400 	.word	0x40005400
 800190c:	40023800 	.word	0x40023800
 8001910:	40020400 	.word	0x40020400
 8001914:	20000194 	.word	0x20000194
 8001918:	40026010 	.word	0x40026010
 800191c:	200001f4 	.word	0x200001f4
 8001920:	400260a0 	.word	0x400260a0
 8001924:	40005800 	.word	0x40005800
 8001928:	40021400 	.word	0x40021400
 800192c:	20000254 	.word	0x20000254
 8001930:	40026040 	.word	0x40026040
 8001934:	200002b4 	.word	0x200002b4
 8001938:	400260b8 	.word	0x400260b8

0800193c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08c      	sub	sp, #48	@ 0x30
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a4a      	ldr	r2, [pc, #296]	@ (8001a84 <HAL_SPI_MspInit+0x148>)
 800195a:	4293      	cmp	r3, r2
 800195c:	f040 80a0 	bne.w	8001aa0 <HAL_SPI_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001960:	2300      	movs	r3, #0
 8001962:	61bb      	str	r3, [r7, #24]
 8001964:	4b48      	ldr	r3, [pc, #288]	@ (8001a88 <HAL_SPI_MspInit+0x14c>)
 8001966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001968:	4a47      	ldr	r2, [pc, #284]	@ (8001a88 <HAL_SPI_MspInit+0x14c>)
 800196a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800196e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001970:	4b45      	ldr	r3, [pc, #276]	@ (8001a88 <HAL_SPI_MspInit+0x14c>)
 8001972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001974:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001978:	61bb      	str	r3, [r7, #24]
 800197a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197c:	2300      	movs	r3, #0
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	4b41      	ldr	r3, [pc, #260]	@ (8001a88 <HAL_SPI_MspInit+0x14c>)
 8001982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001984:	4a40      	ldr	r2, [pc, #256]	@ (8001a88 <HAL_SPI_MspInit+0x14c>)
 8001986:	f043 0301 	orr.w	r3, r3, #1
 800198a:	6313      	str	r3, [r2, #48]	@ 0x30
 800198c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a88 <HAL_SPI_MspInit+0x14c>)
 800198e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001998:	23e0      	movs	r3, #224	@ 0xe0
 800199a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199c:	2302      	movs	r3, #2
 800199e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a4:	2303      	movs	r3, #3
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019a8:	2305      	movs	r3, #5
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ac:	f107 031c 	add.w	r3, r7, #28
 80019b0:	4619      	mov	r1, r3
 80019b2:	4836      	ldr	r0, [pc, #216]	@ (8001a8c <HAL_SPI_MspInit+0x150>)
 80019b4:	f001 fe94 	bl	80036e0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80019b8:	4b35      	ldr	r3, [pc, #212]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019ba:	4a36      	ldr	r2, [pc, #216]	@ (8001a94 <HAL_SPI_MspInit+0x158>)
 80019bc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80019be:	4b34      	ldr	r3, [pc, #208]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019c0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80019c4:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019c6:	4b32      	ldr	r3, [pc, #200]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019cc:	4b30      	ldr	r3, [pc, #192]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019d8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019da:	4b2d      	ldr	r3, [pc, #180]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019dc:	2200      	movs	r2, #0
 80019de:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80019e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019ec:	4b28      	ldr	r3, [pc, #160]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019f2:	4b27      	ldr	r3, [pc, #156]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80019f8:	4825      	ldr	r0, [pc, #148]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 80019fa:	f001 fae7 	bl	8002fcc <HAL_DMA_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001a04:	f7ff fbd0 	bl	80011a8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a21      	ldr	r2, [pc, #132]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 8001a0c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001a0e:	4a20      	ldr	r2, [pc, #128]	@ (8001a90 <HAL_SPI_MspInit+0x154>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001a14:	4b20      	ldr	r3, [pc, #128]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a16:	4a21      	ldr	r2, [pc, #132]	@ (8001a9c <HAL_SPI_MspInit+0x160>)
 8001a18:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001a1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a1c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001a20:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a24:	2240      	movs	r2, #64	@ 0x40
 8001a26:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a28:	4b1b      	ldr	r3, [pc, #108]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a34:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a36:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a3c:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a48:	4b13      	ldr	r3, [pc, #76]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a4e:	4b12      	ldr	r3, [pc, #72]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001a54:	4810      	ldr	r0, [pc, #64]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a56:	f001 fab9 	bl	8002fcc <HAL_DMA_Init>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001a60:	f7ff fba2 	bl	80011a8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a0c      	ldr	r2, [pc, #48]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a68:	649a      	str	r2, [r3, #72]	@ 0x48
 8001a6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <HAL_SPI_MspInit+0x15c>)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001a70:	2200      	movs	r2, #0
 8001a72:	2105      	movs	r1, #5
 8001a74:	2023      	movs	r0, #35	@ 0x23
 8001a76:	f001 fa72 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a7a:	2023      	movs	r0, #35	@ 0x23
 8001a7c:	f001 fa8b 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001a80:	e0c1      	b.n	8001c06 <HAL_SPI_MspInit+0x2ca>
 8001a82:	bf00      	nop
 8001a84:	40013000 	.word	0x40013000
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40020000 	.word	0x40020000
 8001a90:	200003c4 	.word	0x200003c4
 8001a94:	40026410 	.word	0x40026410
 8001a98:	20000424 	.word	0x20000424
 8001a9c:	40026458 	.word	0x40026458
  else if(hspi->Instance==SPI2)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a5a      	ldr	r2, [pc, #360]	@ (8001c10 <HAL_SPI_MspInit+0x2d4>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	f040 80ad 	bne.w	8001c06 <HAL_SPI_MspInit+0x2ca>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001aac:	2300      	movs	r3, #0
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	4b58      	ldr	r3, [pc, #352]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab4:	4a57      	ldr	r2, [pc, #348]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001ab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001abc:	4b55      	ldr	r3, [pc, #340]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ac4:	613b      	str	r3, [r7, #16]
 8001ac6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	4b51      	ldr	r3, [pc, #324]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad0:	4a50      	ldr	r2, [pc, #320]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001ad2:	f043 0304 	orr.w	r3, r3, #4
 8001ad6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad8:	4b4e      	ldr	r3, [pc, #312]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001adc:	f003 0304 	and.w	r3, r3, #4
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	4b4a      	ldr	r3, [pc, #296]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aec:	4a49      	ldr	r2, [pc, #292]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001aee:	f043 0302 	orr.w	r3, r3, #2
 8001af2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af4:	4b47      	ldr	r3, [pc, #284]	@ (8001c14 <HAL_SPI_MspInit+0x2d8>)
 8001af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b00:	230c      	movs	r3, #12
 8001b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b10:	2305      	movs	r3, #5
 8001b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	4619      	mov	r1, r3
 8001b1a:	483f      	ldr	r0, [pc, #252]	@ (8001c18 <HAL_SPI_MspInit+0x2dc>)
 8001b1c:	f001 fde0 	bl	80036e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b32:	2305      	movs	r3, #5
 8001b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b36:	f107 031c 	add.w	r3, r7, #28
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4837      	ldr	r0, [pc, #220]	@ (8001c1c <HAL_SPI_MspInit+0x2e0>)
 8001b3e:	f001 fdcf 	bl	80036e0 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001b42:	4b37      	ldr	r3, [pc, #220]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b44:	4a37      	ldr	r2, [pc, #220]	@ (8001c24 <HAL_SPI_MspInit+0x2e8>)
 8001b46:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001b48:	4b35      	ldr	r3, [pc, #212]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b4e:	4b34      	ldr	r3, [pc, #208]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b54:	4b32      	ldr	r3, [pc, #200]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b5a:	4b31      	ldr	r3, [pc, #196]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b60:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b62:	4b2f      	ldr	r3, [pc, #188]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b68:	4b2d      	ldr	r3, [pc, #180]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001b6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b74:	4b2a      	ldr	r3, [pc, #168]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b7a:	4b29      	ldr	r3, [pc, #164]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001b80:	4827      	ldr	r0, [pc, #156]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b82:	f001 fa23 	bl	8002fcc <HAL_DMA_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <HAL_SPI_MspInit+0x254>
      Error_Handler();
 8001b8c:	f7ff fb0c 	bl	80011a8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a23      	ldr	r2, [pc, #140]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b94:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001b96:	4a22      	ldr	r2, [pc, #136]	@ (8001c20 <HAL_SPI_MspInit+0x2e4>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001b9c:	4b22      	ldr	r3, [pc, #136]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001b9e:	4a23      	ldr	r2, [pc, #140]	@ (8001c2c <HAL_SPI_MspInit+0x2f0>)
 8001ba0:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001ba2:	4b21      	ldr	r3, [pc, #132]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001baa:	2240      	movs	r2, #64	@ 0x40
 8001bac:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bae:	4b1e      	ldr	r3, [pc, #120]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bba:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc2:	4b19      	ldr	r3, [pc, #100]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001bc8:	4b17      	ldr	r3, [pc, #92]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bce:	4b16      	ldr	r3, [pc, #88]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bd4:	4b14      	ldr	r3, [pc, #80]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001bda:	4813      	ldr	r0, [pc, #76]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bdc:	f001 f9f6 	bl	8002fcc <HAL_DMA_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_SPI_MspInit+0x2ae>
      Error_Handler();
 8001be6:	f7ff fadf 	bl	80011a8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a0e      	ldr	r2, [pc, #56]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bee:	649a      	str	r2, [r3, #72]	@ 0x48
 8001bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8001c28 <HAL_SPI_MspInit+0x2ec>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2105      	movs	r1, #5
 8001bfa:	2024      	movs	r0, #36	@ 0x24
 8001bfc:	f001 f9af 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001c00:	2024      	movs	r0, #36	@ 0x24
 8001c02:	f001 f9c8 	bl	8002f96 <HAL_NVIC_EnableIRQ>
}
 8001c06:	bf00      	nop
 8001c08:	3730      	adds	r7, #48	@ 0x30
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40003800 	.word	0x40003800
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40020800 	.word	0x40020800
 8001c1c:	40020400 	.word	0x40020400
 8001c20:	20000484 	.word	0x20000484
 8001c24:	40026058 	.word	0x40026058
 8001c28:	200004e4 	.word	0x200004e4
 8001c2c:	40026070 	.word	0x40026070

08001c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	@ 0x28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a25      	ldr	r2, [pc, #148]	@ (8001ce4 <HAL_UART_MspInit+0xb4>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d144      	bne.n	8001cdc <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	4b24      	ldr	r3, [pc, #144]	@ (8001ce8 <HAL_UART_MspInit+0xb8>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <HAL_UART_MspInit+0xb8>)
 8001c5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c62:	4b21      	ldr	r3, [pc, #132]	@ (8001ce8 <HAL_UART_MspInit+0xb8>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c6a:	613b      	str	r3, [r7, #16]
 8001c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce8 <HAL_UART_MspInit+0xb8>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	4a1c      	ldr	r2, [pc, #112]	@ (8001ce8 <HAL_UART_MspInit+0xb8>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce8 <HAL_UART_MspInit+0xb8>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c96:	2303      	movs	r3, #3
 8001c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001c9a:	2308      	movs	r3, #8
 8001c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9e:	f107 0314 	add.w	r3, r7, #20
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4811      	ldr	r0, [pc, #68]	@ (8001cec <HAL_UART_MspInit+0xbc>)
 8001ca6:	f001 fd1b 	bl	80036e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001caa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_UART4;
 8001cbc:	230b      	movs	r3, #11
 8001cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4809      	ldr	r0, [pc, #36]	@ (8001cec <HAL_UART_MspInit+0xbc>)
 8001cc8:	f001 fd0a 	bl	80036e0 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2105      	movs	r1, #5
 8001cd0:	2034      	movs	r0, #52	@ 0x34
 8001cd2:	f001 f944 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001cd6:	2034      	movs	r0, #52	@ 0x34
 8001cd8:	f001 f95d 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001cdc:	bf00      	nop
 8001cde:	3728      	adds	r7, #40	@ 0x28
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40004c00 	.word	0x40004c00
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40020000 	.word	0x40020000

08001cf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cf4:	bf00      	nop
 8001cf6:	e7fd      	b.n	8001cf4 <NMI_Handler+0x4>

08001cf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <HardFault_Handler+0x4>

08001d00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <MemManage_Handler+0x4>

08001d08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <BusFault_Handler+0x4>

08001d10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <UsageFault_Handler+0x4>

08001d18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d2a:	f000 f977 	bl	800201c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001d2e:	f008 fe9b 	bl	800aa68 <xTaskGetSchedulerState>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d001      	beq.n	8001d3c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001d38:	f009 fc96 	bl	800b668 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d3c:	bf00      	nop
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001d44:	4802      	ldr	r0, [pc, #8]	@ (8001d50 <DMA1_Stream0_IRQHandler+0x10>)
 8001d46:	f001 fa81 	bl	800324c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000194 	.word	0x20000194

08001d54 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001d58:	4802      	ldr	r0, [pc, #8]	@ (8001d64 <DMA1_Stream2_IRQHandler+0x10>)
 8001d5a:	f001 fa77 	bl	800324c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000254 	.word	0x20000254

08001d68 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001d6c:	4802      	ldr	r0, [pc, #8]	@ (8001d78 <DMA1_Stream3_IRQHandler+0x10>)
 8001d6e:	f001 fa6d 	bl	800324c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000484 	.word	0x20000484

08001d7c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001d80:	4802      	ldr	r0, [pc, #8]	@ (8001d8c <DMA1_Stream4_IRQHandler+0x10>)
 8001d82:	f001 fa63 	bl	800324c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	200004e4 	.word	0x200004e4

08001d90 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001d94:	4802      	ldr	r0, [pc, #8]	@ (8001da0 <DMA1_Stream6_IRQHandler+0x10>)
 8001d96:	f001 fa59 	bl	800324c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200001f4 	.word	0x200001f4

08001da4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001da8:	4802      	ldr	r0, [pc, #8]	@ (8001db4 <CAN1_TX_IRQHandler+0x10>)
 8001daa:	f000 fdc3 	bl	8002934 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	200000c4 	.word	0x200000c4

08001db8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dbc:	4802      	ldr	r0, [pc, #8]	@ (8001dc8 <CAN1_RX0_IRQHandler+0x10>)
 8001dbe:	f000 fdb9 	bl	8002934 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	200000c4 	.word	0x200000c4

08001dcc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001dd0:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <I2C1_EV_IRQHandler+0x10>)
 8001dd2:	f002 fb95 	bl	8004500 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	200000ec 	.word	0x200000ec

08001de0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001de4:	4802      	ldr	r0, [pc, #8]	@ (8001df0 <I2C1_ER_IRQHandler+0x10>)
 8001de6:	f002 fcfc 	bl	80047e2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	200000ec 	.word	0x200000ec

08001df4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001df8:	4802      	ldr	r0, [pc, #8]	@ (8001e04 <I2C2_EV_IRQHandler+0x10>)
 8001dfa:	f002 fb81 	bl	8004500 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000140 	.word	0x20000140

08001e08 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001e0c:	4802      	ldr	r0, [pc, #8]	@ (8001e18 <I2C2_ER_IRQHandler+0x10>)
 8001e0e:	f002 fce8 	bl	80047e2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20000140 	.word	0x20000140

08001e1c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e20:	4802      	ldr	r0, [pc, #8]	@ (8001e2c <SPI1_IRQHandler+0x10>)
 8001e22:	f005 fcf7 	bl	8007814 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000314 	.word	0x20000314

08001e30 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001e34:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <SPI2_IRQHandler+0x10>)
 8001e36:	f005 fced 	bl	8007814 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	2000036c 	.word	0x2000036c

08001e44 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8001e48:	4802      	ldr	r0, [pc, #8]	@ (8001e54 <DMA1_Stream7_IRQHandler+0x10>)
 8001e4a:	f001 f9ff 	bl	800324c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200002b4 	.word	0x200002b4

08001e58 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001e5c:	4802      	ldr	r0, [pc, #8]	@ (8001e68 <UART4_IRQHandler+0x10>)
 8001e5e:	f006 f807 	bl	8007e70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000544 	.word	0x20000544

08001e6c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001e70:	4802      	ldr	r0, [pc, #8]	@ (8001e7c <DMA2_Stream0_IRQHandler+0x10>)
 8001e72:	f001 f9eb 	bl	800324c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	200003c4 	.word	0x200003c4

08001e80 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001e84:	4802      	ldr	r0, [pc, #8]	@ (8001e90 <DMA2_Stream3_IRQHandler+0x10>)
 8001e86:	f001 f9e1 	bl	800324c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000424 	.word	0x20000424

08001e94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e9c:	4a14      	ldr	r2, [pc, #80]	@ (8001ef0 <_sbrk+0x5c>)
 8001e9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ef4 <_sbrk+0x60>)
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ea8:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <_sbrk+0x64>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d102      	bne.n	8001eb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <_sbrk+0x64>)
 8001eb2:	4a12      	ldr	r2, [pc, #72]	@ (8001efc <_sbrk+0x68>)
 8001eb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eb6:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <_sbrk+0x64>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d207      	bcs.n	8001ed4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ec4:	f009 feb0 	bl	800bc28 <__errno>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	220c      	movs	r2, #12
 8001ecc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ece:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed2:	e009      	b.n	8001ee8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ed4:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <_sbrk+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eda:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <_sbrk+0x64>)
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	4a05      	ldr	r2, [pc, #20]	@ (8001ef8 <_sbrk+0x64>)
 8001ee4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20050000 	.word	0x20050000
 8001ef4:	00000400 	.word	0x00000400
 8001ef8:	200005a4 	.word	0x200005a4
 8001efc:	20005048 	.word	0x20005048

08001f00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f04:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <SystemInit+0x20>)
 8001f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f0a:	4a05      	ldr	r2, [pc, #20]	@ (8001f20 <SystemInit+0x20>)
 8001f0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001f24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f5c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f28:	480d      	ldr	r0, [pc, #52]	@ (8001f60 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f2a:	490e      	ldr	r1, [pc, #56]	@ (8001f64 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8001f68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f30:	e002      	b.n	8001f38 <LoopCopyDataInit>

08001f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f36:	3304      	adds	r3, #4

08001f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f3c:	d3f9      	bcc.n	8001f32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001f6c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f40:	4c0b      	ldr	r4, [pc, #44]	@ (8001f70 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f44:	e001      	b.n	8001f4a <LoopFillZerobss>

08001f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f48:	3204      	adds	r2, #4

08001f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f4c:	d3fb      	bcc.n	8001f46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f4e:	f7ff ffd7 	bl	8001f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f52:	f009 fe6f 	bl	800bc34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f56:	f7fe fd83 	bl	8000a60 <main>
  bx  lr    
 8001f5a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001f5c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001f60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f64:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001f68:	0800c7e8 	.word	0x0800c7e8
  ldr r2, =_sbss
 8001f6c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001f70:	20005044 	.word	0x20005044

08001f74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f74:	e7fe      	b.n	8001f74 <ADC_IRQHandler>
	...

08001f78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb8 <HAL_Init+0x40>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb8 <HAL_Init+0x40>)
 8001f82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f88:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb8 <HAL_Init+0x40>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb8 <HAL_Init+0x40>)
 8001f8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <HAL_Init+0x40>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a07      	ldr	r2, [pc, #28]	@ (8001fb8 <HAL_Init+0x40>)
 8001f9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fa0:	2003      	movs	r0, #3
 8001fa2:	f000 ffd1 	bl	8002f48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fa6:	200f      	movs	r0, #15
 8001fa8:	f000 f808 	bl	8001fbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fac:	f7ff fa94 	bl	80014d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40023c00 	.word	0x40023c00

08001fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fc4:	4b12      	ldr	r3, [pc, #72]	@ (8002010 <HAL_InitTick+0x54>)
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b12      	ldr	r3, [pc, #72]	@ (8002014 <HAL_InitTick+0x58>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f000 ffe9 	bl	8002fb2 <HAL_SYSTICK_Config>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e00e      	b.n	8002008 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b0f      	cmp	r3, #15
 8001fee:	d80a      	bhi.n	8002006 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff8:	f000 ffb1 	bl	8002f5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ffc:	4a06      	ldr	r2, [pc, #24]	@ (8002018 <HAL_InitTick+0x5c>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002002:	2300      	movs	r3, #0
 8002004:	e000      	b.n	8002008 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	20000000 	.word	0x20000000
 8002014:	20000008 	.word	0x20000008
 8002018:	20000004 	.word	0x20000004

0800201c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002020:	4b06      	ldr	r3, [pc, #24]	@ (800203c <HAL_IncTick+0x20>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	461a      	mov	r2, r3
 8002026:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <HAL_IncTick+0x24>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4413      	add	r3, r2
 800202c:	4a04      	ldr	r2, [pc, #16]	@ (8002040 <HAL_IncTick+0x24>)
 800202e:	6013      	str	r3, [r2, #0]
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	20000008 	.word	0x20000008
 8002040:	200005a8 	.word	0x200005a8

08002044 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  return uwTick;
 8002048:	4b03      	ldr	r3, [pc, #12]	@ (8002058 <HAL_GetTick+0x14>)
 800204a:	681b      	ldr	r3, [r3, #0]
}
 800204c:	4618      	mov	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	200005a8 	.word	0x200005a8

0800205c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002064:	f7ff ffee 	bl	8002044 <HAL_GetTick>
 8002068:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002074:	d005      	beq.n	8002082 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002076:	4b0a      	ldr	r3, [pc, #40]	@ (80020a0 <HAL_Delay+0x44>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	461a      	mov	r2, r3
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	4413      	add	r3, r2
 8002080:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002082:	bf00      	nop
 8002084:	f7ff ffde 	bl	8002044 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	429a      	cmp	r2, r3
 8002092:	d8f7      	bhi.n	8002084 <HAL_Delay+0x28>
  {
  }
}
 8002094:	bf00      	nop
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000008 	.word	0x20000008

080020a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e033      	b.n	8002122 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d109      	bne.n	80020d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f7ff fa34 	bl	8001530 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f003 0310 	and.w	r3, r3, #16
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d118      	bne.n	8002114 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020ea:	f023 0302 	bic.w	r3, r3, #2
 80020ee:	f043 0202 	orr.w	r2, r3, #2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f94a 	bl	8002390 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	f023 0303 	bic.w	r3, r3, #3
 800210a:	f043 0201 	orr.w	r2, r3, #1
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	641a      	str	r2, [r3, #64]	@ 0x40
 8002112:	e001      	b.n	8002118 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002120:	7bfb      	ldrb	r3, [r7, #15]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002140:	2b01      	cmp	r3, #1
 8002142:	d101      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x1c>
 8002144:	2302      	movs	r3, #2
 8002146:	e113      	b.n	8002370 <HAL_ADC_ConfigChannel+0x244>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2b09      	cmp	r3, #9
 8002156:	d925      	bls.n	80021a4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68d9      	ldr	r1, [r3, #12]
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	b29b      	uxth	r3, r3
 8002164:	461a      	mov	r2, r3
 8002166:	4613      	mov	r3, r2
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	4413      	add	r3, r2
 800216c:	3b1e      	subs	r3, #30
 800216e:	2207      	movs	r2, #7
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43da      	mvns	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	400a      	ands	r2, r1
 800217c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68d9      	ldr	r1, [r3, #12]
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	b29b      	uxth	r3, r3
 800218e:	4618      	mov	r0, r3
 8002190:	4603      	mov	r3, r0
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4403      	add	r3, r0
 8002196:	3b1e      	subs	r3, #30
 8002198:	409a      	lsls	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	e022      	b.n	80021ea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6919      	ldr	r1, [r3, #16]
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	461a      	mov	r2, r3
 80021b2:	4613      	mov	r3, r2
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	4413      	add	r3, r2
 80021b8:	2207      	movs	r2, #7
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43da      	mvns	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	400a      	ands	r2, r1
 80021c6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6919      	ldr	r1, [r3, #16]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	689a      	ldr	r2, [r3, #8]
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	4618      	mov	r0, r3
 80021da:	4603      	mov	r3, r0
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	4403      	add	r3, r0
 80021e0:	409a      	lsls	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b06      	cmp	r3, #6
 80021f0:	d824      	bhi.n	800223c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	4613      	mov	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4413      	add	r3, r2
 8002202:	3b05      	subs	r3, #5
 8002204:	221f      	movs	r2, #31
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	43da      	mvns	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	400a      	ands	r2, r1
 8002212:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	b29b      	uxth	r3, r3
 8002220:	4618      	mov	r0, r3
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685a      	ldr	r2, [r3, #4]
 8002226:	4613      	mov	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	3b05      	subs	r3, #5
 800222e:	fa00 f203 	lsl.w	r2, r0, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	635a      	str	r2, [r3, #52]	@ 0x34
 800223a:	e04c      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b0c      	cmp	r3, #12
 8002242:	d824      	bhi.n	800228e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	4613      	mov	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	3b23      	subs	r3, #35	@ 0x23
 8002256:	221f      	movs	r2, #31
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	43da      	mvns	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	400a      	ands	r2, r1
 8002264:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	b29b      	uxth	r3, r3
 8002272:	4618      	mov	r0, r3
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	3b23      	subs	r3, #35	@ 0x23
 8002280:	fa00 f203 	lsl.w	r2, r0, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	631a      	str	r2, [r3, #48]	@ 0x30
 800228c:	e023      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	3b41      	subs	r3, #65	@ 0x41
 80022a0:	221f      	movs	r2, #31
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	43da      	mvns	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	400a      	ands	r2, r1
 80022ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	4618      	mov	r0, r3
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685a      	ldr	r2, [r3, #4]
 80022c2:	4613      	mov	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	3b41      	subs	r3, #65	@ 0x41
 80022ca:	fa00 f203 	lsl.w	r2, r0, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022d6:	4b29      	ldr	r3, [pc, #164]	@ (800237c <HAL_ADC_ConfigChannel+0x250>)
 80022d8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a28      	ldr	r2, [pc, #160]	@ (8002380 <HAL_ADC_ConfigChannel+0x254>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d10f      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x1d8>
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b12      	cmp	r3, #18
 80022ea:	d10b      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a1d      	ldr	r2, [pc, #116]	@ (8002380 <HAL_ADC_ConfigChannel+0x254>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d12b      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x23a>
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a1c      	ldr	r2, [pc, #112]	@ (8002384 <HAL_ADC_ConfigChannel+0x258>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d003      	beq.n	8002320 <HAL_ADC_ConfigChannel+0x1f4>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2b11      	cmp	r3, #17
 800231e:	d122      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a11      	ldr	r2, [pc, #68]	@ (8002384 <HAL_ADC_ConfigChannel+0x258>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d111      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002342:	4b11      	ldr	r3, [pc, #68]	@ (8002388 <HAL_ADC_ConfigChannel+0x25c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a11      	ldr	r2, [pc, #68]	@ (800238c <HAL_ADC_ConfigChannel+0x260>)
 8002348:	fba2 2303 	umull	r2, r3, r2, r3
 800234c:	0c9a      	lsrs	r2, r3, #18
 800234e:	4613      	mov	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4413      	add	r3, r2
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002358:	e002      	b.n	8002360 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	3b01      	subs	r3, #1
 800235e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f9      	bne.n	800235a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	40012300 	.word	0x40012300
 8002380:	40012000 	.word	0x40012000
 8002384:	10000012 	.word	0x10000012
 8002388:	20000000 	.word	0x20000000
 800238c:	431bde83 	.word	0x431bde83

08002390 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002398:	4b79      	ldr	r3, [pc, #484]	@ (8002580 <ADC_Init+0x1f0>)
 800239a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	431a      	orrs	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	685a      	ldr	r2, [r3, #4]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6859      	ldr	r1, [r3, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	021a      	lsls	r2, r3, #8
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80023e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6859      	ldr	r1, [r3, #4]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	430a      	orrs	r2, r1
 80023fa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800240a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6899      	ldr	r1, [r3, #8]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002422:	4a58      	ldr	r2, [pc, #352]	@ (8002584 <ADC_Init+0x1f4>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d022      	beq.n	800246e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002436:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6899      	ldr	r1, [r3, #8]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002458:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	6899      	ldr	r1, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	e00f      	b.n	800248e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800247c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800248c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 0202 	bic.w	r2, r2, #2
 800249c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6899      	ldr	r1, [r3, #8]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	7e1b      	ldrb	r3, [r3, #24]
 80024a8:	005a      	lsls	r2, r3, #1
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	430a      	orrs	r2, r1
 80024b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d01b      	beq.n	80024f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80024da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6859      	ldr	r1, [r3, #4]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	3b01      	subs	r3, #1
 80024e8:	035a      	lsls	r2, r3, #13
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	e007      	b.n	8002504 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	685a      	ldr	r2, [r3, #4]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002502:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002512:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	3b01      	subs	r3, #1
 8002520:	051a      	lsls	r2, r3, #20
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	430a      	orrs	r2, r1
 8002528:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002538:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6899      	ldr	r1, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002546:	025a      	lsls	r2, r3, #9
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800255e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6899      	ldr	r1, [r3, #8]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	029a      	lsls	r2, r3, #10
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	430a      	orrs	r2, r1
 8002572:	609a      	str	r2, [r3, #8]
}
 8002574:	bf00      	nop
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	40012300 	.word	0x40012300
 8002584:	0f000001 	.word	0x0f000001

08002588 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e0ed      	b.n	8002776 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d102      	bne.n	80025ac <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff f806 	bl	80015b8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0201 	orr.w	r2, r2, #1
 80025ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025bc:	f7ff fd42 	bl	8002044 <HAL_GetTick>
 80025c0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025c2:	e012      	b.n	80025ea <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025c4:	f7ff fd3e 	bl	8002044 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b0a      	cmp	r3, #10
 80025d0:	d90b      	bls.n	80025ea <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2205      	movs	r2, #5
 80025e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e0c5      	b.n	8002776 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d0e5      	beq.n	80025c4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0202 	bic.w	r2, r2, #2
 8002606:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002608:	f7ff fd1c 	bl	8002044 <HAL_GetTick>
 800260c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800260e:	e012      	b.n	8002636 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002610:	f7ff fd18 	bl	8002044 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b0a      	cmp	r3, #10
 800261c:	d90b      	bls.n	8002636 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002622:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2205      	movs	r2, #5
 800262e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e09f      	b.n	8002776 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1e5      	bne.n	8002610 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	7e1b      	ldrb	r3, [r3, #24]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d108      	bne.n	800265e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	e007      	b.n	800266e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800266c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	7e5b      	ldrb	r3, [r3, #25]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d108      	bne.n	8002688 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	e007      	b.n	8002698 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002696:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	7e9b      	ldrb	r3, [r3, #26]
 800269c:	2b01      	cmp	r3, #1
 800269e:	d108      	bne.n	80026b2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 0220 	orr.w	r2, r2, #32
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	e007      	b.n	80026c2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 0220 	bic.w	r2, r2, #32
 80026c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	7edb      	ldrb	r3, [r3, #27]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d108      	bne.n	80026dc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f022 0210 	bic.w	r2, r2, #16
 80026d8:	601a      	str	r2, [r3, #0]
 80026da:	e007      	b.n	80026ec <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f042 0210 	orr.w	r2, r2, #16
 80026ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	7f1b      	ldrb	r3, [r3, #28]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d108      	bne.n	8002706 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0208 	orr.w	r2, r2, #8
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	e007      	b.n	8002716 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 0208 	bic.w	r2, r2, #8
 8002714:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	7f5b      	ldrb	r3, [r3, #29]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d108      	bne.n	8002730 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f042 0204 	orr.w	r2, r2, #4
 800272c:	601a      	str	r2, [r3, #0]
 800272e:	e007      	b.n	8002740 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f022 0204 	bic.w	r2, r2, #4
 800273e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	431a      	orrs	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	ea42 0103 	orr.w	r1, r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	1e5a      	subs	r2, r3, #1
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800277e:	b480      	push	{r7}
 8002780:	b089      	sub	sp, #36	@ 0x24
 8002782:	af00      	add	r7, sp, #0
 8002784:	60f8      	str	r0, [r7, #12]
 8002786:	60b9      	str	r1, [r7, #8]
 8002788:	607a      	str	r2, [r7, #4]
 800278a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002792:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800279c:	7ffb      	ldrb	r3, [r7, #31]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d003      	beq.n	80027aa <HAL_CAN_AddTxMessage+0x2c>
 80027a2:	7ffb      	ldrb	r3, [r7, #31]
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	f040 80b8 	bne.w	800291a <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10a      	bne.n	80027ca <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d105      	bne.n	80027ca <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 80a0 	beq.w	800290a <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	0e1b      	lsrs	r3, r3, #24
 80027ce:	f003 0303 	and.w	r3, r3, #3
 80027d2:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d907      	bls.n	80027ea <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027de:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e09e      	b.n	8002928 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80027ea:	2201      	movs	r2, #1
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	409a      	lsls	r2, r3
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d10d      	bne.n	8002818 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002806:	68f9      	ldr	r1, [r7, #12]
 8002808:	6809      	ldr	r1, [r1, #0]
 800280a:	431a      	orrs	r2, r3
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	3318      	adds	r3, #24
 8002810:	011b      	lsls	r3, r3, #4
 8002812:	440b      	add	r3, r1
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	e00f      	b.n	8002838 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002822:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002828:	68f9      	ldr	r1, [r7, #12]
 800282a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800282c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	3318      	adds	r3, #24
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	440b      	add	r3, r1
 8002836:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6819      	ldr	r1, [r3, #0]
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	691a      	ldr	r2, [r3, #16]
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	3318      	adds	r3, #24
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	440b      	add	r3, r1
 8002848:	3304      	adds	r3, #4
 800284a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	7d1b      	ldrb	r3, [r3, #20]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d111      	bne.n	8002878 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	3318      	adds	r3, #24
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	4413      	add	r3, r2
 8002860:	3304      	adds	r3, #4
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	6811      	ldr	r1, [r2, #0]
 8002868:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	3318      	adds	r3, #24
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	440b      	add	r3, r1
 8002874:	3304      	adds	r3, #4
 8002876:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3307      	adds	r3, #7
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	061a      	lsls	r2, r3, #24
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3306      	adds	r3, #6
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	041b      	lsls	r3, r3, #16
 8002888:	431a      	orrs	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	3305      	adds	r3, #5
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	021b      	lsls	r3, r3, #8
 8002892:	4313      	orrs	r3, r2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	3204      	adds	r2, #4
 8002898:	7812      	ldrb	r2, [r2, #0]
 800289a:	4610      	mov	r0, r2
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	6811      	ldr	r1, [r2, #0]
 80028a0:	ea43 0200 	orr.w	r2, r3, r0
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	011b      	lsls	r3, r3, #4
 80028a8:	440b      	add	r3, r1
 80028aa:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80028ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	3303      	adds	r3, #3
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	061a      	lsls	r2, r3, #24
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3302      	adds	r3, #2
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	041b      	lsls	r3, r3, #16
 80028c0:	431a      	orrs	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	3301      	adds	r3, #1
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	021b      	lsls	r3, r3, #8
 80028ca:	4313      	orrs	r3, r2
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	7812      	ldrb	r2, [r2, #0]
 80028d0:	4610      	mov	r0, r2
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	6811      	ldr	r1, [r2, #0]
 80028d6:	ea43 0200 	orr.w	r2, r3, r0
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	440b      	add	r3, r1
 80028e0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80028e4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	3318      	adds	r3, #24
 80028ee:	011b      	lsls	r3, r3, #4
 80028f0:	4413      	add	r3, r2
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	6811      	ldr	r1, [r2, #0]
 80028f8:	f043 0201 	orr.w	r2, r3, #1
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	3318      	adds	r3, #24
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	440b      	add	r3, r1
 8002904:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	e00e      	b.n	8002928 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e006      	b.n	8002928 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
  }
}
 8002928:	4618      	mov	r0, r3
 800292a:	3724      	adds	r7, #36	@ 0x24
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08a      	sub	sp, #40	@ 0x28
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800293c:	2300      	movs	r3, #0
 800293e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002970:	6a3b      	ldr	r3, [r7, #32]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b00      	cmp	r3, #0
 8002978:	d07c      	beq.n	8002a74 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	f003 0301 	and.w	r3, r3, #1
 8002980:	2b00      	cmp	r3, #0
 8002982:	d023      	beq.n	80029cc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2201      	movs	r2, #1
 800298a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f983 	bl	8002ca2 <HAL_CAN_TxMailbox0CompleteCallback>
 800299c:	e016      	b.n	80029cc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d004      	beq.n	80029b2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80029b0:	e00c      	b.n	80029cc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d004      	beq.n	80029c6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80029bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80029c4:	e002      	b.n	80029cc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 f989 	bl	8002cde <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d024      	beq.n	8002a20 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f963 	bl	8002cb6 <HAL_CAN_TxMailbox1CompleteCallback>
 80029f0:	e016      	b.n	8002a20 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d004      	beq.n	8002a06 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80029fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a04:	e00c      	b.n	8002a20 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d004      	beq.n	8002a1a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a18:	e002      	b.n	8002a20 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f969 	bl	8002cf2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d024      	beq.n	8002a74 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a32:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d003      	beq.n	8002a46 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 f943 	bl	8002cca <HAL_CAN_TxMailbox2CompleteCallback>
 8002a44:	e016      	b.n	8002a74 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d004      	beq.n	8002a5a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a58:	e00c      	b.n	8002a74 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d004      	beq.n	8002a6e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a6c:	e002      	b.n	8002a74 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f949 	bl	8002d06 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002a74:	6a3b      	ldr	r3, [r7, #32]
 8002a76:	f003 0308 	and.w	r3, r3, #8
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00c      	beq.n	8002a98 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f003 0310 	and.w	r3, r3, #16
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d007      	beq.n	8002a98 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a8e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2210      	movs	r2, #16
 8002a96:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00b      	beq.n	8002aba <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d006      	beq.n	8002aba <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2208      	movs	r2, #8
 8002ab2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f000 f93a 	bl	8002d2e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002aba:	6a3b      	ldr	r3, [r7, #32]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d009      	beq.n	8002ad8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d002      	beq.n	8002ad8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f921 	bl	8002d1a <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002ad8:	6a3b      	ldr	r3, [r7, #32]
 8002ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00c      	beq.n	8002afc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f003 0310 	and.w	r3, r3, #16
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d007      	beq.n	8002afc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002af2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2210      	movs	r2, #16
 8002afa:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	f003 0320 	and.w	r3, r3, #32
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00b      	beq.n	8002b1e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d006      	beq.n	8002b1e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2208      	movs	r2, #8
 8002b16:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f000 f91c 	bl	8002d56 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002b1e:	6a3b      	ldr	r3, [r7, #32]
 8002b20:	f003 0310 	and.w	r3, r3, #16
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d009      	beq.n	8002b3c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d002      	beq.n	8002b3c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f903 	bl	8002d42 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002b3c:	6a3b      	ldr	r3, [r7, #32]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00b      	beq.n	8002b5e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	f003 0310 	and.w	r3, r3, #16
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d006      	beq.n	8002b5e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2210      	movs	r2, #16
 8002b56:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 f906 	bl	8002d6a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00b      	beq.n	8002b80 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f003 0308 	and.w	r3, r3, #8
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d006      	beq.n	8002b80 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2208      	movs	r2, #8
 8002b78:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f8ff 	bl	8002d7e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002b80:	6a3b      	ldr	r3, [r7, #32]
 8002b82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d07b      	beq.n	8002c82 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d072      	beq.n	8002c7a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b94:	6a3b      	ldr	r3, [r7, #32]
 8002b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d008      	beq.n	8002bb0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002baa:	f043 0301 	orr.w	r3, r3, #1
 8002bae:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002bb0:	6a3b      	ldr	r3, [r7, #32]
 8002bb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d008      	beq.n	8002bcc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d003      	beq.n	8002bcc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc6:	f043 0302 	orr.w	r3, r3, #2
 8002bca:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d008      	beq.n	8002be8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be2:	f043 0304 	orr.w	r3, r3, #4
 8002be6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002be8:	6a3b      	ldr	r3, [r7, #32]
 8002bea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d043      	beq.n	8002c7a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d03e      	beq.n	8002c7a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c02:	2b60      	cmp	r3, #96	@ 0x60
 8002c04:	d02b      	beq.n	8002c5e <HAL_CAN_IRQHandler+0x32a>
 8002c06:	2b60      	cmp	r3, #96	@ 0x60
 8002c08:	d82e      	bhi.n	8002c68 <HAL_CAN_IRQHandler+0x334>
 8002c0a:	2b50      	cmp	r3, #80	@ 0x50
 8002c0c:	d022      	beq.n	8002c54 <HAL_CAN_IRQHandler+0x320>
 8002c0e:	2b50      	cmp	r3, #80	@ 0x50
 8002c10:	d82a      	bhi.n	8002c68 <HAL_CAN_IRQHandler+0x334>
 8002c12:	2b40      	cmp	r3, #64	@ 0x40
 8002c14:	d019      	beq.n	8002c4a <HAL_CAN_IRQHandler+0x316>
 8002c16:	2b40      	cmp	r3, #64	@ 0x40
 8002c18:	d826      	bhi.n	8002c68 <HAL_CAN_IRQHandler+0x334>
 8002c1a:	2b30      	cmp	r3, #48	@ 0x30
 8002c1c:	d010      	beq.n	8002c40 <HAL_CAN_IRQHandler+0x30c>
 8002c1e:	2b30      	cmp	r3, #48	@ 0x30
 8002c20:	d822      	bhi.n	8002c68 <HAL_CAN_IRQHandler+0x334>
 8002c22:	2b10      	cmp	r3, #16
 8002c24:	d002      	beq.n	8002c2c <HAL_CAN_IRQHandler+0x2f8>
 8002c26:	2b20      	cmp	r3, #32
 8002c28:	d005      	beq.n	8002c36 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002c2a:	e01d      	b.n	8002c68 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2e:	f043 0308 	orr.w	r3, r3, #8
 8002c32:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c34:	e019      	b.n	8002c6a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c38:	f043 0310 	orr.w	r3, r3, #16
 8002c3c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c3e:	e014      	b.n	8002c6a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c42:	f043 0320 	orr.w	r3, r3, #32
 8002c46:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c48:	e00f      	b.n	8002c6a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c50:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c52:	e00a      	b.n	8002c6a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c5a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c5c:	e005      	b.n	8002c6a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c64:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c66:	e000      	b.n	8002c6a <HAL_CAN_IRQHandler+0x336>
            break;
 8002c68:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699a      	ldr	r2, [r3, #24]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002c78:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2204      	movs	r2, #4
 8002c80:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d008      	beq.n	8002c9a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f87c 	bl	8002d92 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002c9a:	bf00      	nop
 8002c9c:	3728      	adds	r7, #40	@ 0x28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b083      	sub	sp, #12
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b083      	sub	sp, #12
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002cd2:	bf00      	nop
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr

08002cde <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	b083      	sub	sp, #12
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002ce6:	bf00      	nop
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	b083      	sub	sp, #12
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002cfa:	bf00      	nop
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr

08002d06 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b083      	sub	sp, #12
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr

08002d42 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr

08002d7e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b083      	sub	sp, #12
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
	...

08002da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db8:	4b0c      	ldr	r3, [pc, #48]	@ (8002dec <__NVIC_SetPriorityGrouping+0x44>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002dd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dda:	4a04      	ldr	r2, [pc, #16]	@ (8002dec <__NVIC_SetPriorityGrouping+0x44>)
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	60d3      	str	r3, [r2, #12]
}
 8002de0:	bf00      	nop
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002df4:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <__NVIC_GetPriorityGrouping+0x18>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	0a1b      	lsrs	r3, r3, #8
 8002dfa:	f003 0307 	and.w	r3, r3, #7
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	e000ed00 	.word	0xe000ed00

08002e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	db0b      	blt.n	8002e36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	f003 021f 	and.w	r2, r3, #31
 8002e24:	4907      	ldr	r1, [pc, #28]	@ (8002e44 <__NVIC_EnableIRQ+0x38>)
 8002e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2a:	095b      	lsrs	r3, r3, #5
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	e000e100 	.word	0xe000e100

08002e48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	6039      	str	r1, [r7, #0]
 8002e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	db0a      	blt.n	8002e72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	490c      	ldr	r1, [pc, #48]	@ (8002e94 <__NVIC_SetPriority+0x4c>)
 8002e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e66:	0112      	lsls	r2, r2, #4
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e70:	e00a      	b.n	8002e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	b2da      	uxtb	r2, r3
 8002e76:	4908      	ldr	r1, [pc, #32]	@ (8002e98 <__NVIC_SetPriority+0x50>)
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	f003 030f 	and.w	r3, r3, #15
 8002e7e:	3b04      	subs	r3, #4
 8002e80:	0112      	lsls	r2, r2, #4
 8002e82:	b2d2      	uxtb	r2, r2
 8002e84:	440b      	add	r3, r1
 8002e86:	761a      	strb	r2, [r3, #24]
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	e000e100 	.word	0xe000e100
 8002e98:	e000ed00 	.word	0xe000ed00

08002e9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b089      	sub	sp, #36	@ 0x24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f1c3 0307 	rsb	r3, r3, #7
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	bf28      	it	cs
 8002eba:	2304      	movcs	r3, #4
 8002ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	2b06      	cmp	r3, #6
 8002ec4:	d902      	bls.n	8002ecc <NVIC_EncodePriority+0x30>
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	3b03      	subs	r3, #3
 8002eca:	e000      	b.n	8002ece <NVIC_EncodePriority+0x32>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eda:	43da      	mvns	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	401a      	ands	r2, r3
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	fa01 f303 	lsl.w	r3, r1, r3
 8002eee:	43d9      	mvns	r1, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef4:	4313      	orrs	r3, r2
         );
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3724      	adds	r7, #36	@ 0x24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
	...

08002f04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f14:	d301      	bcc.n	8002f1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f16:	2301      	movs	r3, #1
 8002f18:	e00f      	b.n	8002f3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f44 <SysTick_Config+0x40>)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f22:	210f      	movs	r1, #15
 8002f24:	f04f 30ff 	mov.w	r0, #4294967295
 8002f28:	f7ff ff8e 	bl	8002e48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f2c:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <SysTick_Config+0x40>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f32:	4b04      	ldr	r3, [pc, #16]	@ (8002f44 <SysTick_Config+0x40>)
 8002f34:	2207      	movs	r2, #7
 8002f36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	e000e010 	.word	0xe000e010

08002f48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f7ff ff29 	bl	8002da8 <__NVIC_SetPriorityGrouping>
}
 8002f56:	bf00      	nop
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f5e:	b580      	push	{r7, lr}
 8002f60:	b086      	sub	sp, #24
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	4603      	mov	r3, r0
 8002f66:	60b9      	str	r1, [r7, #8]
 8002f68:	607a      	str	r2, [r7, #4]
 8002f6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f70:	f7ff ff3e 	bl	8002df0 <__NVIC_GetPriorityGrouping>
 8002f74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	68b9      	ldr	r1, [r7, #8]
 8002f7a:	6978      	ldr	r0, [r7, #20]
 8002f7c:	f7ff ff8e 	bl	8002e9c <NVIC_EncodePriority>
 8002f80:	4602      	mov	r2, r0
 8002f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f86:	4611      	mov	r1, r2
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff ff5d 	bl	8002e48 <__NVIC_SetPriority>
}
 8002f8e:	bf00      	nop
 8002f90:	3718      	adds	r7, #24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b082      	sub	sp, #8
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff ff31 	bl	8002e0c <__NVIC_EnableIRQ>
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b082      	sub	sp, #8
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff ffa2 	bl	8002f04 <SysTick_Config>
 8002fc0:	4603      	mov	r3, r0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fd8:	f7ff f834 	bl	8002044 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e099      	b.n	800311c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2202      	movs	r2, #2
 8002fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f022 0201 	bic.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003008:	e00f      	b.n	800302a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800300a:	f7ff f81b 	bl	8002044 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b05      	cmp	r3, #5
 8003016:	d908      	bls.n	800302a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2220      	movs	r2, #32
 800301c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2203      	movs	r2, #3
 8003022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e078      	b.n	800311c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e8      	bne.n	800300a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	4b38      	ldr	r3, [pc, #224]	@ (8003124 <HAL_DMA_Init+0x158>)
 8003044:	4013      	ands	r3, r2
 8003046:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685a      	ldr	r2, [r3, #4]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003056:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003062:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800306e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	4313      	orrs	r3, r2
 800307a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003080:	2b04      	cmp	r3, #4
 8003082:	d107      	bne.n	8003094 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308c:	4313      	orrs	r3, r2
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	4313      	orrs	r3, r2
 8003092:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	f023 0307 	bic.w	r3, r3, #7
 80030aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	2b04      	cmp	r3, #4
 80030bc:	d117      	bne.n	80030ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00e      	beq.n	80030ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 fa89 	bl	80035e8 <DMA_CheckFifoParam>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d008      	beq.n	80030ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2240      	movs	r2, #64	@ 0x40
 80030e0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80030ea:	2301      	movs	r3, #1
 80030ec:	e016      	b.n	800311c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 fa40 	bl	800357c <DMA_CalcBaseAndBitshift>
 80030fc:	4603      	mov	r3, r0
 80030fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003104:	223f      	movs	r2, #63	@ 0x3f
 8003106:	409a      	lsls	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3718      	adds	r7, #24
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	e010803f 	.word	0xe010803f

08003128 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003134:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003136:	f7fe ff85 	bl	8002044 <HAL_GetTick>
 800313a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d008      	beq.n	800315a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2280      	movs	r2, #128	@ 0x80
 800314c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e052      	b.n	8003200 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0216 	bic.w	r2, r2, #22
 8003168:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695a      	ldr	r2, [r3, #20]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003178:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d103      	bne.n	800318a <HAL_DMA_Abort+0x62>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003186:	2b00      	cmp	r3, #0
 8003188:	d007      	beq.n	800319a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 0208 	bic.w	r2, r2, #8
 8003198:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0201 	bic.w	r2, r2, #1
 80031a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031aa:	e013      	b.n	80031d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031ac:	f7fe ff4a 	bl	8002044 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b05      	cmp	r3, #5
 80031b8:	d90c      	bls.n	80031d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2220      	movs	r2, #32
 80031be:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2203      	movs	r2, #3
 80031c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e015      	b.n	8003200 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1e4      	bne.n	80031ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e6:	223f      	movs	r2, #63	@ 0x3f
 80031e8:	409a      	lsls	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003216:	b2db      	uxtb	r3, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d004      	beq.n	8003226 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2280      	movs	r2, #128	@ 0x80
 8003220:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e00c      	b.n	8003240 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2205      	movs	r2, #5
 800322a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0201 	bic.w	r2, r2, #1
 800323c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003254:	2300      	movs	r3, #0
 8003256:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003258:	4b8e      	ldr	r3, [pc, #568]	@ (8003494 <HAL_DMA_IRQHandler+0x248>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a8e      	ldr	r2, [pc, #568]	@ (8003498 <HAL_DMA_IRQHandler+0x24c>)
 800325e:	fba2 2303 	umull	r2, r3, r2, r3
 8003262:	0a9b      	lsrs	r3, r3, #10
 8003264:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003276:	2208      	movs	r2, #8
 8003278:	409a      	lsls	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	4013      	ands	r3, r2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d01a      	beq.n	80032b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	d013      	beq.n	80032b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0204 	bic.w	r2, r2, #4
 800329e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a4:	2208      	movs	r2, #8
 80032a6:	409a      	lsls	r2, r3
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b0:	f043 0201 	orr.w	r2, r3, #1
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032bc:	2201      	movs	r2, #1
 80032be:	409a      	lsls	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4013      	ands	r3, r2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d012      	beq.n	80032ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00b      	beq.n	80032ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032da:	2201      	movs	r2, #1
 80032dc:	409a      	lsls	r2, r3
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e6:	f043 0202 	orr.w	r2, r3, #2
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f2:	2204      	movs	r2, #4
 80032f4:	409a      	lsls	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	4013      	ands	r3, r2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d012      	beq.n	8003324 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00b      	beq.n	8003324 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003310:	2204      	movs	r2, #4
 8003312:	409a      	lsls	r2, r3
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331c:	f043 0204 	orr.w	r2, r3, #4
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	2210      	movs	r2, #16
 800332a:	409a      	lsls	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4013      	ands	r3, r2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d043      	beq.n	80033bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	2b00      	cmp	r3, #0
 8003340:	d03c      	beq.n	80033bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003346:	2210      	movs	r2, #16
 8003348:	409a      	lsls	r2, r3
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d018      	beq.n	800338e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d108      	bne.n	800337c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	2b00      	cmp	r3, #0
 8003370:	d024      	beq.n	80033bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	4798      	blx	r3
 800337a:	e01f      	b.n	80033bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003380:	2b00      	cmp	r3, #0
 8003382:	d01b      	beq.n	80033bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	4798      	blx	r3
 800338c:	e016      	b.n	80033bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003398:	2b00      	cmp	r3, #0
 800339a:	d107      	bne.n	80033ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 0208 	bic.w	r2, r2, #8
 80033aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c0:	2220      	movs	r2, #32
 80033c2:	409a      	lsls	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	4013      	ands	r3, r2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 808f 	beq.w	80034ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0310 	and.w	r3, r3, #16
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 8087 	beq.w	80034ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033e2:	2220      	movs	r2, #32
 80033e4:	409a      	lsls	r2, r3
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b05      	cmp	r3, #5
 80033f4:	d136      	bne.n	8003464 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0216 	bic.w	r2, r2, #22
 8003404:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695a      	ldr	r2, [r3, #20]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003414:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	2b00      	cmp	r3, #0
 800341c:	d103      	bne.n	8003426 <HAL_DMA_IRQHandler+0x1da>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003422:	2b00      	cmp	r3, #0
 8003424:	d007      	beq.n	8003436 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0208 	bic.w	r2, r2, #8
 8003434:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800343a:	223f      	movs	r2, #63	@ 0x3f
 800343c:	409a      	lsls	r2, r3
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003456:	2b00      	cmp	r3, #0
 8003458:	d07e      	beq.n	8003558 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	4798      	blx	r3
        }
        return;
 8003462:	e079      	b.n	8003558 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d01d      	beq.n	80034ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10d      	bne.n	800349c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003484:	2b00      	cmp	r3, #0
 8003486:	d031      	beq.n	80034ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	4798      	blx	r3
 8003490:	e02c      	b.n	80034ec <HAL_DMA_IRQHandler+0x2a0>
 8003492:	bf00      	nop
 8003494:	20000000 	.word	0x20000000
 8003498:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d023      	beq.n	80034ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	4798      	blx	r3
 80034ac:	e01e      	b.n	80034ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10f      	bne.n	80034dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0210 	bic.w	r2, r2, #16
 80034ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d003      	beq.n	80034ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d032      	beq.n	800355a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d022      	beq.n	8003546 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2205      	movs	r2, #5
 8003504:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0201 	bic.w	r2, r2, #1
 8003516:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	3301      	adds	r3, #1
 800351c:	60bb      	str	r3, [r7, #8]
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	429a      	cmp	r2, r3
 8003522:	d307      	bcc.n	8003534 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f2      	bne.n	8003518 <HAL_DMA_IRQHandler+0x2cc>
 8003532:	e000      	b.n	8003536 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003534:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354a:	2b00      	cmp	r3, #0
 800354c:	d005      	beq.n	800355a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	4798      	blx	r3
 8003556:	e000      	b.n	800355a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003558:	bf00      	nop
    }
  }
}
 800355a:	3718      	adds	r7, #24
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800356e:	b2db      	uxtb	r3, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	b2db      	uxtb	r3, r3
 800358a:	3b10      	subs	r3, #16
 800358c:	4a14      	ldr	r2, [pc, #80]	@ (80035e0 <DMA_CalcBaseAndBitshift+0x64>)
 800358e:	fba2 2303 	umull	r2, r3, r2, r3
 8003592:	091b      	lsrs	r3, r3, #4
 8003594:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003596:	4a13      	ldr	r2, [pc, #76]	@ (80035e4 <DMA_CalcBaseAndBitshift+0x68>)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4413      	add	r3, r2
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	461a      	mov	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2b03      	cmp	r3, #3
 80035a8:	d909      	bls.n	80035be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80035b2:	f023 0303 	bic.w	r3, r3, #3
 80035b6:	1d1a      	adds	r2, r3, #4
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80035bc:	e007      	b.n	80035ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80035c6:	f023 0303 	bic.w	r3, r3, #3
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	aaaaaaab 	.word	0xaaaaaaab
 80035e4:	0800c79c 	.word	0x0800c79c

080035e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f0:	2300      	movs	r3, #0
 80035f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d11f      	bne.n	8003642 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	2b03      	cmp	r3, #3
 8003606:	d856      	bhi.n	80036b6 <DMA_CheckFifoParam+0xce>
 8003608:	a201      	add	r2, pc, #4	@ (adr r2, 8003610 <DMA_CheckFifoParam+0x28>)
 800360a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800360e:	bf00      	nop
 8003610:	08003621 	.word	0x08003621
 8003614:	08003633 	.word	0x08003633
 8003618:	08003621 	.word	0x08003621
 800361c:	080036b7 	.word	0x080036b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003624:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d046      	beq.n	80036ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003630:	e043      	b.n	80036ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003636:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800363a:	d140      	bne.n	80036be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003640:	e03d      	b.n	80036be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800364a:	d121      	bne.n	8003690 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2b03      	cmp	r3, #3
 8003650:	d837      	bhi.n	80036c2 <DMA_CheckFifoParam+0xda>
 8003652:	a201      	add	r2, pc, #4	@ (adr r2, 8003658 <DMA_CheckFifoParam+0x70>)
 8003654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003658:	08003669 	.word	0x08003669
 800365c:	0800366f 	.word	0x0800366f
 8003660:	08003669 	.word	0x08003669
 8003664:	08003681 	.word	0x08003681
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	73fb      	strb	r3, [r7, #15]
      break;
 800366c:	e030      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003672:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d025      	beq.n	80036c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800367e:	e022      	b.n	80036c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003684:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003688:	d11f      	bne.n	80036ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800368e:	e01c      	b.n	80036ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b02      	cmp	r3, #2
 8003694:	d903      	bls.n	800369e <DMA_CheckFifoParam+0xb6>
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b03      	cmp	r3, #3
 800369a:	d003      	beq.n	80036a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800369c:	e018      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	73fb      	strb	r3, [r7, #15]
      break;
 80036a2:	e015      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00e      	beq.n	80036ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	73fb      	strb	r3, [r7, #15]
      break;
 80036b4:	e00b      	b.n	80036ce <DMA_CheckFifoParam+0xe6>
      break;
 80036b6:	bf00      	nop
 80036b8:	e00a      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
      break;
 80036ba:	bf00      	nop
 80036bc:	e008      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
      break;
 80036be:	bf00      	nop
 80036c0:	e006      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
      break;
 80036c2:	bf00      	nop
 80036c4:	e004      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
      break;
 80036c6:	bf00      	nop
 80036c8:	e002      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80036ca:	bf00      	nop
 80036cc:	e000      	b.n	80036d0 <DMA_CheckFifoParam+0xe8>
      break;
 80036ce:	bf00      	nop
    }
  } 
  
  return status; 
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3714      	adds	r7, #20
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop

080036e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b089      	sub	sp, #36	@ 0x24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036f6:	2300      	movs	r3, #0
 80036f8:	61fb      	str	r3, [r7, #28]
 80036fa:	e165      	b.n	80039c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036fc:	2201      	movs	r2, #1
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4013      	ands	r3, r2
 800370e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	429a      	cmp	r2, r3
 8003716:	f040 8154 	bne.w	80039c2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	2b01      	cmp	r3, #1
 8003724:	d005      	beq.n	8003732 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800372e:	2b02      	cmp	r3, #2
 8003730:	d130      	bne.n	8003794 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	2203      	movs	r2, #3
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	43db      	mvns	r3, r3
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	4013      	ands	r3, r2
 8003748:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	68da      	ldr	r2, [r3, #12]
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4313      	orrs	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003768:	2201      	movs	r2, #1
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	091b      	lsrs	r3, r3, #4
 800377e:	f003 0201 	and.w	r2, r3, #1
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	4313      	orrs	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f003 0303 	and.w	r3, r3, #3
 800379c:	2b03      	cmp	r3, #3
 800379e:	d017      	beq.n	80037d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	2203      	movs	r2, #3
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f003 0303 	and.w	r3, r3, #3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d123      	bne.n	8003824 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	08da      	lsrs	r2, r3, #3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	3208      	adds	r2, #8
 80037e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	f003 0307 	and.w	r3, r3, #7
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	220f      	movs	r2, #15
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	43db      	mvns	r3, r3
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	4013      	ands	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	691a      	ldr	r2, [r3, #16]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	4313      	orrs	r3, r2
 8003814:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	08da      	lsrs	r2, r3, #3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	3208      	adds	r2, #8
 800381e:	69b9      	ldr	r1, [r7, #24]
 8003820:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	2203      	movs	r2, #3
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	43db      	mvns	r3, r3
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4013      	ands	r3, r2
 800383a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f003 0203 	and.w	r2, r3, #3
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	4313      	orrs	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003860:	2b00      	cmp	r3, #0
 8003862:	f000 80ae 	beq.w	80039c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003866:	2300      	movs	r3, #0
 8003868:	60fb      	str	r3, [r7, #12]
 800386a:	4b5d      	ldr	r3, [pc, #372]	@ (80039e0 <HAL_GPIO_Init+0x300>)
 800386c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386e:	4a5c      	ldr	r2, [pc, #368]	@ (80039e0 <HAL_GPIO_Init+0x300>)
 8003870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003874:	6453      	str	r3, [r2, #68]	@ 0x44
 8003876:	4b5a      	ldr	r3, [pc, #360]	@ (80039e0 <HAL_GPIO_Init+0x300>)
 8003878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003882:	4a58      	ldr	r2, [pc, #352]	@ (80039e4 <HAL_GPIO_Init+0x304>)
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	089b      	lsrs	r3, r3, #2
 8003888:	3302      	adds	r3, #2
 800388a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800388e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f003 0303 	and.w	r3, r3, #3
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	220f      	movs	r2, #15
 800389a:	fa02 f303 	lsl.w	r3, r2, r3
 800389e:	43db      	mvns	r3, r3
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	4013      	ands	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a4f      	ldr	r2, [pc, #316]	@ (80039e8 <HAL_GPIO_Init+0x308>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d025      	beq.n	80038fa <HAL_GPIO_Init+0x21a>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a4e      	ldr	r2, [pc, #312]	@ (80039ec <HAL_GPIO_Init+0x30c>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d01f      	beq.n	80038f6 <HAL_GPIO_Init+0x216>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a4d      	ldr	r2, [pc, #308]	@ (80039f0 <HAL_GPIO_Init+0x310>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d019      	beq.n	80038f2 <HAL_GPIO_Init+0x212>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a4c      	ldr	r2, [pc, #304]	@ (80039f4 <HAL_GPIO_Init+0x314>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d013      	beq.n	80038ee <HAL_GPIO_Init+0x20e>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a4b      	ldr	r2, [pc, #300]	@ (80039f8 <HAL_GPIO_Init+0x318>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d00d      	beq.n	80038ea <HAL_GPIO_Init+0x20a>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a4a      	ldr	r2, [pc, #296]	@ (80039fc <HAL_GPIO_Init+0x31c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d007      	beq.n	80038e6 <HAL_GPIO_Init+0x206>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a49      	ldr	r2, [pc, #292]	@ (8003a00 <HAL_GPIO_Init+0x320>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d101      	bne.n	80038e2 <HAL_GPIO_Init+0x202>
 80038de:	2306      	movs	r3, #6
 80038e0:	e00c      	b.n	80038fc <HAL_GPIO_Init+0x21c>
 80038e2:	2307      	movs	r3, #7
 80038e4:	e00a      	b.n	80038fc <HAL_GPIO_Init+0x21c>
 80038e6:	2305      	movs	r3, #5
 80038e8:	e008      	b.n	80038fc <HAL_GPIO_Init+0x21c>
 80038ea:	2304      	movs	r3, #4
 80038ec:	e006      	b.n	80038fc <HAL_GPIO_Init+0x21c>
 80038ee:	2303      	movs	r3, #3
 80038f0:	e004      	b.n	80038fc <HAL_GPIO_Init+0x21c>
 80038f2:	2302      	movs	r3, #2
 80038f4:	e002      	b.n	80038fc <HAL_GPIO_Init+0x21c>
 80038f6:	2301      	movs	r3, #1
 80038f8:	e000      	b.n	80038fc <HAL_GPIO_Init+0x21c>
 80038fa:	2300      	movs	r3, #0
 80038fc:	69fa      	ldr	r2, [r7, #28]
 80038fe:	f002 0203 	and.w	r2, r2, #3
 8003902:	0092      	lsls	r2, r2, #2
 8003904:	4093      	lsls	r3, r2
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4313      	orrs	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800390c:	4935      	ldr	r1, [pc, #212]	@ (80039e4 <HAL_GPIO_Init+0x304>)
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	089b      	lsrs	r3, r3, #2
 8003912:	3302      	adds	r3, #2
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800391a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a04 <HAL_GPIO_Init+0x324>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	43db      	mvns	r3, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4013      	ands	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800393e:	4a31      	ldr	r2, [pc, #196]	@ (8003a04 <HAL_GPIO_Init+0x324>)
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003944:	4b2f      	ldr	r3, [pc, #188]	@ (8003a04 <HAL_GPIO_Init+0x324>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003968:	4a26      	ldr	r2, [pc, #152]	@ (8003a04 <HAL_GPIO_Init+0x324>)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800396e:	4b25      	ldr	r3, [pc, #148]	@ (8003a04 <HAL_GPIO_Init+0x324>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	43db      	mvns	r3, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4013      	ands	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	4313      	orrs	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003992:	4a1c      	ldr	r2, [pc, #112]	@ (8003a04 <HAL_GPIO_Init+0x324>)
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003998:	4b1a      	ldr	r3, [pc, #104]	@ (8003a04 <HAL_GPIO_Init+0x324>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	43db      	mvns	r3, r3
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	4013      	ands	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039bc:	4a11      	ldr	r2, [pc, #68]	@ (8003a04 <HAL_GPIO_Init+0x324>)
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	3301      	adds	r3, #1
 80039c6:	61fb      	str	r3, [r7, #28]
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	2b0f      	cmp	r3, #15
 80039cc:	f67f ae96 	bls.w	80036fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039d0:	bf00      	nop
 80039d2:	bf00      	nop
 80039d4:	3724      	adds	r7, #36	@ 0x24
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	40023800 	.word	0x40023800
 80039e4:	40013800 	.word	0x40013800
 80039e8:	40020000 	.word	0x40020000
 80039ec:	40020400 	.word	0x40020400
 80039f0:	40020800 	.word	0x40020800
 80039f4:	40020c00 	.word	0x40020c00
 80039f8:	40021000 	.word	0x40021000
 80039fc:	40021400 	.word	0x40021400
 8003a00:	40021800 	.word	0x40021800
 8003a04:	40013c00 	.word	0x40013c00

08003a08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	807b      	strh	r3, [r7, #2]
 8003a14:	4613      	mov	r3, r2
 8003a16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a18:	787b      	ldrb	r3, [r7, #1]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a1e:	887a      	ldrh	r2, [r7, #2]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a24:	e003      	b.n	8003a2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a26:	887b      	ldrh	r3, [r7, #2]
 8003a28:	041a      	lsls	r2, r3, #16
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	619a      	str	r2, [r3, #24]
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
	...

08003a3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e12b      	b.n	8003ca6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d106      	bne.n	8003a68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f7fd fe00 	bl	8001668 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2224      	movs	r2, #36	@ 0x24
 8003a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0201 	bic.w	r2, r2, #1
 8003a7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003aa0:	f002 ff94 	bl	80069cc <HAL_RCC_GetPCLK1Freq>
 8003aa4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	4a81      	ldr	r2, [pc, #516]	@ (8003cb0 <HAL_I2C_Init+0x274>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d807      	bhi.n	8003ac0 <HAL_I2C_Init+0x84>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	4a80      	ldr	r2, [pc, #512]	@ (8003cb4 <HAL_I2C_Init+0x278>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	bf94      	ite	ls
 8003ab8:	2301      	movls	r3, #1
 8003aba:	2300      	movhi	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	e006      	b.n	8003ace <HAL_I2C_Init+0x92>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4a7d      	ldr	r2, [pc, #500]	@ (8003cb8 <HAL_I2C_Init+0x27c>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	bf94      	ite	ls
 8003ac8:	2301      	movls	r3, #1
 8003aca:	2300      	movhi	r3, #0
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e0e7      	b.n	8003ca6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	4a78      	ldr	r2, [pc, #480]	@ (8003cbc <HAL_I2C_Init+0x280>)
 8003ada:	fba2 2303 	umull	r2, r3, r2, r3
 8003ade:	0c9b      	lsrs	r3, r3, #18
 8003ae0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68ba      	ldr	r2, [r7, #8]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	4a6a      	ldr	r2, [pc, #424]	@ (8003cb0 <HAL_I2C_Init+0x274>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d802      	bhi.n	8003b10 <HAL_I2C_Init+0xd4>
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	e009      	b.n	8003b24 <HAL_I2C_Init+0xe8>
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003b16:	fb02 f303 	mul.w	r3, r2, r3
 8003b1a:	4a69      	ldr	r2, [pc, #420]	@ (8003cc0 <HAL_I2C_Init+0x284>)
 8003b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b20:	099b      	lsrs	r3, r3, #6
 8003b22:	3301      	adds	r3, #1
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	6812      	ldr	r2, [r2, #0]
 8003b28:	430b      	orrs	r3, r1
 8003b2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003b36:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	495c      	ldr	r1, [pc, #368]	@ (8003cb0 <HAL_I2C_Init+0x274>)
 8003b40:	428b      	cmp	r3, r1
 8003b42:	d819      	bhi.n	8003b78 <HAL_I2C_Init+0x13c>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	1e59      	subs	r1, r3, #1
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b52:	1c59      	adds	r1, r3, #1
 8003b54:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003b58:	400b      	ands	r3, r1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00a      	beq.n	8003b74 <HAL_I2C_Init+0x138>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	1e59      	subs	r1, r3, #1
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b72:	e051      	b.n	8003c18 <HAL_I2C_Init+0x1dc>
 8003b74:	2304      	movs	r3, #4
 8003b76:	e04f      	b.n	8003c18 <HAL_I2C_Init+0x1dc>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d111      	bne.n	8003ba4 <HAL_I2C_Init+0x168>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	1e58      	subs	r0, r3, #1
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6859      	ldr	r1, [r3, #4]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	440b      	add	r3, r1
 8003b8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b92:	3301      	adds	r3, #1
 8003b94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	bf0c      	ite	eq
 8003b9c:	2301      	moveq	r3, #1
 8003b9e:	2300      	movne	r3, #0
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	e012      	b.n	8003bca <HAL_I2C_Init+0x18e>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	1e58      	subs	r0, r3, #1
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6859      	ldr	r1, [r3, #4]
 8003bac:	460b      	mov	r3, r1
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	0099      	lsls	r1, r3, #2
 8003bb4:	440b      	add	r3, r1
 8003bb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bba:	3301      	adds	r3, #1
 8003bbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf0c      	ite	eq
 8003bc4:	2301      	moveq	r3, #1
 8003bc6:	2300      	movne	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <HAL_I2C_Init+0x196>
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e022      	b.n	8003c18 <HAL_I2C_Init+0x1dc>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10e      	bne.n	8003bf8 <HAL_I2C_Init+0x1bc>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	1e58      	subs	r0, r3, #1
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6859      	ldr	r1, [r3, #4]
 8003be2:	460b      	mov	r3, r1
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	440b      	add	r3, r1
 8003be8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bec:	3301      	adds	r3, #1
 8003bee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bf6:	e00f      	b.n	8003c18 <HAL_I2C_Init+0x1dc>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	1e58      	subs	r0, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6859      	ldr	r1, [r3, #4]
 8003c00:	460b      	mov	r3, r1
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	0099      	lsls	r1, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c0e:	3301      	adds	r3, #1
 8003c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	6809      	ldr	r1, [r1, #0]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	69da      	ldr	r2, [r3, #28]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	431a      	orrs	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003c46:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	6911      	ldr	r1, [r2, #16]
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	68d2      	ldr	r2, [r2, #12]
 8003c52:	4311      	orrs	r1, r2
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6812      	ldr	r2, [r2, #0]
 8003c58:	430b      	orrs	r3, r1
 8003c5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	695a      	ldr	r2, [r3, #20]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f042 0201 	orr.w	r2, r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2220      	movs	r2, #32
 8003c92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	000186a0 	.word	0x000186a0
 8003cb4:	001e847f 	.word	0x001e847f
 8003cb8:	003d08ff 	.word	0x003d08ff
 8003cbc:	431bde83 	.word	0x431bde83
 8003cc0:	10624dd3 	.word	0x10624dd3

08003cc4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b088      	sub	sp, #32
 8003cc8:	af02      	add	r7, sp, #8
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	607a      	str	r2, [r7, #4]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	817b      	strh	r3, [r7, #10]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cd8:	f7fe f9b4 	bl	8002044 <HAL_GetTick>
 8003cdc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b20      	cmp	r3, #32
 8003ce8:	f040 80e0 	bne.w	8003eac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	2319      	movs	r3, #25
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	4970      	ldr	r1, [pc, #448]	@ (8003eb8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f002 fa86 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d02:	2302      	movs	r3, #2
 8003d04:	e0d3      	b.n	8003eae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_I2C_Master_Transmit+0x50>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e0cc      	b.n	8003eae <HAL_I2C_Master_Transmit+0x1ea>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d007      	beq.n	8003d3a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f042 0201 	orr.w	r2, r2, #1
 8003d38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2221      	movs	r2, #33	@ 0x21
 8003d4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2210      	movs	r2, #16
 8003d56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	893a      	ldrh	r2, [r7, #8]
 8003d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4a50      	ldr	r2, [pc, #320]	@ (8003ebc <HAL_I2C_Master_Transmit+0x1f8>)
 8003d7a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003d7c:	8979      	ldrh	r1, [r7, #10]
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	6a3a      	ldr	r2, [r7, #32]
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	f001 ff98 	bl	8005cb8 <I2C_MasterRequestWrite>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e08d      	b.n	8003eae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d92:	2300      	movs	r3, #0
 8003d94:	613b      	str	r3, [r7, #16]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	613b      	str	r3, [r7, #16]
 8003da6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003da8:	e066      	b.n	8003e78 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	6a39      	ldr	r1, [r7, #32]
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f002 fb00 	bl	80063b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00d      	beq.n	8003dd6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	d107      	bne.n	8003dd2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dd0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e06b      	b.n	8003eae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dda:	781a      	ldrb	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	3b01      	subs	r3, #1
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	f003 0304 	and.w	r3, r3, #4
 8003e10:	2b04      	cmp	r3, #4
 8003e12:	d11b      	bne.n	8003e4c <HAL_I2C_Master_Transmit+0x188>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d017      	beq.n	8003e4c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	781a      	ldrb	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	6a39      	ldr	r1, [r7, #32]
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f002 faf0 	bl	8006436 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00d      	beq.n	8003e78 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e60:	2b04      	cmp	r3, #4
 8003e62:	d107      	bne.n	8003e74 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e72:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e01a      	b.n	8003eae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d194      	bne.n	8003daa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	e000      	b.n	8003eae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003eac:	2302      	movs	r3, #2
  }
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3718      	adds	r7, #24
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	00100002 	.word	0x00100002
 8003ebc:	ffff0000 	.word	0xffff0000

08003ec0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af02      	add	r7, sp, #8
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	4608      	mov	r0, r1
 8003eca:	4611      	mov	r1, r2
 8003ecc:	461a      	mov	r2, r3
 8003ece:	4603      	mov	r3, r0
 8003ed0:	817b      	strh	r3, [r7, #10]
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	813b      	strh	r3, [r7, #8]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003eda:	f7fe f8b3 	bl	8002044 <HAL_GetTick>
 8003ede:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b20      	cmp	r3, #32
 8003eea:	f040 80d9 	bne.w	80040a0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	2319      	movs	r3, #25
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	496d      	ldr	r1, [pc, #436]	@ (80040ac <HAL_I2C_Mem_Write+0x1ec>)
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f002 f985 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d001      	beq.n	8003f08 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f04:	2302      	movs	r3, #2
 8003f06:	e0cc      	b.n	80040a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d101      	bne.n	8003f16 <HAL_I2C_Mem_Write+0x56>
 8003f12:	2302      	movs	r3, #2
 8003f14:	e0c5      	b.n	80040a2 <HAL_I2C_Mem_Write+0x1e2>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0301 	and.w	r3, r3, #1
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d007      	beq.n	8003f3c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f042 0201 	orr.w	r2, r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f4a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2221      	movs	r2, #33	@ 0x21
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2240      	movs	r2, #64	@ 0x40
 8003f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6a3a      	ldr	r2, [r7, #32]
 8003f66:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	4a4d      	ldr	r2, [pc, #308]	@ (80040b0 <HAL_I2C_Mem_Write+0x1f0>)
 8003f7c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f7e:	88f8      	ldrh	r0, [r7, #6]
 8003f80:	893a      	ldrh	r2, [r7, #8]
 8003f82:	8979      	ldrh	r1, [r7, #10]
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	9301      	str	r3, [sp, #4]
 8003f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f001 ff14 	bl	8005dbc <I2C_RequestMemoryWrite>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d052      	beq.n	8004040 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e081      	b.n	80040a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f002 fa06 	bl	80063b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00d      	beq.n	8003fca <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d107      	bne.n	8003fc6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fc4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e06b      	b.n	80040a2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fce:	781a      	ldrb	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	f003 0304 	and.w	r3, r3, #4
 8004004:	2b04      	cmp	r3, #4
 8004006:	d11b      	bne.n	8004040 <HAL_I2C_Mem_Write+0x180>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800400c:	2b00      	cmp	r3, #0
 800400e:	d017      	beq.n	8004040 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	781a      	ldrb	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004020:	1c5a      	adds	r2, r3, #1
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402a:	3b01      	subs	r3, #1
 800402c:	b29a      	uxth	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004036:	b29b      	uxth	r3, r3
 8004038:	3b01      	subs	r3, #1
 800403a:	b29a      	uxth	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004044:	2b00      	cmp	r3, #0
 8004046:	d1aa      	bne.n	8003f9e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f002 f9f2 	bl	8006436 <I2C_WaitOnBTFFlagUntilTimeout>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00d      	beq.n	8004074 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405c:	2b04      	cmp	r3, #4
 800405e:	d107      	bne.n	8004070 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800406e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e016      	b.n	80040a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004082:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800409c:	2300      	movs	r3, #0
 800409e:	e000      	b.n	80040a2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80040a0:	2302      	movs	r3, #2
  }
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3718      	adds	r7, #24
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	00100002 	.word	0x00100002
 80040b0:	ffff0000 	.word	0xffff0000

080040b4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b08c      	sub	sp, #48	@ 0x30
 80040b8:	af02      	add	r7, sp, #8
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	4608      	mov	r0, r1
 80040be:	4611      	mov	r1, r2
 80040c0:	461a      	mov	r2, r3
 80040c2:	4603      	mov	r3, r0
 80040c4:	817b      	strh	r3, [r7, #10]
 80040c6:	460b      	mov	r3, r1
 80040c8:	813b      	strh	r3, [r7, #8]
 80040ca:	4613      	mov	r3, r2
 80040cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040ce:	f7fd ffb9 	bl	8002044 <HAL_GetTick>
 80040d2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b20      	cmp	r3, #32
 80040de:	f040 8208 	bne.w	80044f2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e4:	9300      	str	r3, [sp, #0]
 80040e6:	2319      	movs	r3, #25
 80040e8:	2201      	movs	r2, #1
 80040ea:	497b      	ldr	r1, [pc, #492]	@ (80042d8 <HAL_I2C_Mem_Read+0x224>)
 80040ec:	68f8      	ldr	r0, [r7, #12]
 80040ee:	f002 f88b 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d001      	beq.n	80040fc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80040f8:	2302      	movs	r3, #2
 80040fa:	e1fb      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004102:	2b01      	cmp	r3, #1
 8004104:	d101      	bne.n	800410a <HAL_I2C_Mem_Read+0x56>
 8004106:	2302      	movs	r3, #2
 8004108:	e1f4      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b01      	cmp	r3, #1
 800411e:	d007      	beq.n	8004130 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0201 	orr.w	r2, r2, #1
 800412e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800413e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2222      	movs	r2, #34	@ 0x22
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2240      	movs	r2, #64	@ 0x40
 800414c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800415a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004160:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004166:	b29a      	uxth	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4a5b      	ldr	r2, [pc, #364]	@ (80042dc <HAL_I2C_Mem_Read+0x228>)
 8004170:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004172:	88f8      	ldrh	r0, [r7, #6]
 8004174:	893a      	ldrh	r2, [r7, #8]
 8004176:	8979      	ldrh	r1, [r7, #10]
 8004178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417a:	9301      	str	r3, [sp, #4]
 800417c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800417e:	9300      	str	r3, [sp, #0]
 8004180:	4603      	mov	r3, r0
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f001 feb0 	bl	8005ee8 <I2C_RequestMemoryRead>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e1b0      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004196:	2b00      	cmp	r3, #0
 8004198:	d113      	bne.n	80041c2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800419a:	2300      	movs	r3, #0
 800419c:	623b      	str	r3, [r7, #32]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	623b      	str	r3, [r7, #32]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	623b      	str	r3, [r7, #32]
 80041ae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	e184      	b.n	80044cc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d11b      	bne.n	8004202 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041da:	2300      	movs	r3, #0
 80041dc:	61fb      	str	r3, [r7, #28]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	61fb      	str	r3, [r7, #28]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	61fb      	str	r3, [r7, #28]
 80041ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	e164      	b.n	80044cc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004206:	2b02      	cmp	r3, #2
 8004208:	d11b      	bne.n	8004242 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004218:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004228:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800422a:	2300      	movs	r3, #0
 800422c:	61bb      	str	r3, [r7, #24]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	61bb      	str	r3, [r7, #24]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	61bb      	str	r3, [r7, #24]
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	e144      	b.n	80044cc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004242:	2300      	movs	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	617b      	str	r3, [r7, #20]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	617b      	str	r3, [r7, #20]
 8004256:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004258:	e138      	b.n	80044cc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425e:	2b03      	cmp	r3, #3
 8004260:	f200 80f1 	bhi.w	8004446 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004268:	2b01      	cmp	r3, #1
 800426a:	d123      	bne.n	80042b4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800426c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800426e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f002 f953 	bl	800651c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e139      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691a      	ldr	r2, [r3, #16]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004292:	1c5a      	adds	r2, r3, #1
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	3b01      	subs	r3, #1
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042b2:	e10b      	b.n	80044cc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d14e      	bne.n	800435a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042be:	9300      	str	r3, [sp, #0]
 80042c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c2:	2200      	movs	r2, #0
 80042c4:	4906      	ldr	r1, [pc, #24]	@ (80042e0 <HAL_I2C_Mem_Read+0x22c>)
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f001 ff9e 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d008      	beq.n	80042e4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e10e      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
 80042d6:	bf00      	nop
 80042d8:	00100002 	.word	0x00100002
 80042dc:	ffff0000 	.word	0xffff0000
 80042e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004330:	b2d2      	uxtb	r2, r2
 8004332:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	1c5a      	adds	r2, r3, #1
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434e:	b29b      	uxth	r3, r3
 8004350:	3b01      	subs	r3, #1
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004358:	e0b8      	b.n	80044cc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800435a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004360:	2200      	movs	r2, #0
 8004362:	4966      	ldr	r1, [pc, #408]	@ (80044fc <HAL_I2C_Mem_Read+0x448>)
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f001 ff4f 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e0bf      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004382:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	691a      	ldr	r2, [r3, #16]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438e:	b2d2      	uxtb	r2, r2
 8004390:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004396:	1c5a      	adds	r2, r3, #1
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a0:	3b01      	subs	r3, #1
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	3b01      	subs	r3, #1
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043bc:	2200      	movs	r2, #0
 80043be:	494f      	ldr	r1, [pc, #316]	@ (80044fc <HAL_I2C_Mem_Read+0x448>)
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f001 ff21 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e091      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	691a      	ldr	r2, [r3, #16]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	b2d2      	uxtb	r2, r2
 80043ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004408:	b29b      	uxth	r3, r3
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	691a      	ldr	r2, [r3, #16]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004424:	1c5a      	adds	r2, r3, #1
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442e:	3b01      	subs	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443a:	b29b      	uxth	r3, r3
 800443c:	3b01      	subs	r3, #1
 800443e:	b29a      	uxth	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004444:	e042      	b.n	80044cc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004448:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f002 f866 	bl	800651c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e04c      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	691a      	ldr	r2, [r3, #16]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	b2d2      	uxtb	r2, r2
 8004466:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004476:	3b01      	subs	r3, #1
 8004478:	b29a      	uxth	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004482:	b29b      	uxth	r3, r3
 8004484:	3b01      	subs	r3, #1
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b04      	cmp	r3, #4
 8004498:	d118      	bne.n	80044cc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a4:	b2d2      	uxtb	r2, r2
 80044a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b6:	3b01      	subs	r3, #1
 80044b8:	b29a      	uxth	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	3b01      	subs	r3, #1
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f47f aec2 	bne.w	800425a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2220      	movs	r2, #32
 80044da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80044ee:	2300      	movs	r3, #0
 80044f0:	e000      	b.n	80044f4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80044f2:	2302      	movs	r3, #2
  }
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3728      	adds	r7, #40	@ 0x28
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	00010004 	.word	0x00010004

08004500 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004508:	2300      	movs	r3, #0
 800450a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004518:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004520:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004528:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800452a:	7bfb      	ldrb	r3, [r7, #15]
 800452c:	2b10      	cmp	r3, #16
 800452e:	d003      	beq.n	8004538 <HAL_I2C_EV_IRQHandler+0x38>
 8004530:	7bfb      	ldrb	r3, [r7, #15]
 8004532:	2b40      	cmp	r3, #64	@ 0x40
 8004534:	f040 80c1 	bne.w	80046ba <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10d      	bne.n	800456e <HAL_I2C_EV_IRQHandler+0x6e>
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004558:	d003      	beq.n	8004562 <HAL_I2C_EV_IRQHandler+0x62>
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004560:	d101      	bne.n	8004566 <HAL_I2C_EV_IRQHandler+0x66>
 8004562:	2301      	movs	r3, #1
 8004564:	e000      	b.n	8004568 <HAL_I2C_EV_IRQHandler+0x68>
 8004566:	2300      	movs	r3, #0
 8004568:	2b01      	cmp	r3, #1
 800456a:	f000 8132 	beq.w	80047d2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00c      	beq.n	8004592 <HAL_I2C_EV_IRQHandler+0x92>
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	0a5b      	lsrs	r3, r3, #9
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d006      	beq.n	8004592 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f002 f84e 	bl	8006626 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 fd79 	bl	8005082 <I2C_Master_SB>
 8004590:	e092      	b.n	80046b8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	08db      	lsrs	r3, r3, #3
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d009      	beq.n	80045b2 <HAL_I2C_EV_IRQHandler+0xb2>
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	0a5b      	lsrs	r3, r3, #9
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 fdef 	bl	800518e <I2C_Master_ADD10>
 80045b0:	e082      	b.n	80046b8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	085b      	lsrs	r3, r3, #1
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d009      	beq.n	80045d2 <HAL_I2C_EV_IRQHandler+0xd2>
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	0a5b      	lsrs	r3, r3, #9
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d003      	beq.n	80045d2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 fe09 	bl	80051e2 <I2C_Master_ADDR>
 80045d0:	e072      	b.n	80046b8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	089b      	lsrs	r3, r3, #2
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d03b      	beq.n	8004656 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045ec:	f000 80f3 	beq.w	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	09db      	lsrs	r3, r3, #7
 80045f4:	f003 0301 	and.w	r3, r3, #1
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00f      	beq.n	800461c <HAL_I2C_EV_IRQHandler+0x11c>
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	0a9b      	lsrs	r3, r3, #10
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b00      	cmp	r3, #0
 8004606:	d009      	beq.n	800461c <HAL_I2C_EV_IRQHandler+0x11c>
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	089b      	lsrs	r3, r3, #2
 800460c:	f003 0301 	and.w	r3, r3, #1
 8004610:	2b00      	cmp	r3, #0
 8004612:	d103      	bne.n	800461c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f9f3 	bl	8004a00 <I2C_MasterTransmit_TXE>
 800461a:	e04d      	b.n	80046b8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	089b      	lsrs	r3, r3, #2
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 80d6 	beq.w	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	0a5b      	lsrs	r3, r3, #9
 800462e:	f003 0301 	and.w	r3, r3, #1
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 80cf 	beq.w	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004638:	7bbb      	ldrb	r3, [r7, #14]
 800463a:	2b21      	cmp	r3, #33	@ 0x21
 800463c:	d103      	bne.n	8004646 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 fa7a 	bl	8004b38 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004644:	e0c7      	b.n	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004646:	7bfb      	ldrb	r3, [r7, #15]
 8004648:	2b40      	cmp	r3, #64	@ 0x40
 800464a:	f040 80c4 	bne.w	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 fae8 	bl	8004c24 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004654:	e0bf      	b.n	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004660:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004664:	f000 80b7 	beq.w	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	099b      	lsrs	r3, r3, #6
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00f      	beq.n	8004694 <HAL_I2C_EV_IRQHandler+0x194>
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	0a9b      	lsrs	r3, r3, #10
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	2b00      	cmp	r3, #0
 800467e:	d009      	beq.n	8004694 <HAL_I2C_EV_IRQHandler+0x194>
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	089b      	lsrs	r3, r3, #2
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	d103      	bne.n	8004694 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 fb5d 	bl	8004d4c <I2C_MasterReceive_RXNE>
 8004692:	e011      	b.n	80046b8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	089b      	lsrs	r3, r3, #2
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	f000 809a 	beq.w	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	0a5b      	lsrs	r3, r3, #9
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	f000 8093 	beq.w	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 fbfc 	bl	8004eae <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046b6:	e08e      	b.n	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80046b8:	e08d      	b.n	80047d6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d004      	beq.n	80046cc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	695b      	ldr	r3, [r3, #20]
 80046c8:	61fb      	str	r3, [r7, #28]
 80046ca:	e007      	b.n	80046dc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	085b      	lsrs	r3, r3, #1
 80046e0:	f003 0301 	and.w	r3, r3, #1
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d012      	beq.n	800470e <HAL_I2C_EV_IRQHandler+0x20e>
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	0a5b      	lsrs	r3, r3, #9
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d00c      	beq.n	800470e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004704:	69b9      	ldr	r1, [r7, #24]
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 ffba 	bl	8005680 <I2C_Slave_ADDR>
 800470c:	e066      	b.n	80047dc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	091b      	lsrs	r3, r3, #4
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d009      	beq.n	800472e <HAL_I2C_EV_IRQHandler+0x22e>
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	0a5b      	lsrs	r3, r3, #9
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fff4 	bl	8005714 <I2C_Slave_STOPF>
 800472c:	e056      	b.n	80047dc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800472e:	7bbb      	ldrb	r3, [r7, #14]
 8004730:	2b21      	cmp	r3, #33	@ 0x21
 8004732:	d002      	beq.n	800473a <HAL_I2C_EV_IRQHandler+0x23a>
 8004734:	7bbb      	ldrb	r3, [r7, #14]
 8004736:	2b29      	cmp	r3, #41	@ 0x29
 8004738:	d125      	bne.n	8004786 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	09db      	lsrs	r3, r3, #7
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00f      	beq.n	8004766 <HAL_I2C_EV_IRQHandler+0x266>
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	0a9b      	lsrs	r3, r3, #10
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b00      	cmp	r3, #0
 8004750:	d009      	beq.n	8004766 <HAL_I2C_EV_IRQHandler+0x266>
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	089b      	lsrs	r3, r3, #2
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d103      	bne.n	8004766 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 fed0 	bl	8005504 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004764:	e039      	b.n	80047da <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	089b      	lsrs	r3, r3, #2
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d033      	beq.n	80047da <HAL_I2C_EV_IRQHandler+0x2da>
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	0a5b      	lsrs	r3, r3, #9
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d02d      	beq.n	80047da <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fefd 	bl	800557e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004784:	e029      	b.n	80047da <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	099b      	lsrs	r3, r3, #6
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00f      	beq.n	80047b2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	0a9b      	lsrs	r3, r3, #10
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d009      	beq.n	80047b2 <HAL_I2C_EV_IRQHandler+0x2b2>
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	089b      	lsrs	r3, r3, #2
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d103      	bne.n	80047b2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 ff08 	bl	80055c0 <I2C_SlaveReceive_RXNE>
 80047b0:	e014      	b.n	80047dc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	089b      	lsrs	r3, r3, #2
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00e      	beq.n	80047dc <HAL_I2C_EV_IRQHandler+0x2dc>
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	0a5b      	lsrs	r3, r3, #9
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d008      	beq.n	80047dc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 ff36 	bl	800563c <I2C_SlaveReceive_BTF>
 80047d0:	e004      	b.n	80047dc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80047d2:	bf00      	nop
 80047d4:	e002      	b.n	80047dc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047d6:	bf00      	nop
 80047d8:	e000      	b.n	80047dc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80047da:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80047dc:	3720      	adds	r7, #32
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b08a      	sub	sp, #40	@ 0x28
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80047fa:	2300      	movs	r3, #0
 80047fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004804:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004806:	6a3b      	ldr	r3, [r7, #32]
 8004808:	0a1b      	lsrs	r3, r3, #8
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00e      	beq.n	8004830 <HAL_I2C_ER_IRQHandler+0x4e>
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	0a1b      	lsrs	r3, r3, #8
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d008      	beq.n	8004830 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800481e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004820:	f043 0301 	orr.w	r3, r3, #1
 8004824:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800482e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004830:	6a3b      	ldr	r3, [r7, #32]
 8004832:	0a5b      	lsrs	r3, r3, #9
 8004834:	f003 0301 	and.w	r3, r3, #1
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00e      	beq.n	800485a <HAL_I2C_ER_IRQHandler+0x78>
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	0a1b      	lsrs	r3, r3, #8
 8004840:	f003 0301 	and.w	r3, r3, #1
 8004844:	2b00      	cmp	r3, #0
 8004846:	d008      	beq.n	800485a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	f043 0302 	orr.w	r3, r3, #2
 800484e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8004858:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800485a:	6a3b      	ldr	r3, [r7, #32]
 800485c:	0a9b      	lsrs	r3, r3, #10
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d03f      	beq.n	80048e6 <HAL_I2C_ER_IRQHandler+0x104>
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	0a1b      	lsrs	r3, r3, #8
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d039      	beq.n	80048e6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004872:	7efb      	ldrb	r3, [r7, #27]
 8004874:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487a:	b29b      	uxth	r3, r3
 800487c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004884:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800488c:	7ebb      	ldrb	r3, [r7, #26]
 800488e:	2b20      	cmp	r3, #32
 8004890:	d112      	bne.n	80048b8 <HAL_I2C_ER_IRQHandler+0xd6>
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10f      	bne.n	80048b8 <HAL_I2C_ER_IRQHandler+0xd6>
 8004898:	7cfb      	ldrb	r3, [r7, #19]
 800489a:	2b21      	cmp	r3, #33	@ 0x21
 800489c:	d008      	beq.n	80048b0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800489e:	7cfb      	ldrb	r3, [r7, #19]
 80048a0:	2b29      	cmp	r3, #41	@ 0x29
 80048a2:	d005      	beq.n	80048b0 <HAL_I2C_ER_IRQHandler+0xce>
 80048a4:	7cfb      	ldrb	r3, [r7, #19]
 80048a6:	2b28      	cmp	r3, #40	@ 0x28
 80048a8:	d106      	bne.n	80048b8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2b21      	cmp	r3, #33	@ 0x21
 80048ae:	d103      	bne.n	80048b8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f001 f85f 	bl	8005974 <I2C_Slave_AF>
 80048b6:	e016      	b.n	80048e6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048c0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80048c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c4:	f043 0304 	orr.w	r3, r3, #4
 80048c8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80048ca:	7efb      	ldrb	r3, [r7, #27]
 80048cc:	2b10      	cmp	r3, #16
 80048ce:	d002      	beq.n	80048d6 <HAL_I2C_ER_IRQHandler+0xf4>
 80048d0:	7efb      	ldrb	r3, [r7, #27]
 80048d2:	2b40      	cmp	r3, #64	@ 0x40
 80048d4:	d107      	bne.n	80048e6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048e4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80048e6:	6a3b      	ldr	r3, [r7, #32]
 80048e8:	0adb      	lsrs	r3, r3, #11
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00e      	beq.n	8004910 <HAL_I2C_ER_IRQHandler+0x12e>
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	0a1b      	lsrs	r3, r3, #8
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d008      	beq.n	8004910 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80048fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004900:	f043 0308 	orr.w	r3, r3, #8
 8004904:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800490e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004912:	2b00      	cmp	r3, #0
 8004914:	d008      	beq.n	8004928 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800491a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491c:	431a      	orrs	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f001 f896 	bl	8005a54 <I2C_ITError>
  }
}
 8004928:	bf00      	nop
 800492a:	3728      	adds	r7, #40	@ 0x28
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	460b      	mov	r3, r1
 800498a:	70fb      	strb	r3, [r7, #3]
 800498c:	4613      	mov	r3, r2
 800498e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80049a4:	bf00      	nop
 80049a6:	370c      	adds	r7, #12
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr

080049b0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a0e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a16:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d150      	bne.n	8004ac8 <I2C_MasterTransmit_TXE+0xc8>
 8004a26:	7bfb      	ldrb	r3, [r7, #15]
 8004a28:	2b21      	cmp	r3, #33	@ 0x21
 8004a2a:	d14d      	bne.n	8004ac8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b08      	cmp	r3, #8
 8004a30:	d01d      	beq.n	8004a6e <I2C_MasterTransmit_TXE+0x6e>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b20      	cmp	r3, #32
 8004a36:	d01a      	beq.n	8004a6e <I2C_MasterTransmit_TXE+0x6e>
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a3e:	d016      	beq.n	8004a6e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685a      	ldr	r2, [r3, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a4e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2211      	movs	r2, #17
 8004a54:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7ff ff62 	bl	8004930 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a6c:	e060      	b.n	8004b30 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a7c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a8c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2220      	movs	r2, #32
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b40      	cmp	r3, #64	@ 0x40
 8004aa6:	d107      	bne.n	8004ab8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f7ff ff7d 	bl	80049b0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004ab6:	e03b      	b.n	8004b30 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff ff35 	bl	8004930 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004ac6:	e033      	b.n	8004b30 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
 8004aca:	2b21      	cmp	r3, #33	@ 0x21
 8004acc:	d005      	beq.n	8004ada <I2C_MasterTransmit_TXE+0xda>
 8004ace:	7bbb      	ldrb	r3, [r7, #14]
 8004ad0:	2b40      	cmp	r3, #64	@ 0x40
 8004ad2:	d12d      	bne.n	8004b30 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004ad4:	7bfb      	ldrb	r3, [r7, #15]
 8004ad6:	2b22      	cmp	r3, #34	@ 0x22
 8004ad8:	d12a      	bne.n	8004b30 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d108      	bne.n	8004af6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004af2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004af4:	e01c      	b.n	8004b30 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b40      	cmp	r3, #64	@ 0x40
 8004b00:	d103      	bne.n	8004b0a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 f88e 	bl	8004c24 <I2C_MemoryTransmit_TXE_BTF>
}
 8004b08:	e012      	b.n	8004b30 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0e:	781a      	ldrb	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1a:	1c5a      	adds	r2, r3, #1
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	3b01      	subs	r3, #1
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004b2e:	e7ff      	b.n	8004b30 <I2C_MasterTransmit_TXE+0x130>
 8004b30:	bf00      	nop
 8004b32:	3710      	adds	r7, #16
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b44:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b21      	cmp	r3, #33	@ 0x21
 8004b50:	d164      	bne.n	8004c1c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d012      	beq.n	8004b82 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b60:	781a      	ldrb	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6c:	1c5a      	adds	r2, r3, #1
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004b80:	e04c      	b.n	8004c1c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2b08      	cmp	r3, #8
 8004b86:	d01d      	beq.n	8004bc4 <I2C_MasterTransmit_BTF+0x8c>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2b20      	cmp	r3, #32
 8004b8c:	d01a      	beq.n	8004bc4 <I2C_MasterTransmit_BTF+0x8c>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b94:	d016      	beq.n	8004bc4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	685a      	ldr	r2, [r3, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ba4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2211      	movs	r2, #17
 8004baa:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f7ff feb7 	bl	8004930 <HAL_I2C_MasterTxCpltCallback>
}
 8004bc2:	e02b      	b.n	8004c1c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004bd2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004be2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2220      	movs	r2, #32
 8004bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b40      	cmp	r3, #64	@ 0x40
 8004bfc:	d107      	bne.n	8004c0e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff fed2 	bl	80049b0 <HAL_I2C_MemTxCpltCallback>
}
 8004c0c:	e006      	b.n	8004c1c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff fe8a 	bl	8004930 <HAL_I2C_MasterTxCpltCallback>
}
 8004c1c:	bf00      	nop
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c32:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d11d      	bne.n	8004c78 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d10b      	bne.n	8004c5c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c48:	b2da      	uxtb	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c54:	1c9a      	adds	r2, r3, #2
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004c5a:	e073      	b.n	8004d44 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	121b      	asrs	r3, r3, #8
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c76:	e065      	b.n	8004d44 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d10b      	bne.n	8004c98 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c84:	b2da      	uxtb	r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c96:	e055      	b.n	8004d44 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d151      	bne.n	8004d44 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	2b22      	cmp	r3, #34	@ 0x22
 8004ca4:	d10d      	bne.n	8004cc2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cb4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004cc0:	e040      	b.n	8004d44 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d015      	beq.n	8004cf8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004ccc:	7bfb      	ldrb	r3, [r7, #15]
 8004cce:	2b21      	cmp	r3, #33	@ 0x21
 8004cd0:	d112      	bne.n	8004cf8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd6:	781a      	ldrb	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004cf6:	e025      	b.n	8004d44 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d120      	bne.n	8004d44 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004d02:	7bfb      	ldrb	r3, [r7, #15]
 8004d04:	2b21      	cmp	r3, #33	@ 0x21
 8004d06:	d11d      	bne.n	8004d44 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	685a      	ldr	r2, [r3, #4]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d16:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d26:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff fe36 	bl	80049b0 <HAL_I2C_MemTxCpltCallback>
}
 8004d44:	bf00      	nop
 8004d46:	3710      	adds	r7, #16
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	2b22      	cmp	r3, #34	@ 0x22
 8004d5e:	f040 80a2 	bne.w	8004ea6 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2b03      	cmp	r3, #3
 8004d6e:	d921      	bls.n	8004db4 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	691a      	ldr	r2, [r3, #16]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d82:	1c5a      	adds	r2, r3, #1
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	b29a      	uxth	r2, r3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	2b03      	cmp	r3, #3
 8004d9e:	f040 8082 	bne.w	8004ea6 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004db0:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8004db2:	e078      	b.n	8004ea6 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d074      	beq.n	8004ea6 <I2C_MasterReceive_RXNE+0x15a>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d002      	beq.n	8004dc8 <I2C_MasterReceive_RXNE+0x7c>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d16e      	bne.n	8004ea6 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f001 fb75 	bl	80064b8 <I2C_WaitOnSTOPRequestThroughIT>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d142      	bne.n	8004e5a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004de2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	685a      	ldr	r2, [r3, #4]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004df2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	691a      	ldr	r2, [r3, #16]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e06:	1c5a      	adds	r2, r3, #1
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	3b01      	subs	r3, #1
 8004e14:	b29a      	uxth	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2220      	movs	r2, #32
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b40      	cmp	r3, #64	@ 0x40
 8004e2c:	d10a      	bne.n	8004e44 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f7ff fdc1 	bl	80049c4 <HAL_I2C_MemRxCpltCallback>
}
 8004e42:	e030      	b.n	8004ea6 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2212      	movs	r2, #18
 8004e50:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f7ff fd76 	bl	8004944 <HAL_I2C_MasterRxCpltCallback>
}
 8004e58:	e025      	b.n	8004ea6 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	685a      	ldr	r2, [r3, #4]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e68:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	691a      	ldr	r2, [r3, #16]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7ff fd99 	bl	80049d8 <HAL_I2C_ErrorCallback>
}
 8004ea6:	bf00      	nop
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b084      	sub	sp, #16
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eba:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d11b      	bne.n	8004efe <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ed4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	691a      	ldr	r2, [r3, #16]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee0:	b2d2      	uxtb	r2, r2
 8004ee2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004efc:	e0bd      	b.n	800507a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	2b03      	cmp	r3, #3
 8004f06:	d129      	bne.n	8004f5c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	685a      	ldr	r2, [r3, #4]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f16:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2b04      	cmp	r3, #4
 8004f1c:	d00a      	beq.n	8004f34 <I2C_MasterReceive_BTF+0x86>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d007      	beq.n	8004f34 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f32:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	691a      	ldr	r2, [r3, #16]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	3b01      	subs	r3, #1
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004f5a:	e08e      	b.n	800507a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d176      	bne.n	8005054 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d002      	beq.n	8004f72 <I2C_MasterReceive_BTF+0xc4>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2b10      	cmp	r3, #16
 8004f70:	d108      	bne.n	8004f84 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f80:	601a      	str	r2, [r3, #0]
 8004f82:	e019      	b.n	8004fb8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2b04      	cmp	r3, #4
 8004f88:	d002      	beq.n	8004f90 <I2C_MasterReceive_BTF+0xe2>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d108      	bne.n	8004fa2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f9e:	601a      	str	r2, [r3, #0]
 8004fa0:	e00a      	b.n	8004fb8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2b10      	cmp	r3, #16
 8004fa6:	d007      	beq.n	8004fb8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fb6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	691a      	ldr	r2, [r3, #16]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc2:	b2d2      	uxtb	r2, r2
 8004fc4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fca:	1c5a      	adds	r2, r3, #1
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	691a      	ldr	r2, [r3, #16]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe8:	b2d2      	uxtb	r2, r2
 8004fea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff0:	1c5a      	adds	r2, r3, #1
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005012:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2220      	movs	r2, #32
 8005018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b40      	cmp	r3, #64	@ 0x40
 8005026:	d10a      	bne.n	800503e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f7ff fcc4 	bl	80049c4 <HAL_I2C_MemRxCpltCallback>
}
 800503c:	e01d      	b.n	800507a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2212      	movs	r2, #18
 800504a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f7ff fc79 	bl	8004944 <HAL_I2C_MasterRxCpltCallback>
}
 8005052:	e012      	b.n	800507a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	691a      	ldr	r2, [r3, #16]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005066:	1c5a      	adds	r2, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005070:	b29b      	uxth	r3, r3
 8005072:	3b01      	subs	r3, #1
 8005074:	b29a      	uxth	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800507a:	bf00      	nop
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b40      	cmp	r3, #64	@ 0x40
 8005094:	d117      	bne.n	80050c6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800509a:	2b00      	cmp	r3, #0
 800509c:	d109      	bne.n	80050b2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	461a      	mov	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050ae:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80050b0:	e067      	b.n	8005182 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	f043 0301 	orr.w	r3, r3, #1
 80050bc:	b2da      	uxtb	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	611a      	str	r2, [r3, #16]
}
 80050c4:	e05d      	b.n	8005182 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050ce:	d133      	bne.n	8005138 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	2b21      	cmp	r3, #33	@ 0x21
 80050da:	d109      	bne.n	80050f0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	461a      	mov	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050ec:	611a      	str	r2, [r3, #16]
 80050ee:	e008      	b.n	8005102 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	f043 0301 	orr.w	r3, r3, #1
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005106:	2b00      	cmp	r3, #0
 8005108:	d004      	beq.n	8005114 <I2C_Master_SB+0x92>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800510e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005110:	2b00      	cmp	r3, #0
 8005112:	d108      	bne.n	8005126 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005118:	2b00      	cmp	r3, #0
 800511a:	d032      	beq.n	8005182 <I2C_Master_SB+0x100>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005122:	2b00      	cmp	r3, #0
 8005124:	d02d      	beq.n	8005182 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685a      	ldr	r2, [r3, #4]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005134:	605a      	str	r2, [r3, #4]
}
 8005136:	e024      	b.n	8005182 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10e      	bne.n	800515e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005144:	b29b      	uxth	r3, r3
 8005146:	11db      	asrs	r3, r3, #7
 8005148:	b2db      	uxtb	r3, r3
 800514a:	f003 0306 	and.w	r3, r3, #6
 800514e:	b2db      	uxtb	r3, r3
 8005150:	f063 030f 	orn	r3, r3, #15
 8005154:	b2da      	uxtb	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	611a      	str	r2, [r3, #16]
}
 800515c:	e011      	b.n	8005182 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005162:	2b01      	cmp	r3, #1
 8005164:	d10d      	bne.n	8005182 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800516a:	b29b      	uxth	r3, r3
 800516c:	11db      	asrs	r3, r3, #7
 800516e:	b2db      	uxtb	r3, r3
 8005170:	f003 0306 	and.w	r3, r3, #6
 8005174:	b2db      	uxtb	r3, r3
 8005176:	f063 030e 	orn	r3, r3, #14
 800517a:	b2da      	uxtb	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	611a      	str	r2, [r3, #16]
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800518e:	b480      	push	{r7}
 8005190:	b083      	sub	sp, #12
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800519a:	b2da      	uxtb	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d004      	beq.n	80051b4 <I2C_Master_ADD10+0x26>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d108      	bne.n	80051c6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00c      	beq.n	80051d6 <I2C_Master_ADD10+0x48>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d007      	beq.n	80051d6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051d4:	605a      	str	r2, [r3, #4]
  }
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr

080051e2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b091      	sub	sp, #68	@ 0x44
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051fe:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b22      	cmp	r3, #34	@ 0x22
 800520a:	f040 8169 	bne.w	80054e0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10f      	bne.n	8005236 <I2C_Master_ADDR+0x54>
 8005216:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800521a:	2b40      	cmp	r3, #64	@ 0x40
 800521c:	d10b      	bne.n	8005236 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800521e:	2300      	movs	r3, #0
 8005220:	633b      	str	r3, [r7, #48]	@ 0x30
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	633b      	str	r3, [r7, #48]	@ 0x30
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	633b      	str	r3, [r7, #48]	@ 0x30
 8005232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005234:	e160      	b.n	80054f8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800523a:	2b00      	cmp	r3, #0
 800523c:	d11d      	bne.n	800527a <I2C_Master_ADDR+0x98>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	691b      	ldr	r3, [r3, #16]
 8005242:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005246:	d118      	bne.n	800527a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005248:	2300      	movs	r3, #0
 800524a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800525c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800526c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005272:	1c5a      	adds	r2, r3, #1
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	651a      	str	r2, [r3, #80]	@ 0x50
 8005278:	e13e      	b.n	80054f8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800527e:	b29b      	uxth	r3, r3
 8005280:	2b00      	cmp	r3, #0
 8005282:	d113      	bne.n	80052ac <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005284:	2300      	movs	r3, #0
 8005286:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005298:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	e115      	b.n	80054d8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	f040 808a 	bne.w	80053cc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80052b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ba:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80052be:	d137      	bne.n	8005330 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ce:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052de:	d113      	bne.n	8005308 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ee:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052f0:	2300      	movs	r3, #0
 80052f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	627b      	str	r3, [r7, #36]	@ 0x24
 8005304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005306:	e0e7      	b.n	80054d8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005308:	2300      	movs	r3, #0
 800530a:	623b      	str	r3, [r7, #32]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	623b      	str	r3, [r7, #32]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	623b      	str	r3, [r7, #32]
 800531c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800532c:	601a      	str	r2, [r3, #0]
 800532e:	e0d3      	b.n	80054d8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005332:	2b08      	cmp	r3, #8
 8005334:	d02e      	beq.n	8005394 <I2C_Master_ADDR+0x1b2>
 8005336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005338:	2b20      	cmp	r3, #32
 800533a:	d02b      	beq.n	8005394 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800533c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800533e:	2b12      	cmp	r3, #18
 8005340:	d102      	bne.n	8005348 <I2C_Master_ADDR+0x166>
 8005342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005344:	2b01      	cmp	r3, #1
 8005346:	d125      	bne.n	8005394 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800534a:	2b04      	cmp	r3, #4
 800534c:	d00e      	beq.n	800536c <I2C_Master_ADDR+0x18a>
 800534e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005350:	2b02      	cmp	r3, #2
 8005352:	d00b      	beq.n	800536c <I2C_Master_ADDR+0x18a>
 8005354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005356:	2b10      	cmp	r3, #16
 8005358:	d008      	beq.n	800536c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005368:	601a      	str	r2, [r3, #0]
 800536a:	e007      	b.n	800537c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800537a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800537c:	2300      	movs	r3, #0
 800537e:	61fb      	str	r3, [r7, #28]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	61fb      	str	r3, [r7, #28]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	61fb      	str	r3, [r7, #28]
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	e0a1      	b.n	80054d8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053a2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053a4:	2300      	movs	r3, #0
 80053a6:	61bb      	str	r3, [r7, #24]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	61bb      	str	r3, [r7, #24]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	61bb      	str	r3, [r7, #24]
 80053b8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053c8:	601a      	str	r2, [r3, #0]
 80053ca:	e085      	b.n	80054d8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d14d      	bne.n	8005472 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80053d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d8:	2b04      	cmp	r3, #4
 80053da:	d016      	beq.n	800540a <I2C_Master_ADDR+0x228>
 80053dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d013      	beq.n	800540a <I2C_Master_ADDR+0x228>
 80053e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e4:	2b10      	cmp	r3, #16
 80053e6:	d010      	beq.n	800540a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053f6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005406:	601a      	str	r2, [r3, #0]
 8005408:	e007      	b.n	800541a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005418:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005424:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005428:	d117      	bne.n	800545a <I2C_Master_ADDR+0x278>
 800542a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800542c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005430:	d00b      	beq.n	800544a <I2C_Master_ADDR+0x268>
 8005432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005434:	2b01      	cmp	r3, #1
 8005436:	d008      	beq.n	800544a <I2C_Master_ADDR+0x268>
 8005438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800543a:	2b08      	cmp	r3, #8
 800543c:	d005      	beq.n	800544a <I2C_Master_ADDR+0x268>
 800543e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005440:	2b10      	cmp	r3, #16
 8005442:	d002      	beq.n	800544a <I2C_Master_ADDR+0x268>
 8005444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005446:	2b20      	cmp	r3, #32
 8005448:	d107      	bne.n	800545a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005458:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	695b      	ldr	r3, [r3, #20]
 8005464:	617b      	str	r3, [r7, #20]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	617b      	str	r3, [r7, #20]
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	e032      	b.n	80054d8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005480:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800548c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005490:	d117      	bne.n	80054c2 <I2C_Master_ADDR+0x2e0>
 8005492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005494:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005498:	d00b      	beq.n	80054b2 <I2C_Master_ADDR+0x2d0>
 800549a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800549c:	2b01      	cmp	r3, #1
 800549e:	d008      	beq.n	80054b2 <I2C_Master_ADDR+0x2d0>
 80054a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a2:	2b08      	cmp	r3, #8
 80054a4:	d005      	beq.n	80054b2 <I2C_Master_ADDR+0x2d0>
 80054a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a8:	2b10      	cmp	r3, #16
 80054aa:	d002      	beq.n	80054b2 <I2C_Master_ADDR+0x2d0>
 80054ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	d107      	bne.n	80054c2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80054c0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c2:	2300      	movs	r3, #0
 80054c4:	613b      	str	r3, [r7, #16]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	613b      	str	r3, [r7, #16]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	613b      	str	r3, [r7, #16]
 80054d6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80054de:	e00b      	b.n	80054f8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054e0:	2300      	movs	r3, #0
 80054e2:	60fb      	str	r3, [r7, #12]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	60fb      	str	r3, [r7, #12]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	68fb      	ldr	r3, [r7, #12]
}
 80054f6:	e7ff      	b.n	80054f8 <I2C_Master_ADDR+0x316>
 80054f8:	bf00      	nop
 80054fa:	3744      	adds	r7, #68	@ 0x44
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005512:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005518:	b29b      	uxth	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	d02b      	beq.n	8005576 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005522:	781a      	ldrb	r2, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552e:	1c5a      	adds	r2, r3, #1
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005538:	b29b      	uxth	r3, r3
 800553a:	3b01      	subs	r3, #1
 800553c:	b29a      	uxth	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005546:	b29b      	uxth	r3, r3
 8005548:	2b00      	cmp	r3, #0
 800554a:	d114      	bne.n	8005576 <I2C_SlaveTransmit_TXE+0x72>
 800554c:	7bfb      	ldrb	r3, [r7, #15]
 800554e:	2b29      	cmp	r3, #41	@ 0x29
 8005550:	d111      	bne.n	8005576 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005560:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2221      	movs	r2, #33	@ 0x21
 8005566:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2228      	movs	r2, #40	@ 0x28
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f7ff f9f1 	bl	8004958 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005576:	bf00      	nop
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800557e:	b480      	push	{r7}
 8005580:	b083      	sub	sp, #12
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800558a:	b29b      	uxth	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	d011      	beq.n	80055b4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005594:	781a      	ldrb	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	3b01      	subs	r3, #1
 80055ae:	b29a      	uxth	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d02c      	beq.n	8005634 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	691a      	ldr	r2, [r3, #16]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e4:	b2d2      	uxtb	r2, r2
 80055e6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ec:	1c5a      	adds	r2, r3, #1
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005604:	b29b      	uxth	r3, r3
 8005606:	2b00      	cmp	r3, #0
 8005608:	d114      	bne.n	8005634 <I2C_SlaveReceive_RXNE+0x74>
 800560a:	7bfb      	ldrb	r3, [r7, #15]
 800560c:	2b2a      	cmp	r3, #42	@ 0x2a
 800560e:	d111      	bne.n	8005634 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800561e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2222      	movs	r2, #34	@ 0x22
 8005624:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2228      	movs	r2, #40	@ 0x28
 800562a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7ff f99c 	bl	800496c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005634:	bf00      	nop
 8005636:	3710      	adds	r7, #16
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005648:	b29b      	uxth	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d012      	beq.n	8005674 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	691a      	ldr	r2, [r3, #16]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005658:	b2d2      	uxtb	r2, r2
 800565a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005660:	1c5a      	adds	r2, r3, #1
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800566a:	b29b      	uxth	r3, r3
 800566c:	3b01      	subs	r3, #1
 800566e:	b29a      	uxth	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800568a:	2300      	movs	r3, #0
 800568c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005694:	b2db      	uxtb	r3, r3
 8005696:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800569a:	2b28      	cmp	r3, #40	@ 0x28
 800569c:	d127      	bne.n	80056ee <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056ac:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	089b      	lsrs	r3, r3, #2
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80056ba:	2301      	movs	r3, #1
 80056bc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	09db      	lsrs	r3, r3, #7
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d103      	bne.n	80056d2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	81bb      	strh	r3, [r7, #12]
 80056d0:	e002      	b.n	80056d8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80056e0:	89ba      	ldrh	r2, [r7, #12]
 80056e2:	7bfb      	ldrb	r3, [r7, #15]
 80056e4:	4619      	mov	r1, r3
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f7ff f94a 	bl	8004980 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80056ec:	e00e      	b.n	800570c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056ee:	2300      	movs	r3, #0
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	60bb      	str	r3, [r7, #8]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	699b      	ldr	r3, [r3, #24]
 8005700:	60bb      	str	r3, [r7, #8]
 8005702:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800570c:	bf00      	nop
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005722:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005732:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005734:	2300      	movs	r3, #0
 8005736:	60bb      	str	r3, [r7, #8]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	60bb      	str	r3, [r7, #8]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0201 	orr.w	r2, r2, #1
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005760:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800576c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005770:	d172      	bne.n	8005858 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005772:	7bfb      	ldrb	r3, [r7, #15]
 8005774:	2b22      	cmp	r3, #34	@ 0x22
 8005776:	d002      	beq.n	800577e <I2C_Slave_STOPF+0x6a>
 8005778:	7bfb      	ldrb	r3, [r7, #15]
 800577a:	2b2a      	cmp	r3, #42	@ 0x2a
 800577c:	d135      	bne.n	80057ea <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	b29a      	uxth	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005790:	b29b      	uxth	r3, r3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d005      	beq.n	80057a2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579a:	f043 0204 	orr.w	r2, r3, #4
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	685a      	ldr	r2, [r3, #4]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057b0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b6:	4618      	mov	r0, r3
 80057b8:	f7fd fed2 	bl	8003560 <HAL_DMA_GetState>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d049      	beq.n	8005856 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c6:	4a69      	ldr	r2, [pc, #420]	@ (800596c <I2C_Slave_STOPF+0x258>)
 80057c8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7fd fd1a 	bl	8003208 <HAL_DMA_Abort_IT>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d03d      	beq.n	8005856 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80057e4:	4610      	mov	r0, r2
 80057e6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057e8:	e035      	b.n	8005856 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	b29a      	uxth	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d005      	beq.n	800580e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005806:	f043 0204 	orr.w	r2, r3, #4
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800581c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005822:	4618      	mov	r0, r3
 8005824:	f7fd fe9c 	bl	8003560 <HAL_DMA_GetState>
 8005828:	4603      	mov	r3, r0
 800582a:	2b01      	cmp	r3, #1
 800582c:	d014      	beq.n	8005858 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005832:	4a4e      	ldr	r2, [pc, #312]	@ (800596c <I2C_Slave_STOPF+0x258>)
 8005834:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583a:	4618      	mov	r0, r3
 800583c:	f7fd fce4 	bl	8003208 <HAL_DMA_Abort_IT>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d008      	beq.n	8005858 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800584a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005850:	4610      	mov	r0, r2
 8005852:	4798      	blx	r3
 8005854:	e000      	b.n	8005858 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005856:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d03e      	beq.n	80058e0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	f003 0304 	and.w	r3, r3, #4
 800586c:	2b04      	cmp	r3, #4
 800586e:	d112      	bne.n	8005896 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	691a      	ldr	r2, [r3, #16]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587a:	b2d2      	uxtb	r2, r2
 800587c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005882:	1c5a      	adds	r2, r3, #1
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800588c:	b29b      	uxth	r3, r3
 800588e:	3b01      	subs	r3, #1
 8005890:	b29a      	uxth	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a0:	2b40      	cmp	r3, #64	@ 0x40
 80058a2:	d112      	bne.n	80058ca <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691a      	ldr	r2, [r3, #16]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ae:	b2d2      	uxtb	r2, r2
 80058b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b6:	1c5a      	adds	r2, r3, #1
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	3b01      	subs	r3, #1
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d005      	beq.n	80058e0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d8:	f043 0204 	orr.w	r2, r3, #4
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d003      	beq.n	80058f0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f8b3 	bl	8005a54 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80058ee:	e039      	b.n	8005964 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80058f0:	7bfb      	ldrb	r3, [r7, #15]
 80058f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80058f4:	d109      	bne.n	800590a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2228      	movs	r2, #40	@ 0x28
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7ff f831 	bl	800496c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b28      	cmp	r3, #40	@ 0x28
 8005914:	d111      	bne.n	800593a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a15      	ldr	r2, [pc, #84]	@ (8005970 <I2C_Slave_STOPF+0x25c>)
 800591a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2220      	movs	r2, #32
 8005926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f7ff f832 	bl	800499c <HAL_I2C_ListenCpltCallback>
}
 8005938:	e014      	b.n	8005964 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800593e:	2b22      	cmp	r3, #34	@ 0x22
 8005940:	d002      	beq.n	8005948 <I2C_Slave_STOPF+0x234>
 8005942:	7bfb      	ldrb	r3, [r7, #15]
 8005944:	2b22      	cmp	r3, #34	@ 0x22
 8005946:	d10d      	bne.n	8005964 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2220      	movs	r2, #32
 8005952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7ff f804 	bl	800496c <HAL_I2C_SlaveRxCpltCallback>
}
 8005964:	bf00      	nop
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}
 800596c:	080060b9 	.word	0x080060b9
 8005970:	ffff0000 	.word	0xffff0000

08005974 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005982:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005988:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2b08      	cmp	r3, #8
 800598e:	d002      	beq.n	8005996 <I2C_Slave_AF+0x22>
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	2b20      	cmp	r3, #32
 8005994:	d129      	bne.n	80059ea <I2C_Slave_AF+0x76>
 8005996:	7bfb      	ldrb	r3, [r7, #15]
 8005998:	2b28      	cmp	r3, #40	@ 0x28
 800599a:	d126      	bne.n	80059ea <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a2c      	ldr	r2, [pc, #176]	@ (8005a50 <I2C_Slave_AF+0xdc>)
 80059a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	685a      	ldr	r2, [r3, #4]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80059b0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059ba:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059ca:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2220      	movs	r2, #32
 80059d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7fe ffda 	bl	800499c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80059e8:	e02e      	b.n	8005a48 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
 80059ec:	2b21      	cmp	r3, #33	@ 0x21
 80059ee:	d126      	bne.n	8005a3e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a17      	ldr	r2, [pc, #92]	@ (8005a50 <I2C_Slave_AF+0xdc>)
 80059f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2221      	movs	r2, #33	@ 0x21
 80059fa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685a      	ldr	r2, [r3, #4]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a1a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a24:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a34:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fe ff8e 	bl	8004958 <HAL_I2C_SlaveTxCpltCallback>
}
 8005a3c:	e004      	b.n	8005a48 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a46:	615a      	str	r2, [r3, #20]
}
 8005a48:	bf00      	nop
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	ffff0000 	.word	0xffff0000

08005a54 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a62:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a6a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005a6c:	7bbb      	ldrb	r3, [r7, #14]
 8005a6e:	2b10      	cmp	r3, #16
 8005a70:	d002      	beq.n	8005a78 <I2C_ITError+0x24>
 8005a72:	7bbb      	ldrb	r3, [r7, #14]
 8005a74:	2b40      	cmp	r3, #64	@ 0x40
 8005a76:	d10a      	bne.n	8005a8e <I2C_ITError+0x3a>
 8005a78:	7bfb      	ldrb	r3, [r7, #15]
 8005a7a:	2b22      	cmp	r3, #34	@ 0x22
 8005a7c:	d107      	bne.n	8005a8e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a8c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a8e:	7bfb      	ldrb	r3, [r7, #15]
 8005a90:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005a94:	2b28      	cmp	r3, #40	@ 0x28
 8005a96:	d107      	bne.n	8005aa8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2228      	movs	r2, #40	@ 0x28
 8005aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005aa6:	e015      	b.n	8005ad4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ab2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ab6:	d00a      	beq.n	8005ace <I2C_ITError+0x7a>
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	2b60      	cmp	r3, #96	@ 0x60
 8005abc:	d007      	beq.n	8005ace <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ade:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ae2:	d162      	bne.n	8005baa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685a      	ldr	r2, [r3, #4]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005af2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d020      	beq.n	8005b44 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b06:	4a6a      	ldr	r2, [pc, #424]	@ (8005cb0 <I2C_ITError+0x25c>)
 8005b08:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fd fb7a 	bl	8003208 <HAL_DMA_Abort_IT>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 8089 	beq.w	8005c2e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0201 	bic.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005b3e:	4610      	mov	r0, r2
 8005b40:	4798      	blx	r3
 8005b42:	e074      	b.n	8005c2e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b48:	4a59      	ldr	r2, [pc, #356]	@ (8005cb0 <I2C_ITError+0x25c>)
 8005b4a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7fd fb59 	bl	8003208 <HAL_DMA_Abort_IT>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d068      	beq.n	8005c2e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b66:	2b40      	cmp	r3, #64	@ 0x40
 8005b68:	d10b      	bne.n	8005b82 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	691a      	ldr	r2, [r3, #16]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b74:	b2d2      	uxtb	r2, r2
 8005b76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7c:	1c5a      	adds	r2, r3, #1
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 0201 	bic.w	r2, r2, #1
 8005b90:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2220      	movs	r2, #32
 8005b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005ba4:	4610      	mov	r0, r2
 8005ba6:	4798      	blx	r3
 8005ba8:	e041      	b.n	8005c2e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b60      	cmp	r3, #96	@ 0x60
 8005bb4:	d125      	bne.n	8005c02 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bce:	2b40      	cmp	r3, #64	@ 0x40
 8005bd0:	d10b      	bne.n	8005bea <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	691a      	ldr	r2, [r3, #16]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bdc:	b2d2      	uxtb	r2, r2
 8005bde:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be4:	1c5a      	adds	r2, r3, #1
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0201 	bic.w	r2, r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7fe fef6 	bl	80049ec <HAL_I2C_AbortCpltCallback>
 8005c00:	e015      	b.n	8005c2e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c0c:	2b40      	cmp	r3, #64	@ 0x40
 8005c0e:	d10b      	bne.n	8005c28 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	691a      	ldr	r2, [r3, #16]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1a:	b2d2      	uxtb	r2, r2
 8005c1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c22:	1c5a      	adds	r2, r3, #1
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7fe fed5 	bl	80049d8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c32:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10e      	bne.n	8005c5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d109      	bne.n	8005c5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d104      	bne.n	8005c5c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d007      	beq.n	8005c6c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	685a      	ldr	r2, [r3, #4]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c6a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c72:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c78:	f003 0304 	and.w	r3, r3, #4
 8005c7c:	2b04      	cmp	r3, #4
 8005c7e:	d113      	bne.n	8005ca8 <I2C_ITError+0x254>
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
 8005c82:	2b28      	cmp	r3, #40	@ 0x28
 8005c84:	d110      	bne.n	8005ca8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a0a      	ldr	r2, [pc, #40]	@ (8005cb4 <I2C_ITError+0x260>)
 8005c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2220      	movs	r2, #32
 8005c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f7fe fe7a 	bl	800499c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ca8:	bf00      	nop
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	080060b9 	.word	0x080060b9
 8005cb4:	ffff0000 	.word	0xffff0000

08005cb8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b088      	sub	sp, #32
 8005cbc:	af02      	add	r7, sp, #8
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	607a      	str	r2, [r7, #4]
 8005cc2:	603b      	str	r3, [r7, #0]
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ccc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	d006      	beq.n	8005ce2 <I2C_MasterRequestWrite+0x2a>
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d003      	beq.n	8005ce2 <I2C_MasterRequestWrite+0x2a>
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ce0:	d108      	bne.n	8005cf4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cf0:	601a      	str	r2, [r3, #0]
 8005cf2:	e00b      	b.n	8005d0c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cf8:	2b12      	cmp	r3, #18
 8005cfa:	d107      	bne.n	8005d0c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d0a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d18:	68f8      	ldr	r0, [r7, #12]
 8005d1a:	f000 fa75 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00d      	beq.n	8005d40 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d32:	d103      	bne.n	8005d3c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e035      	b.n	8005dac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d48:	d108      	bne.n	8005d5c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d4a:	897b      	ldrh	r3, [r7, #10]
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	461a      	mov	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d58:	611a      	str	r2, [r3, #16]
 8005d5a:	e01b      	b.n	8005d94 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005d5c:	897b      	ldrh	r3, [r7, #10]
 8005d5e:	11db      	asrs	r3, r3, #7
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	f003 0306 	and.w	r3, r3, #6
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	f063 030f 	orn	r3, r3, #15
 8005d6c:	b2da      	uxtb	r2, r3
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	490e      	ldr	r1, [pc, #56]	@ (8005db4 <I2C_MasterRequestWrite+0xfc>)
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f000 fa9b 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d001      	beq.n	8005d8a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e010      	b.n	8005dac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005d8a:	897b      	ldrh	r3, [r7, #10]
 8005d8c:	b2da      	uxtb	r2, r3
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	4907      	ldr	r1, [pc, #28]	@ (8005db8 <I2C_MasterRequestWrite+0x100>)
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f000 fa8b 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d001      	beq.n	8005daa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e000      	b.n	8005dac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005daa:	2300      	movs	r3, #0
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3718      	adds	r7, #24
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}
 8005db4:	00010008 	.word	0x00010008
 8005db8:	00010002 	.word	0x00010002

08005dbc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b088      	sub	sp, #32
 8005dc0:	af02      	add	r7, sp, #8
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	4608      	mov	r0, r1
 8005dc6:	4611      	mov	r1, r2
 8005dc8:	461a      	mov	r2, r3
 8005dca:	4603      	mov	r3, r0
 8005dcc:	817b      	strh	r3, [r7, #10]
 8005dce:	460b      	mov	r3, r1
 8005dd0:	813b      	strh	r3, [r7, #8]
 8005dd2:	4613      	mov	r3, r2
 8005dd4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005de4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	6a3b      	ldr	r3, [r7, #32]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f000 fa08 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00d      	beq.n	8005e1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e0c:	d103      	bne.n	8005e16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e14:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e05f      	b.n	8005eda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e1a:	897b      	ldrh	r3, [r7, #10]
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	461a      	mov	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2c:	6a3a      	ldr	r2, [r7, #32]
 8005e2e:	492d      	ldr	r1, [pc, #180]	@ (8005ee4 <I2C_RequestMemoryWrite+0x128>)
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f000 fa40 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d001      	beq.n	8005e40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e04c      	b.n	8005eda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	695b      	ldr	r3, [r3, #20]
 8005e4a:	617b      	str	r3, [r7, #20]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e58:	6a39      	ldr	r1, [r7, #32]
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 faaa 	bl	80063b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00d      	beq.n	8005e82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e6a:	2b04      	cmp	r3, #4
 8005e6c:	d107      	bne.n	8005e7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e02b      	b.n	8005eda <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e82:	88fb      	ldrh	r3, [r7, #6]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d105      	bne.n	8005e94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e88:	893b      	ldrh	r3, [r7, #8]
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	611a      	str	r2, [r3, #16]
 8005e92:	e021      	b.n	8005ed8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e94:	893b      	ldrh	r3, [r7, #8]
 8005e96:	0a1b      	lsrs	r3, r3, #8
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	b2da      	uxtb	r2, r3
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ea2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ea4:	6a39      	ldr	r1, [r7, #32]
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f000 fa84 	bl	80063b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00d      	beq.n	8005ece <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d107      	bne.n	8005eca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ec8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e005      	b.n	8005eda <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ece:	893b      	ldrh	r3, [r7, #8]
 8005ed0:	b2da      	uxtb	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3718      	adds	r7, #24
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	00010002 	.word	0x00010002

08005ee8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b088      	sub	sp, #32
 8005eec:	af02      	add	r7, sp, #8
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	4608      	mov	r0, r1
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	817b      	strh	r3, [r7, #10]
 8005efa:	460b      	mov	r3, r1
 8005efc:	813b      	strh	r3, [r7, #8]
 8005efe:	4613      	mov	r3, r2
 8005f00:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005f10:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 f96a 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00d      	beq.n	8005f56 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f48:	d103      	bne.n	8005f52 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	e0aa      	b.n	80060ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f56:	897b      	ldrh	r3, [r7, #10]
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f68:	6a3a      	ldr	r2, [r7, #32]
 8005f6a:	4952      	ldr	r1, [pc, #328]	@ (80060b4 <I2C_RequestMemoryRead+0x1cc>)
 8005f6c:	68f8      	ldr	r0, [r7, #12]
 8005f6e:	f000 f9a2 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d001      	beq.n	8005f7c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e097      	b.n	80060ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	617b      	str	r3, [r7, #20]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	617b      	str	r3, [r7, #20]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	699b      	ldr	r3, [r3, #24]
 8005f8e:	617b      	str	r3, [r7, #20]
 8005f90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f94:	6a39      	ldr	r1, [r7, #32]
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f000 fa0c 	bl	80063b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00d      	beq.n	8005fbe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa6:	2b04      	cmp	r3, #4
 8005fa8:	d107      	bne.n	8005fba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e076      	b.n	80060ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005fbe:	88fb      	ldrh	r3, [r7, #6]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d105      	bne.n	8005fd0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005fc4:	893b      	ldrh	r3, [r7, #8]
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	611a      	str	r2, [r3, #16]
 8005fce:	e021      	b.n	8006014 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005fd0:	893b      	ldrh	r3, [r7, #8]
 8005fd2:	0a1b      	lsrs	r3, r3, #8
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fe0:	6a39      	ldr	r1, [r7, #32]
 8005fe2:	68f8      	ldr	r0, [r7, #12]
 8005fe4:	f000 f9e6 	bl	80063b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00d      	beq.n	800600a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff2:	2b04      	cmp	r3, #4
 8005ff4:	d107      	bne.n	8006006 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006004:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e050      	b.n	80060ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800600a:	893b      	ldrh	r3, [r7, #8]
 800600c:	b2da      	uxtb	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006016:	6a39      	ldr	r1, [r7, #32]
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 f9cb 	bl	80063b4 <I2C_WaitOnTXEFlagUntilTimeout>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d00d      	beq.n	8006040 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006028:	2b04      	cmp	r3, #4
 800602a:	d107      	bne.n	800603c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800603a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e035      	b.n	80060ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800604e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	2200      	movs	r2, #0
 8006058:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f000 f8d3 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8006062:	4603      	mov	r3, r0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00d      	beq.n	8006084 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006076:	d103      	bne.n	8006080 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800607e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e013      	b.n	80060ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006084:	897b      	ldrh	r3, [r7, #10]
 8006086:	b2db      	uxtb	r3, r3
 8006088:	f043 0301 	orr.w	r3, r3, #1
 800608c:	b2da      	uxtb	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006096:	6a3a      	ldr	r2, [r7, #32]
 8006098:	4906      	ldr	r1, [pc, #24]	@ (80060b4 <I2C_RequestMemoryRead+0x1cc>)
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f000 f90b 	bl	80062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e000      	b.n	80060ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3718      	adds	r7, #24
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	00010002 	.word	0x00010002

080060b8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b086      	sub	sp, #24
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060d0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80060d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006200 <I2C_DMAAbort+0x148>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	08db      	lsrs	r3, r3, #3
 80060d8:	4a4a      	ldr	r2, [pc, #296]	@ (8006204 <I2C_DMAAbort+0x14c>)
 80060da:	fba2 2303 	umull	r2, r3, r2, r3
 80060de:	0a1a      	lsrs	r2, r3, #8
 80060e0:	4613      	mov	r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4413      	add	r3, r2
 80060e6:	00da      	lsls	r2, r3, #3
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d106      	bne.n	8006100 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f6:	f043 0220 	orr.w	r2, r3, #32
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80060fe:	e00a      	b.n	8006116 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	3b01      	subs	r3, #1
 8006104:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006110:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006114:	d0ea      	beq.n	80060ec <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006122:	2200      	movs	r2, #0
 8006124:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006132:	2200      	movs	r2, #0
 8006134:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006144:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	2200      	movs	r2, #0
 800614a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006150:	2b00      	cmp	r3, #0
 8006152:	d003      	beq.n	800615c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006158:	2200      	movs	r2, #0
 800615a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006160:	2b00      	cmp	r3, #0
 8006162:	d003      	beq.n	800616c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006168:	2200      	movs	r2, #0
 800616a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f022 0201 	bic.w	r2, r2, #1
 800617a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b60      	cmp	r3, #96	@ 0x60
 8006186:	d10e      	bne.n	80061a6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	2220      	movs	r2, #32
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	2200      	movs	r2, #0
 800619c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800619e:	6978      	ldr	r0, [r7, #20]
 80061a0:	f7fe fc24 	bl	80049ec <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80061a4:	e027      	b.n	80061f6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80061a6:	7cfb      	ldrb	r3, [r7, #19]
 80061a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80061ac:	2b28      	cmp	r3, #40	@ 0x28
 80061ae:	d117      	bne.n	80061e0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f042 0201 	orr.w	r2, r2, #1
 80061be:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80061ce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	2200      	movs	r2, #0
 80061d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	2228      	movs	r2, #40	@ 0x28
 80061da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80061de:	e007      	b.n	80061f0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	2220      	movs	r2, #32
 80061e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80061f0:	6978      	ldr	r0, [r7, #20]
 80061f2:	f7fe fbf1 	bl	80049d8 <HAL_I2C_ErrorCallback>
}
 80061f6:	bf00      	nop
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	20000000 	.word	0x20000000
 8006204:	14f8b589 	.word	0x14f8b589

08006208 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	603b      	str	r3, [r7, #0]
 8006214:	4613      	mov	r3, r2
 8006216:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006218:	e025      	b.n	8006266 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006220:	d021      	beq.n	8006266 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006222:	f7fb ff0f 	bl	8002044 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	429a      	cmp	r2, r3
 8006230:	d302      	bcc.n	8006238 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d116      	bne.n	8006266 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2220      	movs	r2, #32
 8006242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006252:	f043 0220 	orr.w	r2, r3, #32
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e023      	b.n	80062ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	0c1b      	lsrs	r3, r3, #16
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b01      	cmp	r3, #1
 800626e:	d10d      	bne.n	800628c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	43da      	mvns	r2, r3
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	4013      	ands	r3, r2
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	bf0c      	ite	eq
 8006282:	2301      	moveq	r3, #1
 8006284:	2300      	movne	r3, #0
 8006286:	b2db      	uxtb	r3, r3
 8006288:	461a      	mov	r2, r3
 800628a:	e00c      	b.n	80062a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	43da      	mvns	r2, r3
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	4013      	ands	r3, r2
 8006298:	b29b      	uxth	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	bf0c      	ite	eq
 800629e:	2301      	moveq	r3, #1
 80062a0:	2300      	movne	r3, #0
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	461a      	mov	r2, r3
 80062a6:	79fb      	ldrb	r3, [r7, #7]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d0b6      	beq.n	800621a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b084      	sub	sp, #16
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	607a      	str	r2, [r7, #4]
 80062c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80062c4:	e051      	b.n	800636a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062d4:	d123      	bne.n	800631e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630a:	f043 0204 	orr.w	r2, r3, #4
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e046      	b.n	80063ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006324:	d021      	beq.n	800636a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006326:	f7fb fe8d 	bl	8002044 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	429a      	cmp	r2, r3
 8006334:	d302      	bcc.n	800633c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d116      	bne.n	800636a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2220      	movs	r2, #32
 8006346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006356:	f043 0220 	orr.w	r2, r3, #32
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e020      	b.n	80063ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	0c1b      	lsrs	r3, r3, #16
 800636e:	b2db      	uxtb	r3, r3
 8006370:	2b01      	cmp	r3, #1
 8006372:	d10c      	bne.n	800638e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	43da      	mvns	r2, r3
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	4013      	ands	r3, r2
 8006380:	b29b      	uxth	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	bf14      	ite	ne
 8006386:	2301      	movne	r3, #1
 8006388:	2300      	moveq	r3, #0
 800638a:	b2db      	uxtb	r3, r3
 800638c:	e00b      	b.n	80063a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	699b      	ldr	r3, [r3, #24]
 8006394:	43da      	mvns	r2, r3
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	4013      	ands	r3, r2
 800639a:	b29b      	uxth	r3, r3
 800639c:	2b00      	cmp	r3, #0
 800639e:	bf14      	ite	ne
 80063a0:	2301      	movne	r3, #1
 80063a2:	2300      	moveq	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d18d      	bne.n	80062c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063c0:	e02d      	b.n	800641e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f000 f900 	bl	80065c8 <I2C_IsAcknowledgeFailed>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d001      	beq.n	80063d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e02d      	b.n	800642e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d8:	d021      	beq.n	800641e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063da:	f7fb fe33 	bl	8002044 <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d302      	bcc.n	80063f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d116      	bne.n	800641e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	f043 0220 	orr.w	r2, r3, #32
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e007      	b.n	800642e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006428:	2b80      	cmp	r3, #128	@ 0x80
 800642a:	d1ca      	bne.n	80063c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}

08006436 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006436:	b580      	push	{r7, lr}
 8006438:	b084      	sub	sp, #16
 800643a:	af00      	add	r7, sp, #0
 800643c:	60f8      	str	r0, [r7, #12]
 800643e:	60b9      	str	r1, [r7, #8]
 8006440:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006442:	e02d      	b.n	80064a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 f8bf 	bl	80065c8 <I2C_IsAcknowledgeFailed>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d001      	beq.n	8006454 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e02d      	b.n	80064b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d021      	beq.n	80064a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800645c:	f7fb fdf2 	bl	8002044 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	429a      	cmp	r2, r3
 800646a:	d302      	bcc.n	8006472 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d116      	bne.n	80064a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2220      	movs	r2, #32
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648c:	f043 0220 	orr.w	r2, r3, #32
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e007      	b.n	80064b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	f003 0304 	and.w	r3, r3, #4
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d1ca      	bne.n	8006444 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3710      	adds	r7, #16
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80064c4:	4b13      	ldr	r3, [pc, #76]	@ (8006514 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	08db      	lsrs	r3, r3, #3
 80064ca:	4a13      	ldr	r2, [pc, #76]	@ (8006518 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80064cc:	fba2 2303 	umull	r2, r3, r2, r3
 80064d0:	0a1a      	lsrs	r2, r3, #8
 80064d2:	4613      	mov	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4413      	add	r3, r2
 80064d8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	3b01      	subs	r3, #1
 80064de:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d107      	bne.n	80064f6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ea:	f043 0220 	orr.w	r2, r3, #32
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e008      	b.n	8006508 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006500:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006504:	d0e9      	beq.n	80064da <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr
 8006514:	20000000 	.word	0x20000000
 8006518:	14f8b589 	.word	0x14f8b589

0800651c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006528:	e042      	b.n	80065b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	695b      	ldr	r3, [r3, #20]
 8006530:	f003 0310 	and.w	r3, r3, #16
 8006534:	2b10      	cmp	r3, #16
 8006536:	d119      	bne.n	800656c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f06f 0210 	mvn.w	r2, #16
 8006540:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2220      	movs	r2, #32
 800654c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e029      	b.n	80065c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800656c:	f7fb fd6a 	bl	8002044 <HAL_GetTick>
 8006570:	4602      	mov	r2, r0
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	68ba      	ldr	r2, [r7, #8]
 8006578:	429a      	cmp	r2, r3
 800657a:	d302      	bcc.n	8006582 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d116      	bne.n	80065b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2220      	movs	r2, #32
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659c:	f043 0220 	orr.w	r2, r3, #32
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2200      	movs	r2, #0
 80065a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e007      	b.n	80065c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ba:	2b40      	cmp	r3, #64	@ 0x40
 80065bc:	d1b5      	bne.n	800652a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065de:	d11b      	bne.n	8006618 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80065e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2200      	movs	r2, #0
 80065ee:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2220      	movs	r2, #32
 80065f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006604:	f043 0204 	orr.w	r2, r3, #4
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e000      	b.n	800661a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	370c      	adds	r7, #12
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006626:	b480      	push	{r7}
 8006628:	b083      	sub	sp, #12
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006632:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006636:	d103      	bne.n	8006640 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800663e:	e007      	b.n	8006650 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006644:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006648:	d102      	bne.n	8006650 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2208      	movs	r2, #8
 800664e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006650:	bf00      	nop
 8006652:	370c      	adds	r7, #12
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d101      	bne.n	8006670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e0cc      	b.n	800680a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006670:	4b68      	ldr	r3, [pc, #416]	@ (8006814 <HAL_RCC_ClockConfig+0x1b8>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0307 	and.w	r3, r3, #7
 8006678:	683a      	ldr	r2, [r7, #0]
 800667a:	429a      	cmp	r2, r3
 800667c:	d90c      	bls.n	8006698 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800667e:	4b65      	ldr	r3, [pc, #404]	@ (8006814 <HAL_RCC_ClockConfig+0x1b8>)
 8006680:	683a      	ldr	r2, [r7, #0]
 8006682:	b2d2      	uxtb	r2, r2
 8006684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006686:	4b63      	ldr	r3, [pc, #396]	@ (8006814 <HAL_RCC_ClockConfig+0x1b8>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 0307 	and.w	r3, r3, #7
 800668e:	683a      	ldr	r2, [r7, #0]
 8006690:	429a      	cmp	r2, r3
 8006692:	d001      	beq.n	8006698 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e0b8      	b.n	800680a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0302 	and.w	r3, r3, #2
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d020      	beq.n	80066e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0304 	and.w	r3, r3, #4
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d005      	beq.n	80066bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066b0:	4b59      	ldr	r3, [pc, #356]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	4a58      	ldr	r2, [pc, #352]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80066b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80066ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0308 	and.w	r3, r3, #8
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d005      	beq.n	80066d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066c8:	4b53      	ldr	r3, [pc, #332]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	4a52      	ldr	r2, [pc, #328]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80066ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80066d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066d4:	4b50      	ldr	r3, [pc, #320]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	494d      	ldr	r1, [pc, #308]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80066e2:	4313      	orrs	r3, r2
 80066e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0301 	and.w	r3, r3, #1
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d044      	beq.n	800677c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d107      	bne.n	800670a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066fa:	4b47      	ldr	r3, [pc, #284]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d119      	bne.n	800673a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e07f      	b.n	800680a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	2b02      	cmp	r3, #2
 8006710:	d003      	beq.n	800671a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006716:	2b03      	cmp	r3, #3
 8006718:	d107      	bne.n	800672a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800671a:	4b3f      	ldr	r3, [pc, #252]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d109      	bne.n	800673a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e06f      	b.n	800680a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800672a:	4b3b      	ldr	r3, [pc, #236]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0302 	and.w	r3, r3, #2
 8006732:	2b00      	cmp	r3, #0
 8006734:	d101      	bne.n	800673a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e067      	b.n	800680a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800673a:	4b37      	ldr	r3, [pc, #220]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f023 0203 	bic.w	r2, r3, #3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	4934      	ldr	r1, [pc, #208]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 8006748:	4313      	orrs	r3, r2
 800674a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800674c:	f7fb fc7a 	bl	8002044 <HAL_GetTick>
 8006750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006752:	e00a      	b.n	800676a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006754:	f7fb fc76 	bl	8002044 <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006762:	4293      	cmp	r3, r2
 8006764:	d901      	bls.n	800676a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e04f      	b.n	800680a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800676a:	4b2b      	ldr	r3, [pc, #172]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f003 020c 	and.w	r2, r3, #12
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	429a      	cmp	r2, r3
 800677a:	d1eb      	bne.n	8006754 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800677c:	4b25      	ldr	r3, [pc, #148]	@ (8006814 <HAL_RCC_ClockConfig+0x1b8>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0307 	and.w	r3, r3, #7
 8006784:	683a      	ldr	r2, [r7, #0]
 8006786:	429a      	cmp	r2, r3
 8006788:	d20c      	bcs.n	80067a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800678a:	4b22      	ldr	r3, [pc, #136]	@ (8006814 <HAL_RCC_ClockConfig+0x1b8>)
 800678c:	683a      	ldr	r2, [r7, #0]
 800678e:	b2d2      	uxtb	r2, r2
 8006790:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006792:	4b20      	ldr	r3, [pc, #128]	@ (8006814 <HAL_RCC_ClockConfig+0x1b8>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	683a      	ldr	r2, [r7, #0]
 800679c:	429a      	cmp	r2, r3
 800679e:	d001      	beq.n	80067a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e032      	b.n	800680a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0304 	and.w	r3, r3, #4
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d008      	beq.n	80067c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067b0:	4b19      	ldr	r3, [pc, #100]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	4916      	ldr	r1, [pc, #88]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0308 	and.w	r3, r3, #8
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d009      	beq.n	80067e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067ce:	4b12      	ldr	r3, [pc, #72]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	00db      	lsls	r3, r3, #3
 80067dc:	490e      	ldr	r1, [pc, #56]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80067de:	4313      	orrs	r3, r2
 80067e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80067e2:	f000 f821 	bl	8006828 <HAL_RCC_GetSysClockFreq>
 80067e6:	4602      	mov	r2, r0
 80067e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006818 <HAL_RCC_ClockConfig+0x1bc>)
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	091b      	lsrs	r3, r3, #4
 80067ee:	f003 030f 	and.w	r3, r3, #15
 80067f2:	490a      	ldr	r1, [pc, #40]	@ (800681c <HAL_RCC_ClockConfig+0x1c0>)
 80067f4:	5ccb      	ldrb	r3, [r1, r3]
 80067f6:	fa22 f303 	lsr.w	r3, r2, r3
 80067fa:	4a09      	ldr	r2, [pc, #36]	@ (8006820 <HAL_RCC_ClockConfig+0x1c4>)
 80067fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80067fe:	4b09      	ldr	r3, [pc, #36]	@ (8006824 <HAL_RCC_ClockConfig+0x1c8>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4618      	mov	r0, r3
 8006804:	f7fb fbda 	bl	8001fbc <HAL_InitTick>

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	40023c00 	.word	0x40023c00
 8006818:	40023800 	.word	0x40023800
 800681c:	0800c784 	.word	0x0800c784
 8006820:	20000000 	.word	0x20000000
 8006824:	20000004 	.word	0x20000004

08006828 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800682c:	b090      	sub	sp, #64	@ 0x40
 800682e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006830:	2300      	movs	r3, #0
 8006832:	637b      	str	r3, [r7, #52]	@ 0x34
 8006834:	2300      	movs	r3, #0
 8006836:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006838:	2300      	movs	r3, #0
 800683a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800683c:	2300      	movs	r3, #0
 800683e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006840:	4b59      	ldr	r3, [pc, #356]	@ (80069a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f003 030c 	and.w	r3, r3, #12
 8006848:	2b08      	cmp	r3, #8
 800684a:	d00d      	beq.n	8006868 <HAL_RCC_GetSysClockFreq+0x40>
 800684c:	2b08      	cmp	r3, #8
 800684e:	f200 80a1 	bhi.w	8006994 <HAL_RCC_GetSysClockFreq+0x16c>
 8006852:	2b00      	cmp	r3, #0
 8006854:	d002      	beq.n	800685c <HAL_RCC_GetSysClockFreq+0x34>
 8006856:	2b04      	cmp	r3, #4
 8006858:	d003      	beq.n	8006862 <HAL_RCC_GetSysClockFreq+0x3a>
 800685a:	e09b      	b.n	8006994 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800685c:	4b53      	ldr	r3, [pc, #332]	@ (80069ac <HAL_RCC_GetSysClockFreq+0x184>)
 800685e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8006860:	e09b      	b.n	800699a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006862:	4b53      	ldr	r3, [pc, #332]	@ (80069b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8006864:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006866:	e098      	b.n	800699a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006868:	4b4f      	ldr	r3, [pc, #316]	@ (80069a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006870:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006872:	4b4d      	ldr	r3, [pc, #308]	@ (80069a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800687a:	2b00      	cmp	r3, #0
 800687c:	d028      	beq.n	80068d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800687e:	4b4a      	ldr	r3, [pc, #296]	@ (80069a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	099b      	lsrs	r3, r3, #6
 8006884:	2200      	movs	r2, #0
 8006886:	623b      	str	r3, [r7, #32]
 8006888:	627a      	str	r2, [r7, #36]	@ 0x24
 800688a:	6a3b      	ldr	r3, [r7, #32]
 800688c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006890:	2100      	movs	r1, #0
 8006892:	4b47      	ldr	r3, [pc, #284]	@ (80069b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8006894:	fb03 f201 	mul.w	r2, r3, r1
 8006898:	2300      	movs	r3, #0
 800689a:	fb00 f303 	mul.w	r3, r0, r3
 800689e:	4413      	add	r3, r2
 80068a0:	4a43      	ldr	r2, [pc, #268]	@ (80069b0 <HAL_RCC_GetSysClockFreq+0x188>)
 80068a2:	fba0 1202 	umull	r1, r2, r0, r2
 80068a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068a8:	460a      	mov	r2, r1
 80068aa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80068ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068ae:	4413      	add	r3, r2
 80068b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068b4:	2200      	movs	r2, #0
 80068b6:	61bb      	str	r3, [r7, #24]
 80068b8:	61fa      	str	r2, [r7, #28]
 80068ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80068c2:	f7f9 fd05 	bl	80002d0 <__aeabi_uldivmod>
 80068c6:	4602      	mov	r2, r0
 80068c8:	460b      	mov	r3, r1
 80068ca:	4613      	mov	r3, r2
 80068cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068ce:	e053      	b.n	8006978 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068d0:	4b35      	ldr	r3, [pc, #212]	@ (80069a8 <HAL_RCC_GetSysClockFreq+0x180>)
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	099b      	lsrs	r3, r3, #6
 80068d6:	2200      	movs	r2, #0
 80068d8:	613b      	str	r3, [r7, #16]
 80068da:	617a      	str	r2, [r7, #20]
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80068e2:	f04f 0b00 	mov.w	fp, #0
 80068e6:	4652      	mov	r2, sl
 80068e8:	465b      	mov	r3, fp
 80068ea:	f04f 0000 	mov.w	r0, #0
 80068ee:	f04f 0100 	mov.w	r1, #0
 80068f2:	0159      	lsls	r1, r3, #5
 80068f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068f8:	0150      	lsls	r0, r2, #5
 80068fa:	4602      	mov	r2, r0
 80068fc:	460b      	mov	r3, r1
 80068fe:	ebb2 080a 	subs.w	r8, r2, sl
 8006902:	eb63 090b 	sbc.w	r9, r3, fp
 8006906:	f04f 0200 	mov.w	r2, #0
 800690a:	f04f 0300 	mov.w	r3, #0
 800690e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006912:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006916:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800691a:	ebb2 0408 	subs.w	r4, r2, r8
 800691e:	eb63 0509 	sbc.w	r5, r3, r9
 8006922:	f04f 0200 	mov.w	r2, #0
 8006926:	f04f 0300 	mov.w	r3, #0
 800692a:	00eb      	lsls	r3, r5, #3
 800692c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006930:	00e2      	lsls	r2, r4, #3
 8006932:	4614      	mov	r4, r2
 8006934:	461d      	mov	r5, r3
 8006936:	eb14 030a 	adds.w	r3, r4, sl
 800693a:	603b      	str	r3, [r7, #0]
 800693c:	eb45 030b 	adc.w	r3, r5, fp
 8006940:	607b      	str	r3, [r7, #4]
 8006942:	f04f 0200 	mov.w	r2, #0
 8006946:	f04f 0300 	mov.w	r3, #0
 800694a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800694e:	4629      	mov	r1, r5
 8006950:	028b      	lsls	r3, r1, #10
 8006952:	4621      	mov	r1, r4
 8006954:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006958:	4621      	mov	r1, r4
 800695a:	028a      	lsls	r2, r1, #10
 800695c:	4610      	mov	r0, r2
 800695e:	4619      	mov	r1, r3
 8006960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006962:	2200      	movs	r2, #0
 8006964:	60bb      	str	r3, [r7, #8]
 8006966:	60fa      	str	r2, [r7, #12]
 8006968:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800696c:	f7f9 fcb0 	bl	80002d0 <__aeabi_uldivmod>
 8006970:	4602      	mov	r2, r0
 8006972:	460b      	mov	r3, r1
 8006974:	4613      	mov	r3, r2
 8006976:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006978:	4b0b      	ldr	r3, [pc, #44]	@ (80069a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	0c1b      	lsrs	r3, r3, #16
 800697e:	f003 0303 	and.w	r3, r3, #3
 8006982:	3301      	adds	r3, #1
 8006984:	005b      	lsls	r3, r3, #1
 8006986:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8006988:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800698a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800698c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006990:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006992:	e002      	b.n	800699a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006994:	4b05      	ldr	r3, [pc, #20]	@ (80069ac <HAL_RCC_GetSysClockFreq+0x184>)
 8006996:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006998:	bf00      	nop
    }
  }
  return sysclockfreq;
 800699a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800699c:	4618      	mov	r0, r3
 800699e:	3740      	adds	r7, #64	@ 0x40
 80069a0:	46bd      	mov	sp, r7
 80069a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069a6:	bf00      	nop
 80069a8:	40023800 	.word	0x40023800
 80069ac:	00f42400 	.word	0x00f42400
 80069b0:	017d7840 	.word	0x017d7840

080069b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069b4:	b480      	push	{r7}
 80069b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069b8:	4b03      	ldr	r3, [pc, #12]	@ (80069c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80069ba:	681b      	ldr	r3, [r3, #0]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	20000000 	.word	0x20000000

080069cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80069d0:	f7ff fff0 	bl	80069b4 <HAL_RCC_GetHCLKFreq>
 80069d4:	4602      	mov	r2, r0
 80069d6:	4b05      	ldr	r3, [pc, #20]	@ (80069ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	0a9b      	lsrs	r3, r3, #10
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	4903      	ldr	r1, [pc, #12]	@ (80069f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069e2:	5ccb      	ldrb	r3, [r1, r3]
 80069e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	40023800 	.word	0x40023800
 80069f0:	0800c794 	.word	0x0800c794

080069f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80069f8:	f7ff ffdc 	bl	80069b4 <HAL_RCC_GetHCLKFreq>
 80069fc:	4602      	mov	r2, r0
 80069fe:	4b05      	ldr	r3, [pc, #20]	@ (8006a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	0b5b      	lsrs	r3, r3, #13
 8006a04:	f003 0307 	and.w	r3, r3, #7
 8006a08:	4903      	ldr	r1, [pc, #12]	@ (8006a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a0a:	5ccb      	ldrb	r3, [r1, r3]
 8006a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	40023800 	.word	0x40023800
 8006a18:	0800c794 	.word	0x0800c794

08006a1c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d101      	bne.n	8006a2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e273      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d075      	beq.n	8006b26 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006a3a:	4b88      	ldr	r3, [pc, #544]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	f003 030c 	and.w	r3, r3, #12
 8006a42:	2b04      	cmp	r3, #4
 8006a44:	d00c      	beq.n	8006a60 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a46:	4b85      	ldr	r3, [pc, #532]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006a4e:	2b08      	cmp	r3, #8
 8006a50:	d112      	bne.n	8006a78 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a52:	4b82      	ldr	r3, [pc, #520]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a5e:	d10b      	bne.n	8006a78 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a60:	4b7e      	ldr	r3, [pc, #504]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d05b      	beq.n	8006b24 <HAL_RCC_OscConfig+0x108>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d157      	bne.n	8006b24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	e24e      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a80:	d106      	bne.n	8006a90 <HAL_RCC_OscConfig+0x74>
 8006a82:	4b76      	ldr	r3, [pc, #472]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a75      	ldr	r2, [pc, #468]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a8c:	6013      	str	r3, [r2, #0]
 8006a8e:	e01d      	b.n	8006acc <HAL_RCC_OscConfig+0xb0>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006a98:	d10c      	bne.n	8006ab4 <HAL_RCC_OscConfig+0x98>
 8006a9a:	4b70      	ldr	r3, [pc, #448]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a6f      	ldr	r2, [pc, #444]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006aa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006aa4:	6013      	str	r3, [r2, #0]
 8006aa6:	4b6d      	ldr	r3, [pc, #436]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a6c      	ldr	r2, [pc, #432]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ab0:	6013      	str	r3, [r2, #0]
 8006ab2:	e00b      	b.n	8006acc <HAL_RCC_OscConfig+0xb0>
 8006ab4:	4b69      	ldr	r3, [pc, #420]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a68      	ldr	r2, [pc, #416]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006aba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006abe:	6013      	str	r3, [r2, #0]
 8006ac0:	4b66      	ldr	r3, [pc, #408]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a65      	ldr	r2, [pc, #404]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006ac6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006aca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d013      	beq.n	8006afc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ad4:	f7fb fab6 	bl	8002044 <HAL_GetTick>
 8006ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ada:	e008      	b.n	8006aee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006adc:	f7fb fab2 	bl	8002044 <HAL_GetTick>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	2b64      	cmp	r3, #100	@ 0x64
 8006ae8:	d901      	bls.n	8006aee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006aea:	2303      	movs	r3, #3
 8006aec:	e213      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aee:	4b5b      	ldr	r3, [pc, #364]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d0f0      	beq.n	8006adc <HAL_RCC_OscConfig+0xc0>
 8006afa:	e014      	b.n	8006b26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006afc:	f7fb faa2 	bl	8002044 <HAL_GetTick>
 8006b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b02:	e008      	b.n	8006b16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b04:	f7fb fa9e 	bl	8002044 <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	2b64      	cmp	r3, #100	@ 0x64
 8006b10:	d901      	bls.n	8006b16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006b12:	2303      	movs	r3, #3
 8006b14:	e1ff      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b16:	4b51      	ldr	r3, [pc, #324]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1f0      	bne.n	8006b04 <HAL_RCC_OscConfig+0xe8>
 8006b22:	e000      	b.n	8006b26 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 0302 	and.w	r3, r3, #2
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d063      	beq.n	8006bfa <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006b32:	4b4a      	ldr	r3, [pc, #296]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f003 030c 	and.w	r3, r3, #12
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00b      	beq.n	8006b56 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b3e:	4b47      	ldr	r3, [pc, #284]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006b46:	2b08      	cmp	r3, #8
 8006b48:	d11c      	bne.n	8006b84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b4a:	4b44      	ldr	r3, [pc, #272]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d116      	bne.n	8006b84 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b56:	4b41      	ldr	r3, [pc, #260]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f003 0302 	and.w	r3, r3, #2
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d005      	beq.n	8006b6e <HAL_RCC_OscConfig+0x152>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d001      	beq.n	8006b6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e1d3      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	691b      	ldr	r3, [r3, #16]
 8006b7a:	00db      	lsls	r3, r3, #3
 8006b7c:	4937      	ldr	r1, [pc, #220]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b82:	e03a      	b.n	8006bfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d020      	beq.n	8006bce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b8c:	4b34      	ldr	r3, [pc, #208]	@ (8006c60 <HAL_RCC_OscConfig+0x244>)
 8006b8e:	2201      	movs	r2, #1
 8006b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b92:	f7fb fa57 	bl	8002044 <HAL_GetTick>
 8006b96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b98:	e008      	b.n	8006bac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b9a:	f7fb fa53 	bl	8002044 <HAL_GetTick>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	1ad3      	subs	r3, r2, r3
 8006ba4:	2b02      	cmp	r3, #2
 8006ba6:	d901      	bls.n	8006bac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	e1b4      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bac:	4b2b      	ldr	r3, [pc, #172]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0302 	and.w	r3, r3, #2
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d0f0      	beq.n	8006b9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bb8:	4b28      	ldr	r3, [pc, #160]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	00db      	lsls	r3, r3, #3
 8006bc6:	4925      	ldr	r1, [pc, #148]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	600b      	str	r3, [r1, #0]
 8006bcc:	e015      	b.n	8006bfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006bce:	4b24      	ldr	r3, [pc, #144]	@ (8006c60 <HAL_RCC_OscConfig+0x244>)
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd4:	f7fb fa36 	bl	8002044 <HAL_GetTick>
 8006bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bda:	e008      	b.n	8006bee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bdc:	f7fb fa32 	bl	8002044 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d901      	bls.n	8006bee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e193      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bee:	4b1b      	ldr	r3, [pc, #108]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0302 	and.w	r3, r3, #2
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1f0      	bne.n	8006bdc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 0308 	and.w	r3, r3, #8
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d036      	beq.n	8006c74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d016      	beq.n	8006c3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c0e:	4b15      	ldr	r3, [pc, #84]	@ (8006c64 <HAL_RCC_OscConfig+0x248>)
 8006c10:	2201      	movs	r2, #1
 8006c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c14:	f7fb fa16 	bl	8002044 <HAL_GetTick>
 8006c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c1a:	e008      	b.n	8006c2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c1c:	f7fb fa12 	bl	8002044 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d901      	bls.n	8006c2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e173      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c5c <HAL_RCC_OscConfig+0x240>)
 8006c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c32:	f003 0302 	and.w	r3, r3, #2
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d0f0      	beq.n	8006c1c <HAL_RCC_OscConfig+0x200>
 8006c3a:	e01b      	b.n	8006c74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c3c:	4b09      	ldr	r3, [pc, #36]	@ (8006c64 <HAL_RCC_OscConfig+0x248>)
 8006c3e:	2200      	movs	r2, #0
 8006c40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c42:	f7fb f9ff 	bl	8002044 <HAL_GetTick>
 8006c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c48:	e00e      	b.n	8006c68 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c4a:	f7fb f9fb 	bl	8002044 <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d907      	bls.n	8006c68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e15c      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
 8006c5c:	40023800 	.word	0x40023800
 8006c60:	42470000 	.word	0x42470000
 8006c64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c68:	4b8a      	ldr	r3, [pc, #552]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1ea      	bne.n	8006c4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0304 	and.w	r3, r3, #4
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f000 8097 	beq.w	8006db0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c82:	2300      	movs	r3, #0
 8006c84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c86:	4b83      	ldr	r3, [pc, #524]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d10f      	bne.n	8006cb2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c92:	2300      	movs	r3, #0
 8006c94:	60bb      	str	r3, [r7, #8]
 8006c96:	4b7f      	ldr	r3, [pc, #508]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	4a7e      	ldr	r2, [pc, #504]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ca2:	4b7c      	ldr	r3, [pc, #496]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006caa:	60bb      	str	r3, [r7, #8]
 8006cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cb2:	4b79      	ldr	r3, [pc, #484]	@ (8006e98 <HAL_RCC_OscConfig+0x47c>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d118      	bne.n	8006cf0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006cbe:	4b76      	ldr	r3, [pc, #472]	@ (8006e98 <HAL_RCC_OscConfig+0x47c>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a75      	ldr	r2, [pc, #468]	@ (8006e98 <HAL_RCC_OscConfig+0x47c>)
 8006cc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006cca:	f7fb f9bb 	bl	8002044 <HAL_GetTick>
 8006cce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cd0:	e008      	b.n	8006ce4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cd2:	f7fb f9b7 	bl	8002044 <HAL_GetTick>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d901      	bls.n	8006ce4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	e118      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ce4:	4b6c      	ldr	r3, [pc, #432]	@ (8006e98 <HAL_RCC_OscConfig+0x47c>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d0f0      	beq.n	8006cd2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d106      	bne.n	8006d06 <HAL_RCC_OscConfig+0x2ea>
 8006cf8:	4b66      	ldr	r3, [pc, #408]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cfc:	4a65      	ldr	r2, [pc, #404]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006cfe:	f043 0301 	orr.w	r3, r3, #1
 8006d02:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d04:	e01c      	b.n	8006d40 <HAL_RCC_OscConfig+0x324>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	2b05      	cmp	r3, #5
 8006d0c:	d10c      	bne.n	8006d28 <HAL_RCC_OscConfig+0x30c>
 8006d0e:	4b61      	ldr	r3, [pc, #388]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d12:	4a60      	ldr	r2, [pc, #384]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d14:	f043 0304 	orr.w	r3, r3, #4
 8006d18:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d1a:	4b5e      	ldr	r3, [pc, #376]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d1e:	4a5d      	ldr	r2, [pc, #372]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d20:	f043 0301 	orr.w	r3, r3, #1
 8006d24:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d26:	e00b      	b.n	8006d40 <HAL_RCC_OscConfig+0x324>
 8006d28:	4b5a      	ldr	r3, [pc, #360]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d2c:	4a59      	ldr	r2, [pc, #356]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d2e:	f023 0301 	bic.w	r3, r3, #1
 8006d32:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d34:	4b57      	ldr	r3, [pc, #348]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d38:	4a56      	ldr	r2, [pc, #344]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d3a:	f023 0304 	bic.w	r3, r3, #4
 8006d3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d015      	beq.n	8006d74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d48:	f7fb f97c 	bl	8002044 <HAL_GetTick>
 8006d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d4e:	e00a      	b.n	8006d66 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d50:	f7fb f978 	bl	8002044 <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d901      	bls.n	8006d66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e0d7      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d66:	4b4b      	ldr	r3, [pc, #300]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d6a:	f003 0302 	and.w	r3, r3, #2
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0ee      	beq.n	8006d50 <HAL_RCC_OscConfig+0x334>
 8006d72:	e014      	b.n	8006d9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d74:	f7fb f966 	bl	8002044 <HAL_GetTick>
 8006d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d7a:	e00a      	b.n	8006d92 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d7c:	f7fb f962 	bl	8002044 <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d901      	bls.n	8006d92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e0c1      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d92:	4b40      	ldr	r3, [pc, #256]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d96:	f003 0302 	and.w	r3, r3, #2
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1ee      	bne.n	8006d7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d9e:	7dfb      	ldrb	r3, [r7, #23]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d105      	bne.n	8006db0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006da4:	4b3b      	ldr	r3, [pc, #236]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da8:	4a3a      	ldr	r2, [pc, #232]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006daa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006dae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	699b      	ldr	r3, [r3, #24]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f000 80ad 	beq.w	8006f14 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006dba:	4b36      	ldr	r3, [pc, #216]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f003 030c 	and.w	r3, r3, #12
 8006dc2:	2b08      	cmp	r3, #8
 8006dc4:	d060      	beq.n	8006e88 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d145      	bne.n	8006e5a <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dce:	4b33      	ldr	r3, [pc, #204]	@ (8006e9c <HAL_RCC_OscConfig+0x480>)
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd4:	f7fb f936 	bl	8002044 <HAL_GetTick>
 8006dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dda:	e008      	b.n	8006dee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ddc:	f7fb f932 	bl	8002044 <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d901      	bls.n	8006dee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e093      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dee:	4b29      	ldr	r3, [pc, #164]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1f0      	bne.n	8006ddc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	69da      	ldr	r2, [r3, #28]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	431a      	orrs	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e08:	019b      	lsls	r3, r3, #6
 8006e0a:	431a      	orrs	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e10:	085b      	lsrs	r3, r3, #1
 8006e12:	3b01      	subs	r3, #1
 8006e14:	041b      	lsls	r3, r3, #16
 8006e16:	431a      	orrs	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e1c:	061b      	lsls	r3, r3, #24
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e24:	071b      	lsls	r3, r3, #28
 8006e26:	491b      	ldr	r1, [pc, #108]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8006e9c <HAL_RCC_OscConfig+0x480>)
 8006e2e:	2201      	movs	r2, #1
 8006e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e32:	f7fb f907 	bl	8002044 <HAL_GetTick>
 8006e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e38:	e008      	b.n	8006e4c <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e3a:	f7fb f903 	bl	8002044 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d901      	bls.n	8006e4c <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	e064      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e4c:	4b11      	ldr	r3, [pc, #68]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d0f0      	beq.n	8006e3a <HAL_RCC_OscConfig+0x41e>
 8006e58:	e05c      	b.n	8006f14 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e5a:	4b10      	ldr	r3, [pc, #64]	@ (8006e9c <HAL_RCC_OscConfig+0x480>)
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e60:	f7fb f8f0 	bl	8002044 <HAL_GetTick>
 8006e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e66:	e008      	b.n	8006e7a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e68:	f7fb f8ec 	bl	8002044 <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d901      	bls.n	8006e7a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e04d      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e7a:	4b06      	ldr	r3, [pc, #24]	@ (8006e94 <HAL_RCC_OscConfig+0x478>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1f0      	bne.n	8006e68 <HAL_RCC_OscConfig+0x44c>
 8006e86:	e045      	b.n	8006f14 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d107      	bne.n	8006ea0 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e040      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
 8006e94:	40023800 	.word	0x40023800
 8006e98:	40007000 	.word	0x40007000
 8006e9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8006f20 <HAL_RCC_OscConfig+0x504>)
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	699b      	ldr	r3, [r3, #24]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d030      	beq.n	8006f10 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d129      	bne.n	8006f10 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d122      	bne.n	8006f10 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ed6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d119      	bne.n	8006f10 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee6:	085b      	lsrs	r3, r3, #1
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d10f      	bne.n	8006f10 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d107      	bne.n	8006f10 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f0a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d001      	beq.n	8006f14 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e000      	b.n	8006f16 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3718      	adds	r7, #24
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	40023800 	.word	0x40023800

08006f24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e07b      	b.n	800702e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d108      	bne.n	8006f50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f46:	d009      	beq.n	8006f5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	61da      	str	r2, [r3, #28]
 8006f4e:	e005      	b.n	8006f5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d106      	bne.n	8006f7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f7fa fce0 	bl	800193c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2202      	movs	r2, #2
 8006f80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f92:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006fa4:	431a      	orrs	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fae:	431a      	orrs	r2, r3
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	691b      	ldr	r3, [r3, #16]
 8006fb4:	f003 0302 	and.w	r3, r3, #2
 8006fb8:	431a      	orrs	r2, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	f003 0301 	and.w	r3, r3, #1
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	699b      	ldr	r3, [r3, #24]
 8006fc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fcc:	431a      	orrs	r2, r3
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	69db      	ldr	r3, [r3, #28]
 8006fd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006fd6:	431a      	orrs	r2, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6a1b      	ldr	r3, [r3, #32]
 8006fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fe0:	ea42 0103 	orr.w	r1, r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	430a      	orrs	r2, r1
 8006ff2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	0c1b      	lsrs	r3, r3, #16
 8006ffa:	f003 0104 	and.w	r1, r3, #4
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007002:	f003 0210 	and.w	r2, r3, #16
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	430a      	orrs	r2, r1
 800700c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	69da      	ldr	r2, [r3, #28]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800701c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3708      	adds	r7, #8
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b088      	sub	sp, #32
 800703a:	af00      	add	r7, sp, #0
 800703c:	60f8      	str	r0, [r7, #12]
 800703e:	60b9      	str	r1, [r7, #8]
 8007040:	603b      	str	r3, [r7, #0]
 8007042:	4613      	mov	r3, r2
 8007044:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007046:	2300      	movs	r3, #0
 8007048:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007050:	2b01      	cmp	r3, #1
 8007052:	d101      	bne.n	8007058 <HAL_SPI_Transmit+0x22>
 8007054:	2302      	movs	r3, #2
 8007056:	e126      	b.n	80072a6 <HAL_SPI_Transmit+0x270>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007060:	f7fa fff0 	bl	8002044 <HAL_GetTick>
 8007064:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007066:	88fb      	ldrh	r3, [r7, #6]
 8007068:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2b01      	cmp	r3, #1
 8007074:	d002      	beq.n	800707c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007076:	2302      	movs	r3, #2
 8007078:	77fb      	strb	r3, [r7, #31]
    goto error;
 800707a:	e10b      	b.n	8007294 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d002      	beq.n	8007088 <HAL_SPI_Transmit+0x52>
 8007082:	88fb      	ldrh	r3, [r7, #6]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d102      	bne.n	800708e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800708c:	e102      	b.n	8007294 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2203      	movs	r2, #3
 8007092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	68ba      	ldr	r2, [r7, #8]
 80070a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	88fa      	ldrh	r2, [r7, #6]
 80070a6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	88fa      	ldrh	r2, [r7, #6]
 80070ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2200      	movs	r2, #0
 80070c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2200      	movs	r2, #0
 80070ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070d4:	d10f      	bne.n	80070f6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80070f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007100:	2b40      	cmp	r3, #64	@ 0x40
 8007102:	d007      	beq.n	8007114 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007112:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800711c:	d14b      	bne.n	80071b6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d002      	beq.n	800712c <HAL_SPI_Transmit+0xf6>
 8007126:	8afb      	ldrh	r3, [r7, #22]
 8007128:	2b01      	cmp	r3, #1
 800712a:	d13e      	bne.n	80071aa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007130:	881a      	ldrh	r2, [r3, #0]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800713c:	1c9a      	adds	r2, r3, #2
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007146:	b29b      	uxth	r3, r3
 8007148:	3b01      	subs	r3, #1
 800714a:	b29a      	uxth	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007150:	e02b      	b.n	80071aa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	f003 0302 	and.w	r3, r3, #2
 800715c:	2b02      	cmp	r3, #2
 800715e:	d112      	bne.n	8007186 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007164:	881a      	ldrh	r2, [r3, #0]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007170:	1c9a      	adds	r2, r3, #2
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800717a:	b29b      	uxth	r3, r3
 800717c:	3b01      	subs	r3, #1
 800717e:	b29a      	uxth	r2, r3
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007184:	e011      	b.n	80071aa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007186:	f7fa ff5d 	bl	8002044 <HAL_GetTick>
 800718a:	4602      	mov	r2, r0
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	1ad3      	subs	r3, r2, r3
 8007190:	683a      	ldr	r2, [r7, #0]
 8007192:	429a      	cmp	r2, r3
 8007194:	d803      	bhi.n	800719e <HAL_SPI_Transmit+0x168>
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800719c:	d102      	bne.n	80071a4 <HAL_SPI_Transmit+0x16e>
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d102      	bne.n	80071aa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80071a4:	2303      	movs	r3, #3
 80071a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80071a8:	e074      	b.n	8007294 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d1ce      	bne.n	8007152 <HAL_SPI_Transmit+0x11c>
 80071b4:	e04c      	b.n	8007250 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d002      	beq.n	80071c4 <HAL_SPI_Transmit+0x18e>
 80071be:	8afb      	ldrh	r3, [r7, #22]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d140      	bne.n	8007246 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	330c      	adds	r3, #12
 80071ce:	7812      	ldrb	r2, [r2, #0]
 80071d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071d6:	1c5a      	adds	r2, r3, #1
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	3b01      	subs	r3, #1
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80071ea:	e02c      	b.n	8007246 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f003 0302 	and.w	r3, r3, #2
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d113      	bne.n	8007222 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	330c      	adds	r3, #12
 8007204:	7812      	ldrb	r2, [r2, #0]
 8007206:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800720c:	1c5a      	adds	r2, r3, #1
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007216:	b29b      	uxth	r3, r3
 8007218:	3b01      	subs	r3, #1
 800721a:	b29a      	uxth	r2, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007220:	e011      	b.n	8007246 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007222:	f7fa ff0f 	bl	8002044 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	69bb      	ldr	r3, [r7, #24]
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	683a      	ldr	r2, [r7, #0]
 800722e:	429a      	cmp	r2, r3
 8007230:	d803      	bhi.n	800723a <HAL_SPI_Transmit+0x204>
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007238:	d102      	bne.n	8007240 <HAL_SPI_Transmit+0x20a>
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d102      	bne.n	8007246 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007244:	e026      	b.n	8007294 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800724a:	b29b      	uxth	r3, r3
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1cd      	bne.n	80071ec <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007250:	69ba      	ldr	r2, [r7, #24]
 8007252:	6839      	ldr	r1, [r7, #0]
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 fce9 	bl	8007c2c <SPI_EndRxTxTransaction>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d002      	beq.n	8007266 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2220      	movs	r2, #32
 8007264:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10a      	bne.n	8007284 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800726e:	2300      	movs	r3, #0
 8007270:	613b      	str	r3, [r7, #16]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	613b      	str	r3, [r7, #16]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	613b      	str	r3, [r7, #16]
 8007282:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007288:	2b00      	cmp	r3, #0
 800728a:	d002      	beq.n	8007292 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	77fb      	strb	r3, [r7, #31]
 8007290:	e000      	b.n	8007294 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007292:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2200      	movs	r2, #0
 80072a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80072a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3720      	adds	r7, #32
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}

080072ae <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072ae:	b580      	push	{r7, lr}
 80072b0:	b088      	sub	sp, #32
 80072b2:	af02      	add	r7, sp, #8
 80072b4:	60f8      	str	r0, [r7, #12]
 80072b6:	60b9      	str	r1, [r7, #8]
 80072b8:	603b      	str	r3, [r7, #0]
 80072ba:	4613      	mov	r3, r2
 80072bc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80072be:	2300      	movs	r3, #0
 80072c0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072ca:	d112      	bne.n	80072f2 <HAL_SPI_Receive+0x44>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10e      	bne.n	80072f2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2204      	movs	r2, #4
 80072d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80072dc:	88fa      	ldrh	r2, [r7, #6]
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	4613      	mov	r3, r2
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	68b9      	ldr	r1, [r7, #8]
 80072e8:	68f8      	ldr	r0, [r7, #12]
 80072ea:	f000 f8f1 	bl	80074d0 <HAL_SPI_TransmitReceive>
 80072ee:	4603      	mov	r3, r0
 80072f0:	e0ea      	b.n	80074c8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d101      	bne.n	8007300 <HAL_SPI_Receive+0x52>
 80072fc:	2302      	movs	r3, #2
 80072fe:	e0e3      	b.n	80074c8 <HAL_SPI_Receive+0x21a>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007308:	f7fa fe9c 	bl	8002044 <HAL_GetTick>
 800730c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b01      	cmp	r3, #1
 8007318:	d002      	beq.n	8007320 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800731a:	2302      	movs	r3, #2
 800731c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800731e:	e0ca      	b.n	80074b6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d002      	beq.n	800732c <HAL_SPI_Receive+0x7e>
 8007326:	88fb      	ldrh	r3, [r7, #6]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d102      	bne.n	8007332 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007330:	e0c1      	b.n	80074b6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2204      	movs	r2, #4
 8007336:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2200      	movs	r2, #0
 800733e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	88fa      	ldrh	r2, [r7, #6]
 800734a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	88fa      	ldrh	r2, [r7, #6]
 8007350:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2200      	movs	r2, #0
 8007356:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2200      	movs	r2, #0
 8007368:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007378:	d10f      	bne.n	800739a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007388:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007398:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a4:	2b40      	cmp	r3, #64	@ 0x40
 80073a6:	d007      	beq.n	80073b8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073b6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d162      	bne.n	8007486 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80073c0:	e02e      	b.n	8007420 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d115      	bne.n	80073fc <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f103 020c 	add.w	r2, r3, #12
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073dc:	7812      	ldrb	r2, [r2, #0]
 80073de:	b2d2      	uxtb	r2, r2
 80073e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	3b01      	subs	r3, #1
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80073fa:	e011      	b.n	8007420 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073fc:	f7fa fe22 	bl	8002044 <HAL_GetTick>
 8007400:	4602      	mov	r2, r0
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	1ad3      	subs	r3, r2, r3
 8007406:	683a      	ldr	r2, [r7, #0]
 8007408:	429a      	cmp	r2, r3
 800740a:	d803      	bhi.n	8007414 <HAL_SPI_Receive+0x166>
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007412:	d102      	bne.n	800741a <HAL_SPI_Receive+0x16c>
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d102      	bne.n	8007420 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800741e:	e04a      	b.n	80074b6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007424:	b29b      	uxth	r3, r3
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1cb      	bne.n	80073c2 <HAL_SPI_Receive+0x114>
 800742a:	e031      	b.n	8007490 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f003 0301 	and.w	r3, r3, #1
 8007436:	2b01      	cmp	r3, #1
 8007438:	d113      	bne.n	8007462 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68da      	ldr	r2, [r3, #12]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007444:	b292      	uxth	r2, r2
 8007446:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800744c:	1c9a      	adds	r2, r3, #2
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007456:	b29b      	uxth	r3, r3
 8007458:	3b01      	subs	r3, #1
 800745a:	b29a      	uxth	r2, r3
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007460:	e011      	b.n	8007486 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007462:	f7fa fdef 	bl	8002044 <HAL_GetTick>
 8007466:	4602      	mov	r2, r0
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	683a      	ldr	r2, [r7, #0]
 800746e:	429a      	cmp	r2, r3
 8007470:	d803      	bhi.n	800747a <HAL_SPI_Receive+0x1cc>
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007478:	d102      	bne.n	8007480 <HAL_SPI_Receive+0x1d2>
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d102      	bne.n	8007486 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007480:	2303      	movs	r3, #3
 8007482:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007484:	e017      	b.n	80074b6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800748a:	b29b      	uxth	r3, r3
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1cd      	bne.n	800742c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007490:	693a      	ldr	r2, [r7, #16]
 8007492:	6839      	ldr	r1, [r7, #0]
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f000 fb63 	bl	8007b60 <SPI_EndRxTransaction>
 800749a:	4603      	mov	r3, r0
 800749c:	2b00      	cmp	r3, #0
 800749e:	d002      	beq.n	80074a6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2220      	movs	r2, #32
 80074a4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d002      	beq.n	80074b4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	75fb      	strb	r3, [r7, #23]
 80074b2:	e000      	b.n	80074b6 <HAL_SPI_Receive+0x208>
  }

error :
 80074b4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80074c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3718      	adds	r7, #24
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08c      	sub	sp, #48	@ 0x30
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
 80074dc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80074de:	2301      	movs	r3, #1
 80074e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80074e2:	2300      	movs	r3, #0
 80074e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d101      	bne.n	80074f6 <HAL_SPI_TransmitReceive+0x26>
 80074f2:	2302      	movs	r3, #2
 80074f4:	e18a      	b.n	800780c <HAL_SPI_TransmitReceive+0x33c>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2201      	movs	r2, #1
 80074fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074fe:	f7fa fda1 	bl	8002044 <HAL_GetTick>
 8007502:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800750a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007514:	887b      	ldrh	r3, [r7, #2]
 8007516:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007518:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800751c:	2b01      	cmp	r3, #1
 800751e:	d00f      	beq.n	8007540 <HAL_SPI_TransmitReceive+0x70>
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007526:	d107      	bne.n	8007538 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d103      	bne.n	8007538 <HAL_SPI_TransmitReceive+0x68>
 8007530:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007534:	2b04      	cmp	r3, #4
 8007536:	d003      	beq.n	8007540 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007538:	2302      	movs	r3, #2
 800753a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800753e:	e15b      	b.n	80077f8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d005      	beq.n	8007552 <HAL_SPI_TransmitReceive+0x82>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d002      	beq.n	8007552 <HAL_SPI_TransmitReceive+0x82>
 800754c:	887b      	ldrh	r3, [r7, #2]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d103      	bne.n	800755a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007558:	e14e      	b.n	80077f8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b04      	cmp	r3, #4
 8007564:	d003      	beq.n	800756e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2205      	movs	r2, #5
 800756a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2200      	movs	r2, #0
 8007572:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	887a      	ldrh	r2, [r7, #2]
 800757e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	887a      	ldrh	r2, [r7, #2]
 8007584:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	68ba      	ldr	r2, [r7, #8]
 800758a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	887a      	ldrh	r2, [r7, #2]
 8007590:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	887a      	ldrh	r2, [r7, #2]
 8007596:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ae:	2b40      	cmp	r3, #64	@ 0x40
 80075b0:	d007      	beq.n	80075c2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075ca:	d178      	bne.n	80076be <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d002      	beq.n	80075da <HAL_SPI_TransmitReceive+0x10a>
 80075d4:	8b7b      	ldrh	r3, [r7, #26]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d166      	bne.n	80076a8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075de:	881a      	ldrh	r2, [r3, #0]
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ea:	1c9a      	adds	r2, r3, #2
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	3b01      	subs	r3, #1
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075fe:	e053      	b.n	80076a8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f003 0302 	and.w	r3, r3, #2
 800760a:	2b02      	cmp	r3, #2
 800760c:	d11b      	bne.n	8007646 <HAL_SPI_TransmitReceive+0x176>
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007612:	b29b      	uxth	r3, r3
 8007614:	2b00      	cmp	r3, #0
 8007616:	d016      	beq.n	8007646 <HAL_SPI_TransmitReceive+0x176>
 8007618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800761a:	2b01      	cmp	r3, #1
 800761c:	d113      	bne.n	8007646 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007622:	881a      	ldrh	r2, [r3, #0]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800762e:	1c9a      	adds	r2, r3, #2
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007638:	b29b      	uxth	r3, r3
 800763a:	3b01      	subs	r3, #1
 800763c:	b29a      	uxth	r2, r3
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007642:	2300      	movs	r3, #0
 8007644:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f003 0301 	and.w	r3, r3, #1
 8007650:	2b01      	cmp	r3, #1
 8007652:	d119      	bne.n	8007688 <HAL_SPI_TransmitReceive+0x1b8>
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007658:	b29b      	uxth	r3, r3
 800765a:	2b00      	cmp	r3, #0
 800765c:	d014      	beq.n	8007688 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	68da      	ldr	r2, [r3, #12]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007668:	b292      	uxth	r2, r2
 800766a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007670:	1c9a      	adds	r2, r3, #2
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800767a:	b29b      	uxth	r3, r3
 800767c:	3b01      	subs	r3, #1
 800767e:	b29a      	uxth	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007684:	2301      	movs	r3, #1
 8007686:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007688:	f7fa fcdc 	bl	8002044 <HAL_GetTick>
 800768c:	4602      	mov	r2, r0
 800768e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007694:	429a      	cmp	r2, r3
 8007696:	d807      	bhi.n	80076a8 <HAL_SPI_TransmitReceive+0x1d8>
 8007698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800769e:	d003      	beq.n	80076a8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80076a6:	e0a7      	b.n	80077f8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1a6      	bne.n	8007600 <HAL_SPI_TransmitReceive+0x130>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1a1      	bne.n	8007600 <HAL_SPI_TransmitReceive+0x130>
 80076bc:	e07c      	b.n	80077b8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d002      	beq.n	80076cc <HAL_SPI_TransmitReceive+0x1fc>
 80076c6:	8b7b      	ldrh	r3, [r7, #26]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d16b      	bne.n	80077a4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	330c      	adds	r3, #12
 80076d6:	7812      	ldrb	r2, [r2, #0]
 80076d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076de:	1c5a      	adds	r2, r3, #1
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	3b01      	subs	r3, #1
 80076ec:	b29a      	uxth	r2, r3
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076f2:	e057      	b.n	80077a4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	f003 0302 	and.w	r3, r3, #2
 80076fe:	2b02      	cmp	r3, #2
 8007700:	d11c      	bne.n	800773c <HAL_SPI_TransmitReceive+0x26c>
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007706:	b29b      	uxth	r3, r3
 8007708:	2b00      	cmp	r3, #0
 800770a:	d017      	beq.n	800773c <HAL_SPI_TransmitReceive+0x26c>
 800770c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800770e:	2b01      	cmp	r3, #1
 8007710:	d114      	bne.n	800773c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	330c      	adds	r3, #12
 800771c:	7812      	ldrb	r2, [r2, #0]
 800771e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007724:	1c5a      	adds	r2, r3, #1
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800772e:	b29b      	uxth	r3, r3
 8007730:	3b01      	subs	r3, #1
 8007732:	b29a      	uxth	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007738:	2300      	movs	r3, #0
 800773a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	f003 0301 	and.w	r3, r3, #1
 8007746:	2b01      	cmp	r3, #1
 8007748:	d119      	bne.n	800777e <HAL_SPI_TransmitReceive+0x2ae>
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800774e:	b29b      	uxth	r3, r3
 8007750:	2b00      	cmp	r3, #0
 8007752:	d014      	beq.n	800777e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68da      	ldr	r2, [r3, #12]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800775e:	b2d2      	uxtb	r2, r2
 8007760:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007766:	1c5a      	adds	r2, r3, #1
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007770:	b29b      	uxth	r3, r3
 8007772:	3b01      	subs	r3, #1
 8007774:	b29a      	uxth	r2, r3
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800777a:	2301      	movs	r3, #1
 800777c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800777e:	f7fa fc61 	bl	8002044 <HAL_GetTick>
 8007782:	4602      	mov	r2, r0
 8007784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007786:	1ad3      	subs	r3, r2, r3
 8007788:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800778a:	429a      	cmp	r2, r3
 800778c:	d803      	bhi.n	8007796 <HAL_SPI_TransmitReceive+0x2c6>
 800778e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007794:	d102      	bne.n	800779c <HAL_SPI_TransmitReceive+0x2cc>
 8007796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007798:	2b00      	cmp	r3, #0
 800779a:	d103      	bne.n	80077a4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800779c:	2303      	movs	r3, #3
 800779e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80077a2:	e029      	b.n	80077f8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d1a2      	bne.n	80076f4 <HAL_SPI_TransmitReceive+0x224>
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d19d      	bne.n	80076f4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077ba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80077bc:	68f8      	ldr	r0, [r7, #12]
 80077be:	f000 fa35 	bl	8007c2c <SPI_EndRxTxTransaction>
 80077c2:	4603      	mov	r3, r0
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d006      	beq.n	80077d6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2220      	movs	r2, #32
 80077d2:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80077d4:	e010      	b.n	80077f8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10b      	bne.n	80077f6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077de:	2300      	movs	r3, #0
 80077e0:	617b      	str	r3, [r7, #20]
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	617b      	str	r3, [r7, #20]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	617b      	str	r3, [r7, #20]
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	e000      	b.n	80077f8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80077f6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2200      	movs	r2, #0
 8007804:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007808:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800780c:	4618      	mov	r0, r3
 800780e:	3730      	adds	r7, #48	@ 0x30
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b088      	sub	sp, #32
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	099b      	lsrs	r3, r3, #6
 8007830:	f003 0301 	and.w	r3, r3, #1
 8007834:	2b00      	cmp	r3, #0
 8007836:	d10f      	bne.n	8007858 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007838:	69bb      	ldr	r3, [r7, #24]
 800783a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00a      	beq.n	8007858 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	099b      	lsrs	r3, r3, #6
 8007846:	f003 0301 	and.w	r3, r3, #1
 800784a:	2b00      	cmp	r3, #0
 800784c:	d004      	beq.n	8007858 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	4798      	blx	r3
    return;
 8007856:	e0d7      	b.n	8007a08 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007858:	69bb      	ldr	r3, [r7, #24]
 800785a:	085b      	lsrs	r3, r3, #1
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b00      	cmp	r3, #0
 8007862:	d00a      	beq.n	800787a <HAL_SPI_IRQHandler+0x66>
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	09db      	lsrs	r3, r3, #7
 8007868:	f003 0301 	and.w	r3, r3, #1
 800786c:	2b00      	cmp	r3, #0
 800786e:	d004      	beq.n	800787a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	4798      	blx	r3
    return;
 8007878:	e0c6      	b.n	8007a08 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800787a:	69bb      	ldr	r3, [r7, #24]
 800787c:	095b      	lsrs	r3, r3, #5
 800787e:	f003 0301 	and.w	r3, r3, #1
 8007882:	2b00      	cmp	r3, #0
 8007884:	d10c      	bne.n	80078a0 <HAL_SPI_IRQHandler+0x8c>
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	099b      	lsrs	r3, r3, #6
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	d106      	bne.n	80078a0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	0a1b      	lsrs	r3, r3, #8
 8007896:	f003 0301 	and.w	r3, r3, #1
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 80b4 	beq.w	8007a08 <HAL_SPI_IRQHandler+0x1f4>
 80078a0:	69fb      	ldr	r3, [r7, #28]
 80078a2:	095b      	lsrs	r3, r3, #5
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f000 80ad 	beq.w	8007a08 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80078ae:	69bb      	ldr	r3, [r7, #24]
 80078b0:	099b      	lsrs	r3, r3, #6
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d023      	beq.n	8007902 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	2b03      	cmp	r3, #3
 80078c4:	d011      	beq.n	80078ea <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ca:	f043 0204 	orr.w	r2, r3, #4
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078d2:	2300      	movs	r3, #0
 80078d4:	617b      	str	r3, [r7, #20]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	617b      	str	r3, [r7, #20]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	617b      	str	r3, [r7, #20]
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	e00b      	b.n	8007902 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078ea:	2300      	movs	r3, #0
 80078ec:	613b      	str	r3, [r7, #16]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	613b      	str	r3, [r7, #16]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	613b      	str	r3, [r7, #16]
 80078fe:	693b      	ldr	r3, [r7, #16]
        return;
 8007900:	e082      	b.n	8007a08 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007902:	69bb      	ldr	r3, [r7, #24]
 8007904:	095b      	lsrs	r3, r3, #5
 8007906:	f003 0301 	and.w	r3, r3, #1
 800790a:	2b00      	cmp	r3, #0
 800790c:	d014      	beq.n	8007938 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007912:	f043 0201 	orr.w	r2, r3, #1
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800791a:	2300      	movs	r3, #0
 800791c:	60fb      	str	r3, [r7, #12]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	60fb      	str	r3, [r7, #12]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007934:	601a      	str	r2, [r3, #0]
 8007936:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	0a1b      	lsrs	r3, r3, #8
 800793c:	f003 0301 	and.w	r3, r3, #1
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00c      	beq.n	800795e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007948:	f043 0208 	orr.w	r2, r3, #8
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007950:	2300      	movs	r3, #0
 8007952:	60bb      	str	r3, [r7, #8]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	60bb      	str	r3, [r7, #8]
 800795c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007962:	2b00      	cmp	r3, #0
 8007964:	d04f      	beq.n	8007a06 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007974:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	f003 0302 	and.w	r3, r3, #2
 8007984:	2b00      	cmp	r3, #0
 8007986:	d104      	bne.n	8007992 <HAL_SPI_IRQHandler+0x17e>
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	f003 0301 	and.w	r3, r3, #1
 800798e:	2b00      	cmp	r3, #0
 8007990:	d034      	beq.n	80079fc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f022 0203 	bic.w	r2, r2, #3
 80079a0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d011      	beq.n	80079ce <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079ae:	4a18      	ldr	r2, [pc, #96]	@ (8007a10 <HAL_SPI_IRQHandler+0x1fc>)
 80079b0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079b6:	4618      	mov	r0, r3
 80079b8:	f7fb fc26 	bl	8003208 <HAL_DMA_Abort_IT>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d005      	beq.n	80079ce <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d016      	beq.n	8007a04 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079da:	4a0d      	ldr	r2, [pc, #52]	@ (8007a10 <HAL_SPI_IRQHandler+0x1fc>)
 80079dc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7fb fc10 	bl	8003208 <HAL_DMA_Abort_IT>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00a      	beq.n	8007a04 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80079fa:	e003      	b.n	8007a04 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f000 f809 	bl	8007a14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007a02:	e000      	b.n	8007a06 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007a04:	bf00      	nop
    return;
 8007a06:	bf00      	nop
  }
}
 8007a08:	3720      	adds	r7, #32
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}
 8007a0e:	bf00      	nop
 8007a10:	08007a29 	.word	0x08007a29

08007a14 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a34:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007a42:	68f8      	ldr	r0, [r7, #12]
 8007a44:	f7ff ffe6 	bl	8007a14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007a48:	bf00      	nop
 8007a4a:	3710      	adds	r7, #16
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b088      	sub	sp, #32
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	603b      	str	r3, [r7, #0]
 8007a5c:	4613      	mov	r3, r2
 8007a5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007a60:	f7fa faf0 	bl	8002044 <HAL_GetTick>
 8007a64:	4602      	mov	r2, r0
 8007a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a68:	1a9b      	subs	r3, r3, r2
 8007a6a:	683a      	ldr	r2, [r7, #0]
 8007a6c:	4413      	add	r3, r2
 8007a6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007a70:	f7fa fae8 	bl	8002044 <HAL_GetTick>
 8007a74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007a76:	4b39      	ldr	r3, [pc, #228]	@ (8007b5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	015b      	lsls	r3, r3, #5
 8007a7c:	0d1b      	lsrs	r3, r3, #20
 8007a7e:	69fa      	ldr	r2, [r7, #28]
 8007a80:	fb02 f303 	mul.w	r3, r2, r3
 8007a84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a86:	e054      	b.n	8007b32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a8e:	d050      	beq.n	8007b32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a90:	f7fa fad8 	bl	8002044 <HAL_GetTick>
 8007a94:	4602      	mov	r2, r0
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	1ad3      	subs	r3, r2, r3
 8007a9a:	69fa      	ldr	r2, [r7, #28]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d902      	bls.n	8007aa6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d13d      	bne.n	8007b22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	685a      	ldr	r2, [r3, #4]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ab4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007abe:	d111      	bne.n	8007ae4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ac8:	d004      	beq.n	8007ad4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ad2:	d107      	bne.n	8007ae4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ae2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007aec:	d10f      	bne.n	8007b0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007afc:	601a      	str	r2, [r3, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2201      	movs	r2, #1
 8007b12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e017      	b.n	8007b52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d101      	bne.n	8007b2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	689a      	ldr	r2, [r3, #8]
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	bf0c      	ite	eq
 8007b42:	2301      	moveq	r3, #1
 8007b44:	2300      	movne	r3, #0
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	461a      	mov	r2, r3
 8007b4a:	79fb      	ldrb	r3, [r7, #7]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d19b      	bne.n	8007a88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3720      	adds	r7, #32
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20000000 	.word	0x20000000

08007b60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b086      	sub	sp, #24
 8007b64:	af02      	add	r7, sp, #8
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b74:	d111      	bne.n	8007b9a <SPI_EndRxTransaction+0x3a>
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b7e:	d004      	beq.n	8007b8a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b88:	d107      	bne.n	8007b9a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b98:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ba2:	d12a      	bne.n	8007bfa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bac:	d012      	beq.n	8007bd4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	9300      	str	r3, [sp, #0]
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	2180      	movs	r1, #128	@ 0x80
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	f7ff ff49 	bl	8007a50 <SPI_WaitFlagStateUntilTimeout>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d02d      	beq.n	8007c20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bc8:	f043 0220 	orr.w	r2, r3, #32
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e026      	b.n	8007c22 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	9300      	str	r3, [sp, #0]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	2101      	movs	r1, #1
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	f7ff ff36 	bl	8007a50 <SPI_WaitFlagStateUntilTimeout>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d01a      	beq.n	8007c20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bee:	f043 0220 	orr.w	r2, r3, #32
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e013      	b.n	8007c22 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	9300      	str	r3, [sp, #0]
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	2200      	movs	r2, #0
 8007c02:	2101      	movs	r1, #1
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	f7ff ff23 	bl	8007a50 <SPI_WaitFlagStateUntilTimeout>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d007      	beq.n	8007c20 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c14:	f043 0220 	orr.w	r2, r3, #32
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	e000      	b.n	8007c22 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007c20:	2300      	movs	r3, #0
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3710      	adds	r7, #16
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
	...

08007c2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b088      	sub	sp, #32
 8007c30:	af02      	add	r7, sp, #8
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007c38:	4b1b      	ldr	r3, [pc, #108]	@ (8007ca8 <SPI_EndRxTxTransaction+0x7c>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8007cac <SPI_EndRxTxTransaction+0x80>)
 8007c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c42:	0d5b      	lsrs	r3, r3, #21
 8007c44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007c48:	fb02 f303 	mul.w	r3, r2, r3
 8007c4c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c56:	d112      	bne.n	8007c7e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	2180      	movs	r1, #128	@ 0x80
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f7ff fef4 	bl	8007a50 <SPI_WaitFlagStateUntilTimeout>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d016      	beq.n	8007c9c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c72:	f043 0220 	orr.w	r2, r3, #32
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007c7a:	2303      	movs	r3, #3
 8007c7c:	e00f      	b.n	8007c9e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d00a      	beq.n	8007c9a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	3b01      	subs	r3, #1
 8007c88:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c94:	2b80      	cmp	r3, #128	@ 0x80
 8007c96:	d0f2      	beq.n	8007c7e <SPI_EndRxTxTransaction+0x52>
 8007c98:	e000      	b.n	8007c9c <SPI_EndRxTxTransaction+0x70>
        break;
 8007c9a:	bf00      	nop
  }

  return HAL_OK;
 8007c9c:	2300      	movs	r3, #0
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3718      	adds	r7, #24
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20000000 	.word	0x20000000
 8007cac:	165e9f81 	.word	0x165e9f81

08007cb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b082      	sub	sp, #8
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d101      	bne.n	8007cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e03f      	b.n	8007d42 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d106      	bne.n	8007cdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f7f9 ffaa 	bl	8001c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2224      	movs	r2, #36	@ 0x24
 8007ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	68da      	ldr	r2, [r3, #12]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007cf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 fd7b 	bl	80087f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	691a      	ldr	r2, [r3, #16]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	695a      	ldr	r2, [r3, #20]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	68da      	ldr	r2, [r3, #12]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2220      	movs	r2, #32
 8007d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2220      	movs	r2, #32
 8007d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007d40:	2300      	movs	r3, #0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}

08007d4a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	b08a      	sub	sp, #40	@ 0x28
 8007d4e:	af02      	add	r7, sp, #8
 8007d50:	60f8      	str	r0, [r7, #12]
 8007d52:	60b9      	str	r1, [r7, #8]
 8007d54:	603b      	str	r3, [r7, #0]
 8007d56:	4613      	mov	r3, r2
 8007d58:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b20      	cmp	r3, #32
 8007d68:	d17c      	bne.n	8007e64 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <HAL_UART_Transmit+0x2c>
 8007d70:	88fb      	ldrh	r3, [r7, #6]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d101      	bne.n	8007d7a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e075      	b.n	8007e66 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d101      	bne.n	8007d88 <HAL_UART_Transmit+0x3e>
 8007d84:	2302      	movs	r3, #2
 8007d86:	e06e      	b.n	8007e66 <HAL_UART_Transmit+0x11c>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2200      	movs	r2, #0
 8007d94:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2221      	movs	r2, #33	@ 0x21
 8007d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d9e:	f7fa f951 	bl	8002044 <HAL_GetTick>
 8007da2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	88fa      	ldrh	r2, [r7, #6]
 8007da8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	88fa      	ldrh	r2, [r7, #6]
 8007dae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007db8:	d108      	bne.n	8007dcc <HAL_UART_Transmit+0x82>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d104      	bne.n	8007dcc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	61bb      	str	r3, [r7, #24]
 8007dca:	e003      	b.n	8007dd4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8007ddc:	e02a      	b.n	8007e34 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	9300      	str	r3, [sp, #0]
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	2200      	movs	r2, #0
 8007de6:	2180      	movs	r1, #128	@ 0x80
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f000 faf9 	bl	80083e0 <UART_WaitOnFlagUntilTimeout>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d001      	beq.n	8007df8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007df4:	2303      	movs	r3, #3
 8007df6:	e036      	b.n	8007e66 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007df8:	69fb      	ldr	r3, [r7, #28]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10b      	bne.n	8007e16 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	881b      	ldrh	r3, [r3, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	3302      	adds	r3, #2
 8007e12:	61bb      	str	r3, [r7, #24]
 8007e14:	e007      	b.n	8007e26 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	781a      	ldrb	r2, [r3, #0]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	3301      	adds	r3, #1
 8007e24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	b29a      	uxth	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1cf      	bne.n	8007dde <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	9300      	str	r3, [sp, #0]
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2200      	movs	r2, #0
 8007e46:	2140      	movs	r1, #64	@ 0x40
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f000 fac9 	bl	80083e0 <UART_WaitOnFlagUntilTimeout>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d001      	beq.n	8007e58 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007e54:	2303      	movs	r3, #3
 8007e56:	e006      	b.n	8007e66 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2220      	movs	r2, #32
 8007e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8007e60:	2300      	movs	r3, #0
 8007e62:	e000      	b.n	8007e66 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007e64:	2302      	movs	r3, #2
  }
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3720      	adds	r7, #32
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
	...

08007e70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b0ba      	sub	sp, #232	@ 0xe8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	695b      	ldr	r3, [r3, #20]
 8007e92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007e96:	2300      	movs	r3, #0
 8007e98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ea6:	f003 030f 	and.w	r3, r3, #15
 8007eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007eae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d10f      	bne.n	8007ed6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eba:	f003 0320 	and.w	r3, r3, #32
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d009      	beq.n	8007ed6 <HAL_UART_IRQHandler+0x66>
 8007ec2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ec6:	f003 0320 	and.w	r3, r3, #32
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d003      	beq.n	8007ed6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 fbd3 	bl	800867a <UART_Receive_IT>
      return;
 8007ed4:	e256      	b.n	8008384 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007ed6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	f000 80de 	beq.w	800809c <HAL_UART_IRQHandler+0x22c>
 8007ee0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ee4:	f003 0301 	and.w	r3, r3, #1
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d106      	bne.n	8007efa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ef0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f000 80d1 	beq.w	800809c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d00b      	beq.n	8007f1e <HAL_UART_IRQHandler+0xae>
 8007f06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d005      	beq.n	8007f1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f16:	f043 0201 	orr.w	r2, r3, #1
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f22:	f003 0304 	and.w	r3, r3, #4
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00b      	beq.n	8007f42 <HAL_UART_IRQHandler+0xd2>
 8007f2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f2e:	f003 0301 	and.w	r3, r3, #1
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d005      	beq.n	8007f42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f3a:	f043 0202 	orr.w	r2, r3, #2
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f46:	f003 0302 	and.w	r3, r3, #2
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00b      	beq.n	8007f66 <HAL_UART_IRQHandler+0xf6>
 8007f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f52:	f003 0301 	and.w	r3, r3, #1
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d005      	beq.n	8007f66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5e:	f043 0204 	orr.w	r2, r3, #4
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f6a:	f003 0308 	and.w	r3, r3, #8
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d011      	beq.n	8007f96 <HAL_UART_IRQHandler+0x126>
 8007f72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f76:	f003 0320 	and.w	r3, r3, #32
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d105      	bne.n	8007f8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007f7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d005      	beq.n	8007f96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f8e:	f043 0208 	orr.w	r2, r3, #8
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	f000 81ed 	beq.w	800837a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fa4:	f003 0320 	and.w	r3, r3, #32
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d008      	beq.n	8007fbe <HAL_UART_IRQHandler+0x14e>
 8007fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fb0:	f003 0320 	and.w	r3, r3, #32
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d002      	beq.n	8007fbe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 fb5e 	bl	800867a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	695b      	ldr	r3, [r3, #20]
 8007fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc8:	2b40      	cmp	r3, #64	@ 0x40
 8007fca:	bf0c      	ite	eq
 8007fcc:	2301      	moveq	r3, #1
 8007fce:	2300      	movne	r3, #0
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fda:	f003 0308 	and.w	r3, r3, #8
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d103      	bne.n	8007fea <HAL_UART_IRQHandler+0x17a>
 8007fe2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d04f      	beq.n	800808a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 fa66 	bl	80084bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	695b      	ldr	r3, [r3, #20]
 8007ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ffa:	2b40      	cmp	r3, #64	@ 0x40
 8007ffc:	d141      	bne.n	8008082 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	3314      	adds	r3, #20
 8008004:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008008:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800800c:	e853 3f00 	ldrex	r3, [r3]
 8008010:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008014:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008018:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800801c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	3314      	adds	r3, #20
 8008026:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800802a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800802e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008036:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800803a:	e841 2300 	strex	r3, r2, [r1]
 800803e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008042:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1d9      	bne.n	8007ffe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804e:	2b00      	cmp	r3, #0
 8008050:	d013      	beq.n	800807a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008056:	4a7d      	ldr	r2, [pc, #500]	@ (800824c <HAL_UART_IRQHandler+0x3dc>)
 8008058:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805e:	4618      	mov	r0, r3
 8008060:	f7fb f8d2 	bl	8003208 <HAL_DMA_Abort_IT>
 8008064:	4603      	mov	r3, r0
 8008066:	2b00      	cmp	r3, #0
 8008068:	d016      	beq.n	8008098 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800806e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008074:	4610      	mov	r0, r2
 8008076:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008078:	e00e      	b.n	8008098 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 f99a 	bl	80083b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008080:	e00a      	b.n	8008098 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 f996 	bl	80083b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008088:	e006      	b.n	8008098 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f992 	bl	80083b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8008096:	e170      	b.n	800837a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008098:	bf00      	nop
    return;
 800809a:	e16e      	b.n	800837a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	f040 814a 	bne.w	800833a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80080a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080aa:	f003 0310 	and.w	r3, r3, #16
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	f000 8143 	beq.w	800833a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80080b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080b8:	f003 0310 	and.w	r3, r3, #16
 80080bc:	2b00      	cmp	r3, #0
 80080be:	f000 813c 	beq.w	800833a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80080c2:	2300      	movs	r3, #0
 80080c4:	60bb      	str	r3, [r7, #8]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	60bb      	str	r3, [r7, #8]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	60bb      	str	r3, [r7, #8]
 80080d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	695b      	ldr	r3, [r3, #20]
 80080de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e2:	2b40      	cmp	r3, #64	@ 0x40
 80080e4:	f040 80b4 	bne.w	8008250 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80080f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	f000 8140 	beq.w	800837e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008102:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008106:	429a      	cmp	r2, r3
 8008108:	f080 8139 	bcs.w	800837e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008112:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008118:	69db      	ldr	r3, [r3, #28]
 800811a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800811e:	f000 8088 	beq.w	8008232 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	330c      	adds	r3, #12
 8008128:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008130:	e853 3f00 	ldrex	r3, [r3]
 8008134:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008138:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800813c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008140:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	330c      	adds	r3, #12
 800814a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800814e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008152:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008156:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800815a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800815e:	e841 2300 	strex	r3, r2, [r1]
 8008162:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008166:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1d9      	bne.n	8008122 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	3314      	adds	r3, #20
 8008174:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008176:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008178:	e853 3f00 	ldrex	r3, [r3]
 800817c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800817e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008180:	f023 0301 	bic.w	r3, r3, #1
 8008184:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	3314      	adds	r3, #20
 800818e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008192:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008196:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008198:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800819a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800819e:	e841 2300 	strex	r3, r2, [r1]
 80081a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80081a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d1e1      	bne.n	800816e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	3314      	adds	r3, #20
 80081b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081b4:	e853 3f00 	ldrex	r3, [r3]
 80081b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80081ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	3314      	adds	r3, #20
 80081ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80081ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80081d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80081d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80081d6:	e841 2300 	strex	r3, r2, [r1]
 80081da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80081dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d1e3      	bne.n	80081aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2220      	movs	r2, #32
 80081e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	330c      	adds	r3, #12
 80081f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081fa:	e853 3f00 	ldrex	r3, [r3]
 80081fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008200:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008202:	f023 0310 	bic.w	r3, r3, #16
 8008206:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	330c      	adds	r3, #12
 8008210:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008214:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008216:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008218:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800821a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800821c:	e841 2300 	strex	r3, r2, [r1]
 8008220:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008222:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1e3      	bne.n	80081f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800822c:	4618      	mov	r0, r3
 800822e:	f7fa ff7b 	bl	8003128 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800823a:	b29b      	uxth	r3, r3
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	b29b      	uxth	r3, r3
 8008240:	4619      	mov	r1, r3
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 f8c0 	bl	80083c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008248:	e099      	b.n	800837e <HAL_UART_IRQHandler+0x50e>
 800824a:	bf00      	nop
 800824c:	08008583 	.word	0x08008583
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008258:	b29b      	uxth	r3, r3
 800825a:	1ad3      	subs	r3, r2, r3
 800825c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008264:	b29b      	uxth	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	f000 808b 	beq.w	8008382 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800826c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008270:	2b00      	cmp	r3, #0
 8008272:	f000 8086 	beq.w	8008382 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	330c      	adds	r3, #12
 800827c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008280:	e853 3f00 	ldrex	r3, [r3]
 8008284:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008288:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800828c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	330c      	adds	r3, #12
 8008296:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800829a:	647a      	str	r2, [r7, #68]	@ 0x44
 800829c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082a2:	e841 2300 	strex	r3, r2, [r1]
 80082a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d1e3      	bne.n	8008276 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	3314      	adds	r3, #20
 80082b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b8:	e853 3f00 	ldrex	r3, [r3]
 80082bc:	623b      	str	r3, [r7, #32]
   return(result);
 80082be:	6a3b      	ldr	r3, [r7, #32]
 80082c0:	f023 0301 	bic.w	r3, r3, #1
 80082c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	3314      	adds	r3, #20
 80082ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80082d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80082d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082da:	e841 2300 	strex	r3, r2, [r1]
 80082de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1e3      	bne.n	80082ae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2220      	movs	r2, #32
 80082ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	330c      	adds	r3, #12
 80082fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	e853 3f00 	ldrex	r3, [r3]
 8008302:	60fb      	str	r3, [r7, #12]
   return(result);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f023 0310 	bic.w	r3, r3, #16
 800830a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	330c      	adds	r3, #12
 8008314:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008318:	61fa      	str	r2, [r7, #28]
 800831a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831c:	69b9      	ldr	r1, [r7, #24]
 800831e:	69fa      	ldr	r2, [r7, #28]
 8008320:	e841 2300 	strex	r3, r2, [r1]
 8008324:	617b      	str	r3, [r7, #20]
   return(result);
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d1e3      	bne.n	80082f4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800832c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008330:	4619      	mov	r1, r3
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f848 	bl	80083c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008338:	e023      	b.n	8008382 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800833a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800833e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008342:	2b00      	cmp	r3, #0
 8008344:	d009      	beq.n	800835a <HAL_UART_IRQHandler+0x4ea>
 8008346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800834a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800834e:	2b00      	cmp	r3, #0
 8008350:	d003      	beq.n	800835a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 f929 	bl	80085aa <UART_Transmit_IT>
    return;
 8008358:	e014      	b.n	8008384 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800835a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800835e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00e      	beq.n	8008384 <HAL_UART_IRQHandler+0x514>
 8008366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800836a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800836e:	2b00      	cmp	r3, #0
 8008370:	d008      	beq.n	8008384 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 f969 	bl	800864a <UART_EndTransmit_IT>
    return;
 8008378:	e004      	b.n	8008384 <HAL_UART_IRQHandler+0x514>
    return;
 800837a:	bf00      	nop
 800837c:	e002      	b.n	8008384 <HAL_UART_IRQHandler+0x514>
      return;
 800837e:	bf00      	nop
 8008380:	e000      	b.n	8008384 <HAL_UART_IRQHandler+0x514>
      return;
 8008382:	bf00      	nop
  }
}
 8008384:	37e8      	adds	r7, #232	@ 0xe8
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop

0800838c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b083      	sub	sp, #12
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	460b      	mov	r3, r1
 80083d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80083d4:	bf00      	nop
 80083d6:	370c      	adds	r7, #12
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b090      	sub	sp, #64	@ 0x40
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	60b9      	str	r1, [r7, #8]
 80083ea:	603b      	str	r3, [r7, #0]
 80083ec:	4613      	mov	r3, r2
 80083ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083f0:	e050      	b.n	8008494 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f8:	d04c      	beq.n	8008494 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80083fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d007      	beq.n	8008410 <UART_WaitOnFlagUntilTimeout+0x30>
 8008400:	f7f9 fe20 	bl	8002044 <HAL_GetTick>
 8008404:	4602      	mov	r2, r0
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	1ad3      	subs	r3, r2, r3
 800840a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800840c:	429a      	cmp	r2, r3
 800840e:	d241      	bcs.n	8008494 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	330c      	adds	r3, #12
 8008416:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800841a:	e853 3f00 	ldrex	r3, [r3]
 800841e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008422:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008426:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	330c      	adds	r3, #12
 800842e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008430:	637a      	str	r2, [r7, #52]	@ 0x34
 8008432:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008434:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008436:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008438:	e841 2300 	strex	r3, r2, [r1]
 800843c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800843e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1e5      	bne.n	8008410 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	3314      	adds	r3, #20
 800844a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	e853 3f00 	ldrex	r3, [r3]
 8008452:	613b      	str	r3, [r7, #16]
   return(result);
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	f023 0301 	bic.w	r3, r3, #1
 800845a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3314      	adds	r3, #20
 8008462:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008464:	623a      	str	r2, [r7, #32]
 8008466:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008468:	69f9      	ldr	r1, [r7, #28]
 800846a:	6a3a      	ldr	r2, [r7, #32]
 800846c:	e841 2300 	strex	r3, r2, [r1]
 8008470:	61bb      	str	r3, [r7, #24]
   return(result);
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1e5      	bne.n	8008444 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2220      	movs	r2, #32
 800847c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2220      	movs	r2, #32
 8008484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8008490:	2303      	movs	r3, #3
 8008492:	e00f      	b.n	80084b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	4013      	ands	r3, r2
 800849e:	68ba      	ldr	r2, [r7, #8]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	bf0c      	ite	eq
 80084a4:	2301      	moveq	r3, #1
 80084a6:	2300      	movne	r3, #0
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	461a      	mov	r2, r3
 80084ac:	79fb      	ldrb	r3, [r7, #7]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d09f      	beq.n	80083f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80084b2:	2300      	movs	r3, #0
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3740      	adds	r7, #64	@ 0x40
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084bc:	b480      	push	{r7}
 80084be:	b095      	sub	sp, #84	@ 0x54
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	330c      	adds	r3, #12
 80084ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	330c      	adds	r3, #12
 80084e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80084e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80084e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80084ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084ec:	e841 2300 	strex	r3, r2, [r1]
 80084f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d1e5      	bne.n	80084c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	3314      	adds	r3, #20
 80084fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008500:	6a3b      	ldr	r3, [r7, #32]
 8008502:	e853 3f00 	ldrex	r3, [r3]
 8008506:	61fb      	str	r3, [r7, #28]
   return(result);
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	f023 0301 	bic.w	r3, r3, #1
 800850e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	3314      	adds	r3, #20
 8008516:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008518:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800851a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800851e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008520:	e841 2300 	strex	r3, r2, [r1]
 8008524:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008528:	2b00      	cmp	r3, #0
 800852a:	d1e5      	bne.n	80084f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008530:	2b01      	cmp	r3, #1
 8008532:	d119      	bne.n	8008568 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	330c      	adds	r3, #12
 800853a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	e853 3f00 	ldrex	r3, [r3]
 8008542:	60bb      	str	r3, [r7, #8]
   return(result);
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	f023 0310 	bic.w	r3, r3, #16
 800854a:	647b      	str	r3, [r7, #68]	@ 0x44
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	330c      	adds	r3, #12
 8008552:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008554:	61ba      	str	r2, [r7, #24]
 8008556:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008558:	6979      	ldr	r1, [r7, #20]
 800855a:	69ba      	ldr	r2, [r7, #24]
 800855c:	e841 2300 	strex	r3, r2, [r1]
 8008560:	613b      	str	r3, [r7, #16]
   return(result);
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d1e5      	bne.n	8008534 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2220      	movs	r2, #32
 800856c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2200      	movs	r2, #0
 8008574:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008576:	bf00      	nop
 8008578:	3754      	adds	r7, #84	@ 0x54
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b084      	sub	sp, #16
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800858e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f7ff ff09 	bl	80083b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085a2:	bf00      	nop
 80085a4:	3710      	adds	r7, #16
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}

080085aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80085aa:	b480      	push	{r7}
 80085ac:	b085      	sub	sp, #20
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b21      	cmp	r3, #33	@ 0x21
 80085bc:	d13e      	bne.n	800863c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085c6:	d114      	bne.n	80085f2 <UART_Transmit_IT+0x48>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d110      	bne.n	80085f2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a1b      	ldr	r3, [r3, #32]
 80085d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	881b      	ldrh	r3, [r3, #0]
 80085da:	461a      	mov	r2, r3
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a1b      	ldr	r3, [r3, #32]
 80085ea:	1c9a      	adds	r2, r3, #2
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	621a      	str	r2, [r3, #32]
 80085f0:	e008      	b.n	8008604 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	1c59      	adds	r1, r3, #1
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	6211      	str	r1, [r2, #32]
 80085fc:	781a      	ldrb	r2, [r3, #0]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008608:	b29b      	uxth	r3, r3
 800860a:	3b01      	subs	r3, #1
 800860c:	b29b      	uxth	r3, r3
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	4619      	mov	r1, r3
 8008612:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008614:	2b00      	cmp	r3, #0
 8008616:	d10f      	bne.n	8008638 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68da      	ldr	r2, [r3, #12]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008626:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	68da      	ldr	r2, [r3, #12]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008636:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008638:	2300      	movs	r3, #0
 800863a:	e000      	b.n	800863e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800863c:	2302      	movs	r3, #2
  }
}
 800863e:	4618      	mov	r0, r3
 8008640:	3714      	adds	r7, #20
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr

0800864a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800864a:	b580      	push	{r7, lr}
 800864c:	b082      	sub	sp, #8
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68da      	ldr	r2, [r3, #12]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008660:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2220      	movs	r2, #32
 8008666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f7ff fe8e 	bl	800838c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	3708      	adds	r7, #8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b08c      	sub	sp, #48	@ 0x30
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008688:	b2db      	uxtb	r3, r3
 800868a:	2b22      	cmp	r3, #34	@ 0x22
 800868c:	f040 80ab 	bne.w	80087e6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008698:	d117      	bne.n	80086ca <UART_Receive_IT+0x50>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	691b      	ldr	r3, [r3, #16]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d113      	bne.n	80086ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80086a2:	2300      	movs	r3, #0
 80086a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086b8:	b29a      	uxth	r2, r3
 80086ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c2:	1c9a      	adds	r2, r3, #2
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80086c8:	e026      	b.n	8008718 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80086d0:	2300      	movs	r3, #0
 80086d2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086dc:	d007      	beq.n	80086ee <UART_Receive_IT+0x74>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d10a      	bne.n	80086fc <UART_Receive_IT+0x82>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	691b      	ldr	r3, [r3, #16]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d106      	bne.n	80086fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086f8:	701a      	strb	r2, [r3, #0]
 80086fa:	e008      	b.n	800870e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	b2db      	uxtb	r3, r3
 8008704:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008708:	b2da      	uxtb	r2, r3
 800870a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800870c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008712:	1c5a      	adds	r2, r3, #1
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800871c:	b29b      	uxth	r3, r3
 800871e:	3b01      	subs	r3, #1
 8008720:	b29b      	uxth	r3, r3
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	4619      	mov	r1, r3
 8008726:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008728:	2b00      	cmp	r3, #0
 800872a:	d15a      	bne.n	80087e2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	68da      	ldr	r2, [r3, #12]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f022 0220 	bic.w	r2, r2, #32
 800873a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	68da      	ldr	r2, [r3, #12]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800874a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	695a      	ldr	r2, [r3, #20]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f022 0201 	bic.w	r2, r2, #1
 800875a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2220      	movs	r2, #32
 8008760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008768:	2b01      	cmp	r3, #1
 800876a:	d135      	bne.n	80087d8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	330c      	adds	r3, #12
 8008778:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	e853 3f00 	ldrex	r3, [r3]
 8008780:	613b      	str	r3, [r7, #16]
   return(result);
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	f023 0310 	bic.w	r3, r3, #16
 8008788:	627b      	str	r3, [r7, #36]	@ 0x24
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	330c      	adds	r3, #12
 8008790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008792:	623a      	str	r2, [r7, #32]
 8008794:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008796:	69f9      	ldr	r1, [r7, #28]
 8008798:	6a3a      	ldr	r2, [r7, #32]
 800879a:	e841 2300 	strex	r3, r2, [r1]
 800879e:	61bb      	str	r3, [r7, #24]
   return(result);
 80087a0:	69bb      	ldr	r3, [r7, #24]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d1e5      	bne.n	8008772 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f003 0310 	and.w	r3, r3, #16
 80087b0:	2b10      	cmp	r3, #16
 80087b2:	d10a      	bne.n	80087ca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80087b4:	2300      	movs	r3, #0
 80087b6:	60fb      	str	r3, [r7, #12]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	60fb      	str	r3, [r7, #12]
 80087c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80087ce:	4619      	mov	r1, r3
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f7ff fdf9 	bl	80083c8 <HAL_UARTEx_RxEventCallback>
 80087d6:	e002      	b.n	80087de <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f7ff fde1 	bl	80083a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80087de:	2300      	movs	r3, #0
 80087e0:	e002      	b.n	80087e8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80087e2:	2300      	movs	r3, #0
 80087e4:	e000      	b.n	80087e8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80087e6:	2302      	movs	r3, #2
  }
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3730      	adds	r7, #48	@ 0x30
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087f4:	b0c0      	sub	sp, #256	@ 0x100
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	691b      	ldr	r3, [r3, #16]
 8008804:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800880c:	68d9      	ldr	r1, [r3, #12]
 800880e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008812:	681a      	ldr	r2, [r3, #0]
 8008814:	ea40 0301 	orr.w	r3, r0, r1
 8008818:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800881a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800881e:	689a      	ldr	r2, [r3, #8]
 8008820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	431a      	orrs	r2, r3
 8008828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800882c:	695b      	ldr	r3, [r3, #20]
 800882e:	431a      	orrs	r2, r3
 8008830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008834:	69db      	ldr	r3, [r3, #28]
 8008836:	4313      	orrs	r3, r2
 8008838:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800883c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68db      	ldr	r3, [r3, #12]
 8008844:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008848:	f021 010c 	bic.w	r1, r1, #12
 800884c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008856:	430b      	orrs	r3, r1
 8008858:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800885a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	695b      	ldr	r3, [r3, #20]
 8008862:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800886a:	6999      	ldr	r1, [r3, #24]
 800886c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	ea40 0301 	orr.w	r3, r0, r1
 8008876:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8008878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	4b95      	ldr	r3, [pc, #596]	@ (8008ad4 <UART_SetConfig+0x2e4>)
 8008880:	429a      	cmp	r2, r3
 8008882:	d011      	beq.n	80088a8 <UART_SetConfig+0xb8>
 8008884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	4b93      	ldr	r3, [pc, #588]	@ (8008ad8 <UART_SetConfig+0x2e8>)
 800888c:	429a      	cmp	r2, r3
 800888e:	d00b      	beq.n	80088a8 <UART_SetConfig+0xb8>
 8008890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008894:	681a      	ldr	r2, [r3, #0]
 8008896:	4b91      	ldr	r3, [pc, #580]	@ (8008adc <UART_SetConfig+0x2ec>)
 8008898:	429a      	cmp	r2, r3
 800889a:	d005      	beq.n	80088a8 <UART_SetConfig+0xb8>
 800889c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	4b8f      	ldr	r3, [pc, #572]	@ (8008ae0 <UART_SetConfig+0x2f0>)
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d104      	bne.n	80088b2 <UART_SetConfig+0xc2>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80088a8:	f7fe f8a4 	bl	80069f4 <HAL_RCC_GetPCLK2Freq>
 80088ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80088b0:	e003      	b.n	80088ba <UART_SetConfig+0xca>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80088b2:	f7fe f88b 	bl	80069cc <HAL_RCC_GetPCLK1Freq>
 80088b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80088ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088be:	69db      	ldr	r3, [r3, #28]
 80088c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088c4:	f040 8110 	bne.w	8008ae8 <UART_SetConfig+0x2f8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80088c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088cc:	2200      	movs	r2, #0
 80088ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80088d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80088d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80088da:	4622      	mov	r2, r4
 80088dc:	462b      	mov	r3, r5
 80088de:	1891      	adds	r1, r2, r2
 80088e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80088e2:	415b      	adcs	r3, r3
 80088e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80088e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80088ea:	4621      	mov	r1, r4
 80088ec:	eb12 0801 	adds.w	r8, r2, r1
 80088f0:	4629      	mov	r1, r5
 80088f2:	eb43 0901 	adc.w	r9, r3, r1
 80088f6:	f04f 0200 	mov.w	r2, #0
 80088fa:	f04f 0300 	mov.w	r3, #0
 80088fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008902:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008906:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800890a:	4690      	mov	r8, r2
 800890c:	4699      	mov	r9, r3
 800890e:	4623      	mov	r3, r4
 8008910:	eb18 0303 	adds.w	r3, r8, r3
 8008914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008918:	462b      	mov	r3, r5
 800891a:	eb49 0303 	adc.w	r3, r9, r3
 800891e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800892e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008932:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008936:	460b      	mov	r3, r1
 8008938:	18db      	adds	r3, r3, r3
 800893a:	653b      	str	r3, [r7, #80]	@ 0x50
 800893c:	4613      	mov	r3, r2
 800893e:	eb42 0303 	adc.w	r3, r2, r3
 8008942:	657b      	str	r3, [r7, #84]	@ 0x54
 8008944:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008948:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800894c:	f7f7 fcc0 	bl	80002d0 <__aeabi_uldivmod>
 8008950:	4602      	mov	r2, r0
 8008952:	460b      	mov	r3, r1
 8008954:	4b63      	ldr	r3, [pc, #396]	@ (8008ae4 <UART_SetConfig+0x2f4>)
 8008956:	fba3 2302 	umull	r2, r3, r3, r2
 800895a:	095b      	lsrs	r3, r3, #5
 800895c:	011c      	lsls	r4, r3, #4
 800895e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008962:	2200      	movs	r2, #0
 8008964:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008968:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800896c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008970:	4642      	mov	r2, r8
 8008972:	464b      	mov	r3, r9
 8008974:	1891      	adds	r1, r2, r2
 8008976:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008978:	415b      	adcs	r3, r3
 800897a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800897c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008980:	4641      	mov	r1, r8
 8008982:	eb12 0a01 	adds.w	sl, r2, r1
 8008986:	4649      	mov	r1, r9
 8008988:	eb43 0b01 	adc.w	fp, r3, r1
 800898c:	f04f 0200 	mov.w	r2, #0
 8008990:	f04f 0300 	mov.w	r3, #0
 8008994:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008998:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800899c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089a0:	4692      	mov	sl, r2
 80089a2:	469b      	mov	fp, r3
 80089a4:	4643      	mov	r3, r8
 80089a6:	eb1a 0303 	adds.w	r3, sl, r3
 80089aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80089ae:	464b      	mov	r3, r9
 80089b0:	eb4b 0303 	adc.w	r3, fp, r3
 80089b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80089b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80089c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80089c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80089cc:	460b      	mov	r3, r1
 80089ce:	18db      	adds	r3, r3, r3
 80089d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80089d2:	4613      	mov	r3, r2
 80089d4:	eb42 0303 	adc.w	r3, r2, r3
 80089d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80089da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80089de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80089e2:	f7f7 fc75 	bl	80002d0 <__aeabi_uldivmod>
 80089e6:	4602      	mov	r2, r0
 80089e8:	460b      	mov	r3, r1
 80089ea:	4611      	mov	r1, r2
 80089ec:	4b3d      	ldr	r3, [pc, #244]	@ (8008ae4 <UART_SetConfig+0x2f4>)
 80089ee:	fba3 2301 	umull	r2, r3, r3, r1
 80089f2:	095b      	lsrs	r3, r3, #5
 80089f4:	2264      	movs	r2, #100	@ 0x64
 80089f6:	fb02 f303 	mul.w	r3, r2, r3
 80089fa:	1acb      	subs	r3, r1, r3
 80089fc:	00db      	lsls	r3, r3, #3
 80089fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008a02:	4b38      	ldr	r3, [pc, #224]	@ (8008ae4 <UART_SetConfig+0x2f4>)
 8008a04:	fba3 2302 	umull	r2, r3, r3, r2
 8008a08:	095b      	lsrs	r3, r3, #5
 8008a0a:	005b      	lsls	r3, r3, #1
 8008a0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008a10:	441c      	add	r4, r3
 8008a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a16:	2200      	movs	r2, #0
 8008a18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a1c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008a20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008a24:	4642      	mov	r2, r8
 8008a26:	464b      	mov	r3, r9
 8008a28:	1891      	adds	r1, r2, r2
 8008a2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008a2c:	415b      	adcs	r3, r3
 8008a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008a34:	4641      	mov	r1, r8
 8008a36:	1851      	adds	r1, r2, r1
 8008a38:	6339      	str	r1, [r7, #48]	@ 0x30
 8008a3a:	4649      	mov	r1, r9
 8008a3c:	414b      	adcs	r3, r1
 8008a3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a40:	f04f 0200 	mov.w	r2, #0
 8008a44:	f04f 0300 	mov.w	r3, #0
 8008a48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008a4c:	4659      	mov	r1, fp
 8008a4e:	00cb      	lsls	r3, r1, #3
 8008a50:	4651      	mov	r1, sl
 8008a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a56:	4651      	mov	r1, sl
 8008a58:	00ca      	lsls	r2, r1, #3
 8008a5a:	4610      	mov	r0, r2
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	4603      	mov	r3, r0
 8008a60:	4642      	mov	r2, r8
 8008a62:	189b      	adds	r3, r3, r2
 8008a64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a68:	464b      	mov	r3, r9
 8008a6a:	460a      	mov	r2, r1
 8008a6c:	eb42 0303 	adc.w	r3, r2, r3
 8008a70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008a80:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008a84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008a88:	460b      	mov	r3, r1
 8008a8a:	18db      	adds	r3, r3, r3
 8008a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a8e:	4613      	mov	r3, r2
 8008a90:	eb42 0303 	adc.w	r3, r2, r3
 8008a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008a9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008a9e:	f7f7 fc17 	bl	80002d0 <__aeabi_uldivmod>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8008ae4 <UART_SetConfig+0x2f4>)
 8008aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8008aac:	095b      	lsrs	r3, r3, #5
 8008aae:	2164      	movs	r1, #100	@ 0x64
 8008ab0:	fb01 f303 	mul.w	r3, r1, r3
 8008ab4:	1ad3      	subs	r3, r2, r3
 8008ab6:	00db      	lsls	r3, r3, #3
 8008ab8:	3332      	adds	r3, #50	@ 0x32
 8008aba:	4a0a      	ldr	r2, [pc, #40]	@ (8008ae4 <UART_SetConfig+0x2f4>)
 8008abc:	fba2 2303 	umull	r2, r3, r2, r3
 8008ac0:	095b      	lsrs	r3, r3, #5
 8008ac2:	f003 0207 	and.w	r2, r3, #7
 8008ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4422      	add	r2, r4
 8008ace:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008ad0:	e10a      	b.n	8008ce8 <UART_SetConfig+0x4f8>
 8008ad2:	bf00      	nop
 8008ad4:	40011000 	.word	0x40011000
 8008ad8:	40011400 	.word	0x40011400
 8008adc:	40011800 	.word	0x40011800
 8008ae0:	40011c00 	.word	0x40011c00
 8008ae4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ae8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008aec:	2200      	movs	r2, #0
 8008aee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008af2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008af6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008afa:	4642      	mov	r2, r8
 8008afc:	464b      	mov	r3, r9
 8008afe:	1891      	adds	r1, r2, r2
 8008b00:	6239      	str	r1, [r7, #32]
 8008b02:	415b      	adcs	r3, r3
 8008b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b0a:	4641      	mov	r1, r8
 8008b0c:	1854      	adds	r4, r2, r1
 8008b0e:	4649      	mov	r1, r9
 8008b10:	eb43 0501 	adc.w	r5, r3, r1
 8008b14:	f04f 0200 	mov.w	r2, #0
 8008b18:	f04f 0300 	mov.w	r3, #0
 8008b1c:	00eb      	lsls	r3, r5, #3
 8008b1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b22:	00e2      	lsls	r2, r4, #3
 8008b24:	4614      	mov	r4, r2
 8008b26:	461d      	mov	r5, r3
 8008b28:	4643      	mov	r3, r8
 8008b2a:	18e3      	adds	r3, r4, r3
 8008b2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008b30:	464b      	mov	r3, r9
 8008b32:	eb45 0303 	adc.w	r3, r5, r3
 8008b36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008b46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008b4a:	f04f 0200 	mov.w	r2, #0
 8008b4e:	f04f 0300 	mov.w	r3, #0
 8008b52:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008b56:	4629      	mov	r1, r5
 8008b58:	008b      	lsls	r3, r1, #2
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b60:	4621      	mov	r1, r4
 8008b62:	008a      	lsls	r2, r1, #2
 8008b64:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008b68:	f7f7 fbb2 	bl	80002d0 <__aeabi_uldivmod>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	460b      	mov	r3, r1
 8008b70:	4b60      	ldr	r3, [pc, #384]	@ (8008cf4 <UART_SetConfig+0x504>)
 8008b72:	fba3 2302 	umull	r2, r3, r3, r2
 8008b76:	095b      	lsrs	r3, r3, #5
 8008b78:	011c      	lsls	r4, r3, #4
 8008b7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008b84:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008b88:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008b8c:	4642      	mov	r2, r8
 8008b8e:	464b      	mov	r3, r9
 8008b90:	1891      	adds	r1, r2, r2
 8008b92:	61b9      	str	r1, [r7, #24]
 8008b94:	415b      	adcs	r3, r3
 8008b96:	61fb      	str	r3, [r7, #28]
 8008b98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008b9c:	4641      	mov	r1, r8
 8008b9e:	1851      	adds	r1, r2, r1
 8008ba0:	6139      	str	r1, [r7, #16]
 8008ba2:	4649      	mov	r1, r9
 8008ba4:	414b      	adcs	r3, r1
 8008ba6:	617b      	str	r3, [r7, #20]
 8008ba8:	f04f 0200 	mov.w	r2, #0
 8008bac:	f04f 0300 	mov.w	r3, #0
 8008bb0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008bb4:	4659      	mov	r1, fp
 8008bb6:	00cb      	lsls	r3, r1, #3
 8008bb8:	4651      	mov	r1, sl
 8008bba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008bbe:	4651      	mov	r1, sl
 8008bc0:	00ca      	lsls	r2, r1, #3
 8008bc2:	4610      	mov	r0, r2
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	4642      	mov	r2, r8
 8008bca:	189b      	adds	r3, r3, r2
 8008bcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008bd0:	464b      	mov	r3, r9
 8008bd2:	460a      	mov	r2, r1
 8008bd4:	eb42 0303 	adc.w	r3, r2, r3
 8008bd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008be6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008be8:	f04f 0200 	mov.w	r2, #0
 8008bec:	f04f 0300 	mov.w	r3, #0
 8008bf0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008bf4:	4649      	mov	r1, r9
 8008bf6:	008b      	lsls	r3, r1, #2
 8008bf8:	4641      	mov	r1, r8
 8008bfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008bfe:	4641      	mov	r1, r8
 8008c00:	008a      	lsls	r2, r1, #2
 8008c02:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008c06:	f7f7 fb63 	bl	80002d0 <__aeabi_uldivmod>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	4611      	mov	r1, r2
 8008c10:	4b38      	ldr	r3, [pc, #224]	@ (8008cf4 <UART_SetConfig+0x504>)
 8008c12:	fba3 2301 	umull	r2, r3, r3, r1
 8008c16:	095b      	lsrs	r3, r3, #5
 8008c18:	2264      	movs	r2, #100	@ 0x64
 8008c1a:	fb02 f303 	mul.w	r3, r2, r3
 8008c1e:	1acb      	subs	r3, r1, r3
 8008c20:	011b      	lsls	r3, r3, #4
 8008c22:	3332      	adds	r3, #50	@ 0x32
 8008c24:	4a33      	ldr	r2, [pc, #204]	@ (8008cf4 <UART_SetConfig+0x504>)
 8008c26:	fba2 2303 	umull	r2, r3, r2, r3
 8008c2a:	095b      	lsrs	r3, r3, #5
 8008c2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c30:	441c      	add	r4, r3
 8008c32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c36:	2200      	movs	r2, #0
 8008c38:	673b      	str	r3, [r7, #112]	@ 0x70
 8008c3a:	677a      	str	r2, [r7, #116]	@ 0x74
 8008c3c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008c40:	4642      	mov	r2, r8
 8008c42:	464b      	mov	r3, r9
 8008c44:	1891      	adds	r1, r2, r2
 8008c46:	60b9      	str	r1, [r7, #8]
 8008c48:	415b      	adcs	r3, r3
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c50:	4641      	mov	r1, r8
 8008c52:	1851      	adds	r1, r2, r1
 8008c54:	6039      	str	r1, [r7, #0]
 8008c56:	4649      	mov	r1, r9
 8008c58:	414b      	adcs	r3, r1
 8008c5a:	607b      	str	r3, [r7, #4]
 8008c5c:	f04f 0200 	mov.w	r2, #0
 8008c60:	f04f 0300 	mov.w	r3, #0
 8008c64:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008c68:	4659      	mov	r1, fp
 8008c6a:	00cb      	lsls	r3, r1, #3
 8008c6c:	4651      	mov	r1, sl
 8008c6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c72:	4651      	mov	r1, sl
 8008c74:	00ca      	lsls	r2, r1, #3
 8008c76:	4610      	mov	r0, r2
 8008c78:	4619      	mov	r1, r3
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	4642      	mov	r2, r8
 8008c7e:	189b      	adds	r3, r3, r2
 8008c80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c82:	464b      	mov	r3, r9
 8008c84:	460a      	mov	r2, r1
 8008c86:	eb42 0303 	adc.w	r3, r2, r3
 8008c8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	663b      	str	r3, [r7, #96]	@ 0x60
 8008c96:	667a      	str	r2, [r7, #100]	@ 0x64
 8008c98:	f04f 0200 	mov.w	r2, #0
 8008c9c:	f04f 0300 	mov.w	r3, #0
 8008ca0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008ca4:	4649      	mov	r1, r9
 8008ca6:	008b      	lsls	r3, r1, #2
 8008ca8:	4641      	mov	r1, r8
 8008caa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008cae:	4641      	mov	r1, r8
 8008cb0:	008a      	lsls	r2, r1, #2
 8008cb2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008cb6:	f7f7 fb0b 	bl	80002d0 <__aeabi_uldivmod>
 8008cba:	4602      	mov	r2, r0
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8008cf4 <UART_SetConfig+0x504>)
 8008cc0:	fba3 1302 	umull	r1, r3, r3, r2
 8008cc4:	095b      	lsrs	r3, r3, #5
 8008cc6:	2164      	movs	r1, #100	@ 0x64
 8008cc8:	fb01 f303 	mul.w	r3, r1, r3
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	3332      	adds	r3, #50	@ 0x32
 8008cd2:	4a08      	ldr	r2, [pc, #32]	@ (8008cf4 <UART_SetConfig+0x504>)
 8008cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd8:	095b      	lsrs	r3, r3, #5
 8008cda:	f003 020f 	and.w	r2, r3, #15
 8008cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4422      	add	r2, r4
 8008ce6:	609a      	str	r2, [r3, #8]
}
 8008ce8:	bf00      	nop
 8008cea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008cf4:	51eb851f 	.word	0x51eb851f

08008cf8 <__NVIC_SetPriority>:
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	4603      	mov	r3, r0
 8008d00:	6039      	str	r1, [r7, #0]
 8008d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	db0a      	blt.n	8008d22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	b2da      	uxtb	r2, r3
 8008d10:	490c      	ldr	r1, [pc, #48]	@ (8008d44 <__NVIC_SetPriority+0x4c>)
 8008d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d16:	0112      	lsls	r2, r2, #4
 8008d18:	b2d2      	uxtb	r2, r2
 8008d1a:	440b      	add	r3, r1
 8008d1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008d20:	e00a      	b.n	8008d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	b2da      	uxtb	r2, r3
 8008d26:	4908      	ldr	r1, [pc, #32]	@ (8008d48 <__NVIC_SetPriority+0x50>)
 8008d28:	79fb      	ldrb	r3, [r7, #7]
 8008d2a:	f003 030f 	and.w	r3, r3, #15
 8008d2e:	3b04      	subs	r3, #4
 8008d30:	0112      	lsls	r2, r2, #4
 8008d32:	b2d2      	uxtb	r2, r2
 8008d34:	440b      	add	r3, r1
 8008d36:	761a      	strb	r2, [r3, #24]
}
 8008d38:	bf00      	nop
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr
 8008d44:	e000e100 	.word	0xe000e100
 8008d48:	e000ed00 	.word	0xe000ed00

08008d4c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008d50:	2100      	movs	r1, #0
 8008d52:	f06f 0004 	mvn.w	r0, #4
 8008d56:	f7ff ffcf 	bl	8008cf8 <__NVIC_SetPriority>
#endif
}
 8008d5a:	bf00      	nop
 8008d5c:	bd80      	pop	{r7, pc}
	...

08008d60 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d66:	f3ef 8305 	mrs	r3, IPSR
 8008d6a:	603b      	str	r3, [r7, #0]
  return(result);
 8008d6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d003      	beq.n	8008d7a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008d72:	f06f 0305 	mvn.w	r3, #5
 8008d76:	607b      	str	r3, [r7, #4]
 8008d78:	e00c      	b.n	8008d94 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8008da4 <osKernelInitialize+0x44>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d105      	bne.n	8008d8e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008d82:	4b08      	ldr	r3, [pc, #32]	@ (8008da4 <osKernelInitialize+0x44>)
 8008d84:	2201      	movs	r2, #1
 8008d86:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	607b      	str	r3, [r7, #4]
 8008d8c:	e002      	b.n	8008d94 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8008d92:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008d94:	687b      	ldr	r3, [r7, #4]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	370c      	adds	r7, #12
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	200005ac 	.word	0x200005ac

08008da8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b082      	sub	sp, #8
 8008dac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008dae:	f3ef 8305 	mrs	r3, IPSR
 8008db2:	603b      	str	r3, [r7, #0]
  return(result);
 8008db4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d003      	beq.n	8008dc2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008dba:	f06f 0305 	mvn.w	r3, #5
 8008dbe:	607b      	str	r3, [r7, #4]
 8008dc0:	e010      	b.n	8008de4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8008df0 <osKernelStart+0x48>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	d109      	bne.n	8008dde <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008dca:	f7ff ffbf 	bl	8008d4c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008dce:	4b08      	ldr	r3, [pc, #32]	@ (8008df0 <osKernelStart+0x48>)
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008dd4:	f001 f9fa 	bl	800a1cc <vTaskStartScheduler>
      stat = osOK;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	607b      	str	r3, [r7, #4]
 8008ddc:	e002      	b.n	8008de4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008dde:	f04f 33ff 	mov.w	r3, #4294967295
 8008de2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008de4:	687b      	ldr	r3, [r7, #4]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	200005ac 	.word	0x200005ac

08008df4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b08e      	sub	sp, #56	@ 0x38
 8008df8:	af04      	add	r7, sp, #16
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008e00:	2300      	movs	r3, #0
 8008e02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e04:	f3ef 8305 	mrs	r3, IPSR
 8008e08:	617b      	str	r3, [r7, #20]
  return(result);
 8008e0a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d17e      	bne.n	8008f0e <osThreadNew+0x11a>
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d07b      	beq.n	8008f0e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008e16:	2380      	movs	r3, #128	@ 0x80
 8008e18:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008e1a:	2318      	movs	r3, #24
 8008e1c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008e22:	f04f 33ff 	mov.w	r3, #4294967295
 8008e26:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d045      	beq.n	8008eba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d002      	beq.n	8008e3c <osThreadNew+0x48>
        name = attr->name;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	699b      	ldr	r3, [r3, #24]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d002      	beq.n	8008e4a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	699b      	ldr	r3, [r3, #24]
 8008e48:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d008      	beq.n	8008e62 <osThreadNew+0x6e>
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	2b38      	cmp	r3, #56	@ 0x38
 8008e54:	d805      	bhi.n	8008e62 <osThreadNew+0x6e>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	f003 0301 	and.w	r3, r3, #1
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d001      	beq.n	8008e66 <osThreadNew+0x72>
        return (NULL);
 8008e62:	2300      	movs	r3, #0
 8008e64:	e054      	b.n	8008f10 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	695b      	ldr	r3, [r3, #20]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d003      	beq.n	8008e76 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	695b      	ldr	r3, [r3, #20]
 8008e72:	089b      	lsrs	r3, r3, #2
 8008e74:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	689b      	ldr	r3, [r3, #8]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00e      	beq.n	8008e9c <osThreadNew+0xa8>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	2b5b      	cmp	r3, #91	@ 0x5b
 8008e84:	d90a      	bls.n	8008e9c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d006      	beq.n	8008e9c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d002      	beq.n	8008e9c <osThreadNew+0xa8>
        mem = 1;
 8008e96:	2301      	movs	r3, #1
 8008e98:	61bb      	str	r3, [r7, #24]
 8008e9a:	e010      	b.n	8008ebe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d10c      	bne.n	8008ebe <osThreadNew+0xca>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d108      	bne.n	8008ebe <osThreadNew+0xca>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	691b      	ldr	r3, [r3, #16]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d104      	bne.n	8008ebe <osThreadNew+0xca>
          mem = 0;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	61bb      	str	r3, [r7, #24]
 8008eb8:	e001      	b.n	8008ebe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008ebe:	69bb      	ldr	r3, [r7, #24]
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d110      	bne.n	8008ee6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008ec8:	687a      	ldr	r2, [r7, #4]
 8008eca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ecc:	9202      	str	r2, [sp, #8]
 8008ece:	9301      	str	r3, [sp, #4]
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	9300      	str	r3, [sp, #0]
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	6a3a      	ldr	r2, [r7, #32]
 8008ed8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f000 ff9a 	bl	8009e14 <xTaskCreateStatic>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	613b      	str	r3, [r7, #16]
 8008ee4:	e013      	b.n	8008f0e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008ee6:	69bb      	ldr	r3, [r7, #24]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d110      	bne.n	8008f0e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008eec:	6a3b      	ldr	r3, [r7, #32]
 8008eee:	b29a      	uxth	r2, r3
 8008ef0:	f107 0310 	add.w	r3, r7, #16
 8008ef4:	9301      	str	r3, [sp, #4]
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	9300      	str	r3, [sp, #0]
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008efe:	68f8      	ldr	r0, [r7, #12]
 8008f00:	f000 ffe8 	bl	8009ed4 <xTaskCreate>
 8008f04:	4603      	mov	r3, r0
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d001      	beq.n	8008f0e <osThreadNew+0x11a>
            hTask = NULL;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008f0e:	693b      	ldr	r3, [r7, #16]
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3728      	adds	r7, #40	@ 0x28
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f20:	f3ef 8305 	mrs	r3, IPSR
 8008f24:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f26:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d003      	beq.n	8008f34 <osDelay+0x1c>
    stat = osErrorISR;
 8008f2c:	f06f 0305 	mvn.w	r3, #5
 8008f30:	60fb      	str	r3, [r7, #12]
 8008f32:	e007      	b.n	8008f44 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008f34:	2300      	movs	r3, #0
 8008f36:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d002      	beq.n	8008f44 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f001 f90e 	bl	800a160 <vTaskDelay>
    }
  }

  return (stat);
 8008f44:	68fb      	ldr	r3, [r7, #12]
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3710      	adds	r7, #16
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}

08008f4e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008f4e:	b580      	push	{r7, lr}
 8008f50:	b088      	sub	sp, #32
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8008f56:	2300      	movs	r3, #0
 8008f58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f5a:	f3ef 8305 	mrs	r3, IPSR
 8008f5e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f60:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d174      	bne.n	8009050 <osMutexNew+0x102>
    if (attr != NULL) {
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d003      	beq.n	8008f74 <osMutexNew+0x26>
      type = attr->attr_bits;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	61bb      	str	r3, [r7, #24]
 8008f72:	e001      	b.n	8008f78 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8008f74:	2300      	movs	r3, #0
 8008f76:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	f003 0301 	and.w	r3, r3, #1
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d002      	beq.n	8008f88 <osMutexNew+0x3a>
      rmtx = 1U;
 8008f82:	2301      	movs	r3, #1
 8008f84:	617b      	str	r3, [r7, #20]
 8008f86:	e001      	b.n	8008f8c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	f003 0308 	and.w	r3, r3, #8
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d15c      	bne.n	8009050 <osMutexNew+0x102>
      mem = -1;
 8008f96:	f04f 33ff 	mov.w	r3, #4294967295
 8008f9a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d015      	beq.n	8008fce <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d006      	beq.n	8008fb8 <osMutexNew+0x6a>
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	2b4f      	cmp	r3, #79	@ 0x4f
 8008fb0:	d902      	bls.n	8008fb8 <osMutexNew+0x6a>
          mem = 1;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	613b      	str	r3, [r7, #16]
 8008fb6:	e00c      	b.n	8008fd2 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d108      	bne.n	8008fd2 <osMutexNew+0x84>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d104      	bne.n	8008fd2 <osMutexNew+0x84>
            mem = 0;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	613b      	str	r3, [r7, #16]
 8008fcc:	e001      	b.n	8008fd2 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d112      	bne.n	8008ffe <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d007      	beq.n	8008fee <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	689b      	ldr	r3, [r3, #8]
 8008fe2:	4619      	mov	r1, r3
 8008fe4:	2004      	movs	r0, #4
 8008fe6:	f000 fb0a 	bl	80095fe <xQueueCreateMutexStatic>
 8008fea:	61f8      	str	r0, [r7, #28]
 8008fec:	e016      	b.n	800901c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	2001      	movs	r0, #1
 8008ff6:	f000 fb02 	bl	80095fe <xQueueCreateMutexStatic>
 8008ffa:	61f8      	str	r0, [r7, #28]
 8008ffc:	e00e      	b.n	800901c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d10b      	bne.n	800901c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d004      	beq.n	8009014 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800900a:	2004      	movs	r0, #4
 800900c:	f000 fadf 	bl	80095ce <xQueueCreateMutex>
 8009010:	61f8      	str	r0, [r7, #28]
 8009012:	e003      	b.n	800901c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8009014:	2001      	movs	r0, #1
 8009016:	f000 fada 	bl	80095ce <xQueueCreateMutex>
 800901a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800901c:	69fb      	ldr	r3, [r7, #28]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00c      	beq.n	800903c <osMutexNew+0xee>
        if (attr != NULL) {
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d003      	beq.n	8009030 <osMutexNew+0xe2>
          name = attr->name;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	60fb      	str	r3, [r7, #12]
 800902e:	e001      	b.n	8009034 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8009030:	2300      	movs	r3, #0
 8009032:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8009034:	68f9      	ldr	r1, [r7, #12]
 8009036:	69f8      	ldr	r0, [r7, #28]
 8009038:	f000 fe8e 	bl	8009d58 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d006      	beq.n	8009050 <osMutexNew+0x102>
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d003      	beq.n	8009050 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	f043 0301 	orr.w	r3, r3, #1
 800904e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8009050:	69fb      	ldr	r3, [r7, #28]
}
 8009052:	4618      	mov	r0, r3
 8009054:	3720      	adds	r7, #32
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}

0800905a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800905a:	b580      	push	{r7, lr}
 800905c:	b08a      	sub	sp, #40	@ 0x28
 800905e:	af02      	add	r7, sp, #8
 8009060:	60f8      	str	r0, [r7, #12]
 8009062:	60b9      	str	r1, [r7, #8]
 8009064:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009066:	2300      	movs	r3, #0
 8009068:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800906a:	f3ef 8305 	mrs	r3, IPSR
 800906e:	613b      	str	r3, [r7, #16]
  return(result);
 8009070:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009072:	2b00      	cmp	r3, #0
 8009074:	d15f      	bne.n	8009136 <osMessageQueueNew+0xdc>
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d05c      	beq.n	8009136 <osMessageQueueNew+0xdc>
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d059      	beq.n	8009136 <osMessageQueueNew+0xdc>
    mem = -1;
 8009082:	f04f 33ff 	mov.w	r3, #4294967295
 8009086:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d029      	beq.n	80090e2 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	689b      	ldr	r3, [r3, #8]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d012      	beq.n	80090bc <osMessageQueueNew+0x62>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	2b4f      	cmp	r3, #79	@ 0x4f
 800909c:	d90e      	bls.n	80090bc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00a      	beq.n	80090bc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	695a      	ldr	r2, [r3, #20]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	68b9      	ldr	r1, [r7, #8]
 80090ae:	fb01 f303 	mul.w	r3, r1, r3
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d302      	bcc.n	80090bc <osMessageQueueNew+0x62>
        mem = 1;
 80090b6:	2301      	movs	r3, #1
 80090b8:	61bb      	str	r3, [r7, #24]
 80090ba:	e014      	b.n	80090e6 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d110      	bne.n	80090e6 <osMessageQueueNew+0x8c>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	68db      	ldr	r3, [r3, #12]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10c      	bne.n	80090e6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d108      	bne.n	80090e6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	695b      	ldr	r3, [r3, #20]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d104      	bne.n	80090e6 <osMessageQueueNew+0x8c>
          mem = 0;
 80090dc:	2300      	movs	r3, #0
 80090de:	61bb      	str	r3, [r7, #24]
 80090e0:	e001      	b.n	80090e6 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80090e2:	2300      	movs	r3, #0
 80090e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d10b      	bne.n	8009104 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	691a      	ldr	r2, [r3, #16]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	2100      	movs	r1, #0
 80090f6:	9100      	str	r1, [sp, #0]
 80090f8:	68b9      	ldr	r1, [r7, #8]
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	f000 f972 	bl	80093e4 <xQueueGenericCreateStatic>
 8009100:	61f8      	str	r0, [r7, #28]
 8009102:	e008      	b.n	8009116 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009104:	69bb      	ldr	r3, [r7, #24]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d105      	bne.n	8009116 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800910a:	2200      	movs	r2, #0
 800910c:	68b9      	ldr	r1, [r7, #8]
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f000 f9e5 	bl	80094de <xQueueGenericCreate>
 8009114:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00c      	beq.n	8009136 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d003      	beq.n	800912a <osMessageQueueNew+0xd0>
        name = attr->name;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	617b      	str	r3, [r7, #20]
 8009128:	e001      	b.n	800912e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800912a:	2300      	movs	r3, #0
 800912c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800912e:	6979      	ldr	r1, [r7, #20]
 8009130:	69f8      	ldr	r0, [r7, #28]
 8009132:	f000 fe11 	bl	8009d58 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009136:	69fb      	ldr	r3, [r7, #28]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3720      	adds	r7, #32
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	60f8      	str	r0, [r7, #12]
 8009148:	60b9      	str	r1, [r7, #8]
 800914a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	4a07      	ldr	r2, [pc, #28]	@ (800916c <vApplicationGetIdleTaskMemory+0x2c>)
 8009150:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	4a06      	ldr	r2, [pc, #24]	@ (8009170 <vApplicationGetIdleTaskMemory+0x30>)
 8009156:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2280      	movs	r2, #128	@ 0x80
 800915c:	601a      	str	r2, [r3, #0]
}
 800915e:	bf00      	nop
 8009160:	3714      	adds	r7, #20
 8009162:	46bd      	mov	sp, r7
 8009164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009168:	4770      	bx	lr
 800916a:	bf00      	nop
 800916c:	200005b0 	.word	0x200005b0
 8009170:	2000060c 	.word	0x2000060c

08009174 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009174:	b480      	push	{r7}
 8009176:	b085      	sub	sp, #20
 8009178:	af00      	add	r7, sp, #0
 800917a:	60f8      	str	r0, [r7, #12]
 800917c:	60b9      	str	r1, [r7, #8]
 800917e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	4a07      	ldr	r2, [pc, #28]	@ (80091a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8009184:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	4a06      	ldr	r2, [pc, #24]	@ (80091a4 <vApplicationGetTimerTaskMemory+0x30>)
 800918a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009192:	601a      	str	r2, [r3, #0]
}
 8009194:	bf00      	nop
 8009196:	3714      	adds	r7, #20
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr
 80091a0:	2000080c 	.word	0x2000080c
 80091a4:	20000868 	.word	0x20000868

080091a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80091a8:	b480      	push	{r7}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f103 0208 	add.w	r2, r3, #8
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f04f 32ff 	mov.w	r2, #4294967295
 80091c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f103 0208 	add.w	r2, r3, #8
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f103 0208 	add.w	r2, r3, #8
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80091dc:	bf00      	nop
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr

080091e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2200      	movs	r2, #0
 80091f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80091f6:	bf00      	nop
 80091f8:	370c      	adds	r7, #12
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr

08009202 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009202:	b480      	push	{r7}
 8009204:	b085      	sub	sp, #20
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
 800920a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	689a      	ldr	r2, [r3, #8]
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	683a      	ldr	r2, [r7, #0]
 8009226:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	683a      	ldr	r2, [r7, #0]
 800922c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	1c5a      	adds	r2, r3, #1
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	601a      	str	r2, [r3, #0]
}
 800923e:	bf00      	nop
 8009240:	3714      	adds	r7, #20
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr

0800924a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800924a:	b480      	push	{r7}
 800924c:	b085      	sub	sp, #20
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
 8009252:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009260:	d103      	bne.n	800926a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	691b      	ldr	r3, [r3, #16]
 8009266:	60fb      	str	r3, [r7, #12]
 8009268:	e00c      	b.n	8009284 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	3308      	adds	r3, #8
 800926e:	60fb      	str	r3, [r7, #12]
 8009270:	e002      	b.n	8009278 <vListInsert+0x2e>
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	60fb      	str	r3, [r7, #12]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68ba      	ldr	r2, [r7, #8]
 8009280:	429a      	cmp	r2, r3
 8009282:	d2f6      	bcs.n	8009272 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	685a      	ldr	r2, [r3, #4]
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	683a      	ldr	r2, [r7, #0]
 8009292:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	683a      	ldr	r2, [r7, #0]
 800929e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	1c5a      	adds	r2, r3, #1
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	601a      	str	r2, [r3, #0]
}
 80092b0:	bf00      	nop
 80092b2:	3714      	adds	r7, #20
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80092bc:	b480      	push	{r7}
 80092be:	b085      	sub	sp, #20
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	691b      	ldr	r3, [r3, #16]
 80092c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	687a      	ldr	r2, [r7, #4]
 80092d0:	6892      	ldr	r2, [r2, #8]
 80092d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	689b      	ldr	r3, [r3, #8]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	6852      	ldr	r2, [r2, #4]
 80092dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d103      	bne.n	80092f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	689a      	ldr	r2, [r3, #8]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	1e5a      	subs	r2, r3, #1
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
}
 8009304:	4618      	mov	r0, r3
 8009306:	3714      	adds	r7, #20
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr

08009310 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d10b      	bne.n	800933c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009328:	f383 8811 	msr	BASEPRI, r3
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009336:	bf00      	nop
 8009338:	bf00      	nop
 800933a:	e7fd      	b.n	8009338 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800933c:	f002 f904 	bl	800b548 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681a      	ldr	r2, [r3, #0]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009348:	68f9      	ldr	r1, [r7, #12]
 800934a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800934c:	fb01 f303 	mul.w	r3, r1, r3
 8009350:	441a      	add	r2, r3
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2200      	movs	r2, #0
 800935a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681a      	ldr	r2, [r3, #0]
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800936c:	3b01      	subs	r3, #1
 800936e:	68f9      	ldr	r1, [r7, #12]
 8009370:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009372:	fb01 f303 	mul.w	r3, r1, r3
 8009376:	441a      	add	r2, r3
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	22ff      	movs	r2, #255	@ 0xff
 8009380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	22ff      	movs	r2, #255	@ 0xff
 8009388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d114      	bne.n	80093bc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	691b      	ldr	r3, [r3, #16]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d01a      	beq.n	80093d0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	3310      	adds	r3, #16
 800939e:	4618      	mov	r0, r3
 80093a0:	f001 f9a2 	bl	800a6e8 <xTaskRemoveFromEventList>
 80093a4:	4603      	mov	r3, r0
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d012      	beq.n	80093d0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80093aa:	4b0d      	ldr	r3, [pc, #52]	@ (80093e0 <xQueueGenericReset+0xd0>)
 80093ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093b0:	601a      	str	r2, [r3, #0]
 80093b2:	f3bf 8f4f 	dsb	sy
 80093b6:	f3bf 8f6f 	isb	sy
 80093ba:	e009      	b.n	80093d0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	3310      	adds	r3, #16
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7ff fef1 	bl	80091a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	3324      	adds	r3, #36	@ 0x24
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7ff feec 	bl	80091a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80093d0:	f002 f8ec 	bl	800b5ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80093d4:	2301      	movs	r3, #1
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3710      	adds	r7, #16
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
 80093de:	bf00      	nop
 80093e0:	e000ed04 	.word	0xe000ed04

080093e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b08e      	sub	sp, #56	@ 0x38
 80093e8:	af02      	add	r7, sp, #8
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	60b9      	str	r1, [r7, #8]
 80093ee:	607a      	str	r2, [r7, #4]
 80093f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d10b      	bne.n	8009410 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80093f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093fc:	f383 8811 	msr	BASEPRI, r3
 8009400:	f3bf 8f6f 	isb	sy
 8009404:	f3bf 8f4f 	dsb	sy
 8009408:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800940a:	bf00      	nop
 800940c:	bf00      	nop
 800940e:	e7fd      	b.n	800940c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d10b      	bne.n	800942e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800941a:	f383 8811 	msr	BASEPRI, r3
 800941e:	f3bf 8f6f 	isb	sy
 8009422:	f3bf 8f4f 	dsb	sy
 8009426:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009428:	bf00      	nop
 800942a:	bf00      	nop
 800942c:	e7fd      	b.n	800942a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d002      	beq.n	800943a <xQueueGenericCreateStatic+0x56>
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d001      	beq.n	800943e <xQueueGenericCreateStatic+0x5a>
 800943a:	2301      	movs	r3, #1
 800943c:	e000      	b.n	8009440 <xQueueGenericCreateStatic+0x5c>
 800943e:	2300      	movs	r3, #0
 8009440:	2b00      	cmp	r3, #0
 8009442:	d10b      	bne.n	800945c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009448:	f383 8811 	msr	BASEPRI, r3
 800944c:	f3bf 8f6f 	isb	sy
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	623b      	str	r3, [r7, #32]
}
 8009456:	bf00      	nop
 8009458:	bf00      	nop
 800945a:	e7fd      	b.n	8009458 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d102      	bne.n	8009468 <xQueueGenericCreateStatic+0x84>
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d101      	bne.n	800946c <xQueueGenericCreateStatic+0x88>
 8009468:	2301      	movs	r3, #1
 800946a:	e000      	b.n	800946e <xQueueGenericCreateStatic+0x8a>
 800946c:	2300      	movs	r3, #0
 800946e:	2b00      	cmp	r3, #0
 8009470:	d10b      	bne.n	800948a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009476:	f383 8811 	msr	BASEPRI, r3
 800947a:	f3bf 8f6f 	isb	sy
 800947e:	f3bf 8f4f 	dsb	sy
 8009482:	61fb      	str	r3, [r7, #28]
}
 8009484:	bf00      	nop
 8009486:	bf00      	nop
 8009488:	e7fd      	b.n	8009486 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800948a:	2350      	movs	r3, #80	@ 0x50
 800948c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	2b50      	cmp	r3, #80	@ 0x50
 8009492:	d00b      	beq.n	80094ac <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009498:	f383 8811 	msr	BASEPRI, r3
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	f3bf 8f4f 	dsb	sy
 80094a4:	61bb      	str	r3, [r7, #24]
}
 80094a6:	bf00      	nop
 80094a8:	bf00      	nop
 80094aa:	e7fd      	b.n	80094a8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80094ac:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80094b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d00d      	beq.n	80094d4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80094b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ba:	2201      	movs	r2, #1
 80094bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80094c0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80094c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c6:	9300      	str	r3, [sp, #0]
 80094c8:	4613      	mov	r3, r2
 80094ca:	687a      	ldr	r2, [r7, #4]
 80094cc:	68b9      	ldr	r1, [r7, #8]
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	f000 f840 	bl	8009554 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80094d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80094d6:	4618      	mov	r0, r3
 80094d8:	3730      	adds	r7, #48	@ 0x30
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b08a      	sub	sp, #40	@ 0x28
 80094e2:	af02      	add	r7, sp, #8
 80094e4:	60f8      	str	r0, [r7, #12]
 80094e6:	60b9      	str	r1, [r7, #8]
 80094e8:	4613      	mov	r3, r2
 80094ea:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d10b      	bne.n	800950a <xQueueGenericCreate+0x2c>
	__asm volatile
 80094f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f6:	f383 8811 	msr	BASEPRI, r3
 80094fa:	f3bf 8f6f 	isb	sy
 80094fe:	f3bf 8f4f 	dsb	sy
 8009502:	613b      	str	r3, [r7, #16]
}
 8009504:	bf00      	nop
 8009506:	bf00      	nop
 8009508:	e7fd      	b.n	8009506 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	68ba      	ldr	r2, [r7, #8]
 800950e:	fb02 f303 	mul.w	r3, r2, r3
 8009512:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	3350      	adds	r3, #80	@ 0x50
 8009518:	4618      	mov	r0, r3
 800951a:	f002 f937 	bl	800b78c <pvPortMalloc>
 800951e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009520:	69bb      	ldr	r3, [r7, #24]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d011      	beq.n	800954a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009526:	69bb      	ldr	r3, [r7, #24]
 8009528:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	3350      	adds	r3, #80	@ 0x50
 800952e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009530:	69bb      	ldr	r3, [r7, #24]
 8009532:	2200      	movs	r2, #0
 8009534:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009538:	79fa      	ldrb	r2, [r7, #7]
 800953a:	69bb      	ldr	r3, [r7, #24]
 800953c:	9300      	str	r3, [sp, #0]
 800953e:	4613      	mov	r3, r2
 8009540:	697a      	ldr	r2, [r7, #20]
 8009542:	68b9      	ldr	r1, [r7, #8]
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f000 f805 	bl	8009554 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800954a:	69bb      	ldr	r3, [r7, #24]
	}
 800954c:	4618      	mov	r0, r3
 800954e:	3720      	adds	r7, #32
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
 8009560:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d103      	bne.n	8009570 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009568:	69bb      	ldr	r3, [r7, #24]
 800956a:	69ba      	ldr	r2, [r7, #24]
 800956c:	601a      	str	r2, [r3, #0]
 800956e:	e002      	b.n	8009576 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800957c:	69bb      	ldr	r3, [r7, #24]
 800957e:	68ba      	ldr	r2, [r7, #8]
 8009580:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009582:	2101      	movs	r1, #1
 8009584:	69b8      	ldr	r0, [r7, #24]
 8009586:	f7ff fec3 	bl	8009310 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800958a:	69bb      	ldr	r3, [r7, #24]
 800958c:	78fa      	ldrb	r2, [r7, #3]
 800958e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009592:	bf00      	nop
 8009594:	3710      	adds	r7, #16
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}

0800959a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800959a:	b580      	push	{r7, lr}
 800959c:	b082      	sub	sp, #8
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00e      	beq.n	80095c6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2200      	movs	r2, #0
 80095b2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80095ba:	2300      	movs	r3, #0
 80095bc:	2200      	movs	r2, #0
 80095be:	2100      	movs	r1, #0
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f000 f837 	bl	8009634 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80095c6:	bf00      	nop
 80095c8:	3708      	adds	r7, #8
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}

080095ce <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80095ce:	b580      	push	{r7, lr}
 80095d0:	b086      	sub	sp, #24
 80095d2:	af00      	add	r7, sp, #0
 80095d4:	4603      	mov	r3, r0
 80095d6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80095d8:	2301      	movs	r3, #1
 80095da:	617b      	str	r3, [r7, #20]
 80095dc:	2300      	movs	r3, #0
 80095de:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80095e0:	79fb      	ldrb	r3, [r7, #7]
 80095e2:	461a      	mov	r2, r3
 80095e4:	6939      	ldr	r1, [r7, #16]
 80095e6:	6978      	ldr	r0, [r7, #20]
 80095e8:	f7ff ff79 	bl	80094de <xQueueGenericCreate>
 80095ec:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f7ff ffd3 	bl	800959a <prvInitialiseMutex>

		return xNewQueue;
 80095f4:	68fb      	ldr	r3, [r7, #12]
	}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3718      	adds	r7, #24
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}

080095fe <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80095fe:	b580      	push	{r7, lr}
 8009600:	b088      	sub	sp, #32
 8009602:	af02      	add	r7, sp, #8
 8009604:	4603      	mov	r3, r0
 8009606:	6039      	str	r1, [r7, #0]
 8009608:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800960a:	2301      	movs	r3, #1
 800960c:	617b      	str	r3, [r7, #20]
 800960e:	2300      	movs	r3, #0
 8009610:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009612:	79fb      	ldrb	r3, [r7, #7]
 8009614:	9300      	str	r3, [sp, #0]
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	2200      	movs	r2, #0
 800961a:	6939      	ldr	r1, [r7, #16]
 800961c:	6978      	ldr	r0, [r7, #20]
 800961e:	f7ff fee1 	bl	80093e4 <xQueueGenericCreateStatic>
 8009622:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009624:	68f8      	ldr	r0, [r7, #12]
 8009626:	f7ff ffb8 	bl	800959a <prvInitialiseMutex>

		return xNewQueue;
 800962a:	68fb      	ldr	r3, [r7, #12]
	}
 800962c:	4618      	mov	r0, r3
 800962e:	3718      	adds	r7, #24
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b08e      	sub	sp, #56	@ 0x38
 8009638:	af00      	add	r7, sp, #0
 800963a:	60f8      	str	r0, [r7, #12]
 800963c:	60b9      	str	r1, [r7, #8]
 800963e:	607a      	str	r2, [r7, #4]
 8009640:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009642:	2300      	movs	r3, #0
 8009644:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800964a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10b      	bne.n	8009668 <xQueueGenericSend+0x34>
	__asm volatile
 8009650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009654:	f383 8811 	msr	BASEPRI, r3
 8009658:	f3bf 8f6f 	isb	sy
 800965c:	f3bf 8f4f 	dsb	sy
 8009660:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009662:	bf00      	nop
 8009664:	bf00      	nop
 8009666:	e7fd      	b.n	8009664 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d103      	bne.n	8009676 <xQueueGenericSend+0x42>
 800966e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009672:	2b00      	cmp	r3, #0
 8009674:	d101      	bne.n	800967a <xQueueGenericSend+0x46>
 8009676:	2301      	movs	r3, #1
 8009678:	e000      	b.n	800967c <xQueueGenericSend+0x48>
 800967a:	2300      	movs	r3, #0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d10b      	bne.n	8009698 <xQueueGenericSend+0x64>
	__asm volatile
 8009680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009684:	f383 8811 	msr	BASEPRI, r3
 8009688:	f3bf 8f6f 	isb	sy
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009692:	bf00      	nop
 8009694:	bf00      	nop
 8009696:	e7fd      	b.n	8009694 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	2b02      	cmp	r3, #2
 800969c:	d103      	bne.n	80096a6 <xQueueGenericSend+0x72>
 800969e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096a2:	2b01      	cmp	r3, #1
 80096a4:	d101      	bne.n	80096aa <xQueueGenericSend+0x76>
 80096a6:	2301      	movs	r3, #1
 80096a8:	e000      	b.n	80096ac <xQueueGenericSend+0x78>
 80096aa:	2300      	movs	r3, #0
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d10b      	bne.n	80096c8 <xQueueGenericSend+0x94>
	__asm volatile
 80096b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b4:	f383 8811 	msr	BASEPRI, r3
 80096b8:	f3bf 8f6f 	isb	sy
 80096bc:	f3bf 8f4f 	dsb	sy
 80096c0:	623b      	str	r3, [r7, #32]
}
 80096c2:	bf00      	nop
 80096c4:	bf00      	nop
 80096c6:	e7fd      	b.n	80096c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096c8:	f001 f9ce 	bl	800aa68 <xTaskGetSchedulerState>
 80096cc:	4603      	mov	r3, r0
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d102      	bne.n	80096d8 <xQueueGenericSend+0xa4>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d101      	bne.n	80096dc <xQueueGenericSend+0xa8>
 80096d8:	2301      	movs	r3, #1
 80096da:	e000      	b.n	80096de <xQueueGenericSend+0xaa>
 80096dc:	2300      	movs	r3, #0
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d10b      	bne.n	80096fa <xQueueGenericSend+0xc6>
	__asm volatile
 80096e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e6:	f383 8811 	msr	BASEPRI, r3
 80096ea:	f3bf 8f6f 	isb	sy
 80096ee:	f3bf 8f4f 	dsb	sy
 80096f2:	61fb      	str	r3, [r7, #28]
}
 80096f4:	bf00      	nop
 80096f6:	bf00      	nop
 80096f8:	e7fd      	b.n	80096f6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80096fa:	f001 ff25 	bl	800b548 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80096fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009700:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009706:	429a      	cmp	r2, r3
 8009708:	d302      	bcc.n	8009710 <xQueueGenericSend+0xdc>
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	2b02      	cmp	r3, #2
 800970e:	d129      	bne.n	8009764 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009710:	683a      	ldr	r2, [r7, #0]
 8009712:	68b9      	ldr	r1, [r7, #8]
 8009714:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009716:	f000 fa0f 	bl	8009b38 <prvCopyDataToQueue>
 800971a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800971c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800971e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009720:	2b00      	cmp	r3, #0
 8009722:	d010      	beq.n	8009746 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009726:	3324      	adds	r3, #36	@ 0x24
 8009728:	4618      	mov	r0, r3
 800972a:	f000 ffdd 	bl	800a6e8 <xTaskRemoveFromEventList>
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d013      	beq.n	800975c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009734:	4b3f      	ldr	r3, [pc, #252]	@ (8009834 <xQueueGenericSend+0x200>)
 8009736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800973a:	601a      	str	r2, [r3, #0]
 800973c:	f3bf 8f4f 	dsb	sy
 8009740:	f3bf 8f6f 	isb	sy
 8009744:	e00a      	b.n	800975c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009748:	2b00      	cmp	r3, #0
 800974a:	d007      	beq.n	800975c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800974c:	4b39      	ldr	r3, [pc, #228]	@ (8009834 <xQueueGenericSend+0x200>)
 800974e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009752:	601a      	str	r2, [r3, #0]
 8009754:	f3bf 8f4f 	dsb	sy
 8009758:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800975c:	f001 ff26 	bl	800b5ac <vPortExitCritical>
				return pdPASS;
 8009760:	2301      	movs	r3, #1
 8009762:	e063      	b.n	800982c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d103      	bne.n	8009772 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800976a:	f001 ff1f 	bl	800b5ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800976e:	2300      	movs	r3, #0
 8009770:	e05c      	b.n	800982c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009774:	2b00      	cmp	r3, #0
 8009776:	d106      	bne.n	8009786 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009778:	f107 0314 	add.w	r3, r7, #20
 800977c:	4618      	mov	r0, r3
 800977e:	f001 f817 	bl	800a7b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009782:	2301      	movs	r3, #1
 8009784:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009786:	f001 ff11 	bl	800b5ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800978a:	f000 fd87 	bl	800a29c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800978e:	f001 fedb 	bl	800b548 <vPortEnterCritical>
 8009792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009794:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009798:	b25b      	sxtb	r3, r3
 800979a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979e:	d103      	bne.n	80097a8 <xQueueGenericSend+0x174>
 80097a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a2:	2200      	movs	r2, #0
 80097a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097ae:	b25b      	sxtb	r3, r3
 80097b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097b4:	d103      	bne.n	80097be <xQueueGenericSend+0x18a>
 80097b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b8:	2200      	movs	r2, #0
 80097ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80097be:	f001 fef5 	bl	800b5ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097c2:	1d3a      	adds	r2, r7, #4
 80097c4:	f107 0314 	add.w	r3, r7, #20
 80097c8:	4611      	mov	r1, r2
 80097ca:	4618      	mov	r0, r3
 80097cc:	f001 f806 	bl	800a7dc <xTaskCheckForTimeOut>
 80097d0:	4603      	mov	r3, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d124      	bne.n	8009820 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80097d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097d8:	f000 faa6 	bl	8009d28 <prvIsQueueFull>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d018      	beq.n	8009814 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80097e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e4:	3310      	adds	r3, #16
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	4611      	mov	r1, r2
 80097ea:	4618      	mov	r0, r3
 80097ec:	f000 ff2a 	bl	800a644 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80097f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097f2:	f000 fa31 	bl	8009c58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80097f6:	f000 fd5f 	bl	800a2b8 <xTaskResumeAll>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f47f af7c 	bne.w	80096fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009802:	4b0c      	ldr	r3, [pc, #48]	@ (8009834 <xQueueGenericSend+0x200>)
 8009804:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009808:	601a      	str	r2, [r3, #0]
 800980a:	f3bf 8f4f 	dsb	sy
 800980e:	f3bf 8f6f 	isb	sy
 8009812:	e772      	b.n	80096fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009814:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009816:	f000 fa1f 	bl	8009c58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800981a:	f000 fd4d 	bl	800a2b8 <xTaskResumeAll>
 800981e:	e76c      	b.n	80096fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009820:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009822:	f000 fa19 	bl	8009c58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009826:	f000 fd47 	bl	800a2b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800982a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800982c:	4618      	mov	r0, r3
 800982e:	3738      	adds	r7, #56	@ 0x38
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}
 8009834:	e000ed04 	.word	0xe000ed04

08009838 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b090      	sub	sp, #64	@ 0x40
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	607a      	str	r2, [r7, #4]
 8009844:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800984a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800984c:	2b00      	cmp	r3, #0
 800984e:	d10b      	bne.n	8009868 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009854:	f383 8811 	msr	BASEPRI, r3
 8009858:	f3bf 8f6f 	isb	sy
 800985c:	f3bf 8f4f 	dsb	sy
 8009860:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009862:	bf00      	nop
 8009864:	bf00      	nop
 8009866:	e7fd      	b.n	8009864 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d103      	bne.n	8009876 <xQueueGenericSendFromISR+0x3e>
 800986e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009872:	2b00      	cmp	r3, #0
 8009874:	d101      	bne.n	800987a <xQueueGenericSendFromISR+0x42>
 8009876:	2301      	movs	r3, #1
 8009878:	e000      	b.n	800987c <xQueueGenericSendFromISR+0x44>
 800987a:	2300      	movs	r3, #0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d10b      	bne.n	8009898 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009884:	f383 8811 	msr	BASEPRI, r3
 8009888:	f3bf 8f6f 	isb	sy
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009892:	bf00      	nop
 8009894:	bf00      	nop
 8009896:	e7fd      	b.n	8009894 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	2b02      	cmp	r3, #2
 800989c:	d103      	bne.n	80098a6 <xQueueGenericSendFromISR+0x6e>
 800989e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098a2:	2b01      	cmp	r3, #1
 80098a4:	d101      	bne.n	80098aa <xQueueGenericSendFromISR+0x72>
 80098a6:	2301      	movs	r3, #1
 80098a8:	e000      	b.n	80098ac <xQueueGenericSendFromISR+0x74>
 80098aa:	2300      	movs	r3, #0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d10b      	bne.n	80098c8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80098b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b4:	f383 8811 	msr	BASEPRI, r3
 80098b8:	f3bf 8f6f 	isb	sy
 80098bc:	f3bf 8f4f 	dsb	sy
 80098c0:	623b      	str	r3, [r7, #32]
}
 80098c2:	bf00      	nop
 80098c4:	bf00      	nop
 80098c6:	e7fd      	b.n	80098c4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80098c8:	f001 ff1e 	bl	800b708 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80098cc:	f3ef 8211 	mrs	r2, BASEPRI
 80098d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d4:	f383 8811 	msr	BASEPRI, r3
 80098d8:	f3bf 8f6f 	isb	sy
 80098dc:	f3bf 8f4f 	dsb	sy
 80098e0:	61fa      	str	r2, [r7, #28]
 80098e2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80098e4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80098e6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80098e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d302      	bcc.n	80098fa <xQueueGenericSendFromISR+0xc2>
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	2b02      	cmp	r3, #2
 80098f8:	d12f      	bne.n	800995a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80098fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009900:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009908:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800990a:	683a      	ldr	r2, [r7, #0]
 800990c:	68b9      	ldr	r1, [r7, #8]
 800990e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009910:	f000 f912 	bl	8009b38 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009914:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800991c:	d112      	bne.n	8009944 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800991e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009922:	2b00      	cmp	r3, #0
 8009924:	d016      	beq.n	8009954 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009928:	3324      	adds	r3, #36	@ 0x24
 800992a:	4618      	mov	r0, r3
 800992c:	f000 fedc 	bl	800a6e8 <xTaskRemoveFromEventList>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d00e      	beq.n	8009954 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00b      	beq.n	8009954 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2201      	movs	r2, #1
 8009940:	601a      	str	r2, [r3, #0]
 8009942:	e007      	b.n	8009954 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009944:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009948:	3301      	adds	r3, #1
 800994a:	b2db      	uxtb	r3, r3
 800994c:	b25a      	sxtb	r2, r3
 800994e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009954:	2301      	movs	r3, #1
 8009956:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009958:	e001      	b.n	800995e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800995a:	2300      	movs	r3, #0
 800995c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800995e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009960:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009968:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800996a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800996c:	4618      	mov	r0, r3
 800996e:	3740      	adds	r7, #64	@ 0x40
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b08c      	sub	sp, #48	@ 0x30
 8009978:	af00      	add	r7, sp, #0
 800997a:	60f8      	str	r0, [r7, #12]
 800997c:	60b9      	str	r1, [r7, #8]
 800997e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009980:	2300      	movs	r3, #0
 8009982:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998a:	2b00      	cmp	r3, #0
 800998c:	d10b      	bne.n	80099a6 <xQueueReceive+0x32>
	__asm volatile
 800998e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009992:	f383 8811 	msr	BASEPRI, r3
 8009996:	f3bf 8f6f 	isb	sy
 800999a:	f3bf 8f4f 	dsb	sy
 800999e:	623b      	str	r3, [r7, #32]
}
 80099a0:	bf00      	nop
 80099a2:	bf00      	nop
 80099a4:	e7fd      	b.n	80099a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d103      	bne.n	80099b4 <xQueueReceive+0x40>
 80099ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d101      	bne.n	80099b8 <xQueueReceive+0x44>
 80099b4:	2301      	movs	r3, #1
 80099b6:	e000      	b.n	80099ba <xQueueReceive+0x46>
 80099b8:	2300      	movs	r3, #0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d10b      	bne.n	80099d6 <xQueueReceive+0x62>
	__asm volatile
 80099be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c2:	f383 8811 	msr	BASEPRI, r3
 80099c6:	f3bf 8f6f 	isb	sy
 80099ca:	f3bf 8f4f 	dsb	sy
 80099ce:	61fb      	str	r3, [r7, #28]
}
 80099d0:	bf00      	nop
 80099d2:	bf00      	nop
 80099d4:	e7fd      	b.n	80099d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80099d6:	f001 f847 	bl	800aa68 <xTaskGetSchedulerState>
 80099da:	4603      	mov	r3, r0
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d102      	bne.n	80099e6 <xQueueReceive+0x72>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d101      	bne.n	80099ea <xQueueReceive+0x76>
 80099e6:	2301      	movs	r3, #1
 80099e8:	e000      	b.n	80099ec <xQueueReceive+0x78>
 80099ea:	2300      	movs	r3, #0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d10b      	bne.n	8009a08 <xQueueReceive+0x94>
	__asm volatile
 80099f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
 8009a00:	61bb      	str	r3, [r7, #24]
}
 8009a02:	bf00      	nop
 8009a04:	bf00      	nop
 8009a06:	e7fd      	b.n	8009a04 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a08:	f001 fd9e 	bl	800b548 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a10:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d01f      	beq.n	8009a58 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a18:	68b9      	ldr	r1, [r7, #8]
 8009a1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a1c:	f000 f8f6 	bl	8009c0c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a22:	1e5a      	subs	r2, r3, #1
 8009a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a26:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a2a:	691b      	ldr	r3, [r3, #16]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d00f      	beq.n	8009a50 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a32:	3310      	adds	r3, #16
 8009a34:	4618      	mov	r0, r3
 8009a36:	f000 fe57 	bl	800a6e8 <xTaskRemoveFromEventList>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d007      	beq.n	8009a50 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a40:	4b3c      	ldr	r3, [pc, #240]	@ (8009b34 <xQueueReceive+0x1c0>)
 8009a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a46:	601a      	str	r2, [r3, #0]
 8009a48:	f3bf 8f4f 	dsb	sy
 8009a4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009a50:	f001 fdac 	bl	800b5ac <vPortExitCritical>
				return pdPASS;
 8009a54:	2301      	movs	r3, #1
 8009a56:	e069      	b.n	8009b2c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d103      	bne.n	8009a66 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009a5e:	f001 fda5 	bl	800b5ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009a62:	2300      	movs	r3, #0
 8009a64:	e062      	b.n	8009b2c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d106      	bne.n	8009a7a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009a6c:	f107 0310 	add.w	r3, r7, #16
 8009a70:	4618      	mov	r0, r3
 8009a72:	f000 fe9d 	bl	800a7b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009a76:	2301      	movs	r3, #1
 8009a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009a7a:	f001 fd97 	bl	800b5ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009a7e:	f000 fc0d 	bl	800a29c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009a82:	f001 fd61 	bl	800b548 <vPortEnterCritical>
 8009a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a8c:	b25b      	sxtb	r3, r3
 8009a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a92:	d103      	bne.n	8009a9c <xQueueReceive+0x128>
 8009a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a96:	2200      	movs	r2, #0
 8009a98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009aa2:	b25b      	sxtb	r3, r3
 8009aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aa8:	d103      	bne.n	8009ab2 <xQueueReceive+0x13e>
 8009aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aac:	2200      	movs	r2, #0
 8009aae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ab2:	f001 fd7b 	bl	800b5ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ab6:	1d3a      	adds	r2, r7, #4
 8009ab8:	f107 0310 	add.w	r3, r7, #16
 8009abc:	4611      	mov	r1, r2
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f000 fe8c 	bl	800a7dc <xTaskCheckForTimeOut>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d123      	bne.n	8009b12 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009aca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009acc:	f000 f916 	bl	8009cfc <prvIsQueueEmpty>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d017      	beq.n	8009b06 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad8:	3324      	adds	r3, #36	@ 0x24
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	4611      	mov	r1, r2
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f000 fdb0 	bl	800a644 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009ae4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ae6:	f000 f8b7 	bl	8009c58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009aea:	f000 fbe5 	bl	800a2b8 <xTaskResumeAll>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d189      	bne.n	8009a08 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009af4:	4b0f      	ldr	r3, [pc, #60]	@ (8009b34 <xQueueReceive+0x1c0>)
 8009af6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009afa:	601a      	str	r2, [r3, #0]
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	f3bf 8f6f 	isb	sy
 8009b04:	e780      	b.n	8009a08 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009b06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b08:	f000 f8a6 	bl	8009c58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b0c:	f000 fbd4 	bl	800a2b8 <xTaskResumeAll>
 8009b10:	e77a      	b.n	8009a08 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009b12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b14:	f000 f8a0 	bl	8009c58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b18:	f000 fbce 	bl	800a2b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b1e:	f000 f8ed 	bl	8009cfc <prvIsQueueEmpty>
 8009b22:	4603      	mov	r3, r0
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	f43f af6f 	beq.w	8009a08 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b2a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3730      	adds	r7, #48	@ 0x30
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}
 8009b34:	e000ed04 	.word	0xe000ed04

08009b38 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b086      	sub	sp, #24
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	60b9      	str	r1, [r7, #8]
 8009b42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009b44:	2300      	movs	r3, #0
 8009b46:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b4c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d10d      	bne.n	8009b72 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d14d      	bne.n	8009bfa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	4618      	mov	r0, r3
 8009b64:	f000 ff9e 	bl	800aaa4 <xTaskPriorityDisinherit>
 8009b68:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	609a      	str	r2, [r3, #8]
 8009b70:	e043      	b.n	8009bfa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d119      	bne.n	8009bac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	6858      	ldr	r0, [r3, #4]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b80:	461a      	mov	r2, r3
 8009b82:	68b9      	ldr	r1, [r7, #8]
 8009b84:	f002 f87c 	bl	800bc80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	685a      	ldr	r2, [r3, #4]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b90:	441a      	add	r2, r3
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	685a      	ldr	r2, [r3, #4]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	689b      	ldr	r3, [r3, #8]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d32b      	bcc.n	8009bfa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	605a      	str	r2, [r3, #4]
 8009baa:	e026      	b.n	8009bfa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	68d8      	ldr	r0, [r3, #12]
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	68b9      	ldr	r1, [r7, #8]
 8009bb8:	f002 f862 	bl	800bc80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	68da      	ldr	r2, [r3, #12]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bc4:	425b      	negs	r3, r3
 8009bc6:	441a      	add	r2, r3
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	68da      	ldr	r2, [r3, #12]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d207      	bcs.n	8009be8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	689a      	ldr	r2, [r3, #8]
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be0:	425b      	negs	r3, r3
 8009be2:	441a      	add	r2, r3
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2b02      	cmp	r3, #2
 8009bec:	d105      	bne.n	8009bfa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d002      	beq.n	8009bfa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	3b01      	subs	r3, #1
 8009bf8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	1c5a      	adds	r2, r3, #1
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009c02:	697b      	ldr	r3, [r7, #20]
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3718      	adds	r7, #24
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b082      	sub	sp, #8
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
 8009c14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d018      	beq.n	8009c50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	68da      	ldr	r2, [r3, #12]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c26:	441a      	add	r2, r3
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	68da      	ldr	r2, [r3, #12]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d303      	bcc.n	8009c40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	68d9      	ldr	r1, [r3, #12]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c48:	461a      	mov	r2, r3
 8009c4a:	6838      	ldr	r0, [r7, #0]
 8009c4c:	f002 f818 	bl	800bc80 <memcpy>
	}
}
 8009c50:	bf00      	nop
 8009c52:	3708      	adds	r7, #8
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009c60:	f001 fc72 	bl	800b548 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009c6c:	e011      	b.n	8009c92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d012      	beq.n	8009c9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	3324      	adds	r3, #36	@ 0x24
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f000 fd34 	bl	800a6e8 <xTaskRemoveFromEventList>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d001      	beq.n	8009c8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009c86:	f000 fe0d 	bl	800a8a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009c8a:	7bfb      	ldrb	r3, [r7, #15]
 8009c8c:	3b01      	subs	r3, #1
 8009c8e:	b2db      	uxtb	r3, r3
 8009c90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	dce9      	bgt.n	8009c6e <prvUnlockQueue+0x16>
 8009c9a:	e000      	b.n	8009c9e <prvUnlockQueue+0x46>
					break;
 8009c9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	22ff      	movs	r2, #255	@ 0xff
 8009ca2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009ca6:	f001 fc81 	bl	800b5ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009caa:	f001 fc4d 	bl	800b548 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009cb4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009cb6:	e011      	b.n	8009cdc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d012      	beq.n	8009ce6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	3310      	adds	r3, #16
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f000 fd0f 	bl	800a6e8 <xTaskRemoveFromEventList>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d001      	beq.n	8009cd4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009cd0:	f000 fde8 	bl	800a8a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009cd4:	7bbb      	ldrb	r3, [r7, #14]
 8009cd6:	3b01      	subs	r3, #1
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009cdc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	dce9      	bgt.n	8009cb8 <prvUnlockQueue+0x60>
 8009ce4:	e000      	b.n	8009ce8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009ce6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	22ff      	movs	r2, #255	@ 0xff
 8009cec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009cf0:	f001 fc5c 	bl	800b5ac <vPortExitCritical>
}
 8009cf4:	bf00      	nop
 8009cf6:	3710      	adds	r7, #16
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b084      	sub	sp, #16
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d04:	f001 fc20 	bl	800b548 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d102      	bne.n	8009d16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d10:	2301      	movs	r3, #1
 8009d12:	60fb      	str	r3, [r7, #12]
 8009d14:	e001      	b.n	8009d1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d16:	2300      	movs	r3, #0
 8009d18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d1a:	f001 fc47 	bl	800b5ac <vPortExitCritical>

	return xReturn;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	3710      	adds	r7, #16
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b084      	sub	sp, #16
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d30:	f001 fc0a 	bl	800b548 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d102      	bne.n	8009d46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009d40:	2301      	movs	r3, #1
 8009d42:	60fb      	str	r3, [r7, #12]
 8009d44:	e001      	b.n	8009d4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009d46:	2300      	movs	r3, #0
 8009d48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d4a:	f001 fc2f 	bl	800b5ac <vPortExitCritical>

	return xReturn;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009d62:	2300      	movs	r3, #0
 8009d64:	60fb      	str	r3, [r7, #12]
 8009d66:	e014      	b.n	8009d92 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009d68:	4a0f      	ldr	r2, [pc, #60]	@ (8009da8 <vQueueAddToRegistry+0x50>)
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d10b      	bne.n	8009d8c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009d74:	490c      	ldr	r1, [pc, #48]	@ (8009da8 <vQueueAddToRegistry+0x50>)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	683a      	ldr	r2, [r7, #0]
 8009d7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8009da8 <vQueueAddToRegistry+0x50>)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	00db      	lsls	r3, r3, #3
 8009d84:	4413      	add	r3, r2
 8009d86:	687a      	ldr	r2, [r7, #4]
 8009d88:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009d8a:	e006      	b.n	8009d9a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	3301      	adds	r3, #1
 8009d90:	60fb      	str	r3, [r7, #12]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2b07      	cmp	r3, #7
 8009d96:	d9e7      	bls.n	8009d68 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009d98:	bf00      	nop
 8009d9a:	bf00      	nop
 8009d9c:	3714      	adds	r7, #20
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr
 8009da6:	bf00      	nop
 8009da8:	20000c68 	.word	0x20000c68

08009dac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b086      	sub	sp, #24
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009dbc:	f001 fbc4 	bl	800b548 <vPortEnterCritical>
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009dc6:	b25b      	sxtb	r3, r3
 8009dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dcc:	d103      	bne.n	8009dd6 <vQueueWaitForMessageRestricted+0x2a>
 8009dce:	697b      	ldr	r3, [r7, #20]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ddc:	b25b      	sxtb	r3, r3
 8009dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009de2:	d103      	bne.n	8009dec <vQueueWaitForMessageRestricted+0x40>
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009dec:	f001 fbde 	bl	800b5ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d106      	bne.n	8009e06 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	3324      	adds	r3, #36	@ 0x24
 8009dfc:	687a      	ldr	r2, [r7, #4]
 8009dfe:	68b9      	ldr	r1, [r7, #8]
 8009e00:	4618      	mov	r0, r3
 8009e02:	f000 fc45 	bl	800a690 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009e06:	6978      	ldr	r0, [r7, #20]
 8009e08:	f7ff ff26 	bl	8009c58 <prvUnlockQueue>
	}
 8009e0c:	bf00      	nop
 8009e0e:	3718      	adds	r7, #24
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b08e      	sub	sp, #56	@ 0x38
 8009e18:	af04      	add	r7, sp, #16
 8009e1a:	60f8      	str	r0, [r7, #12]
 8009e1c:	60b9      	str	r1, [r7, #8]
 8009e1e:	607a      	str	r2, [r7, #4]
 8009e20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d10b      	bne.n	8009e40 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e2c:	f383 8811 	msr	BASEPRI, r3
 8009e30:	f3bf 8f6f 	isb	sy
 8009e34:	f3bf 8f4f 	dsb	sy
 8009e38:	623b      	str	r3, [r7, #32]
}
 8009e3a:	bf00      	nop
 8009e3c:	bf00      	nop
 8009e3e:	e7fd      	b.n	8009e3c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d10b      	bne.n	8009e5e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e4a:	f383 8811 	msr	BASEPRI, r3
 8009e4e:	f3bf 8f6f 	isb	sy
 8009e52:	f3bf 8f4f 	dsb	sy
 8009e56:	61fb      	str	r3, [r7, #28]
}
 8009e58:	bf00      	nop
 8009e5a:	bf00      	nop
 8009e5c:	e7fd      	b.n	8009e5a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009e5e:	235c      	movs	r3, #92	@ 0x5c
 8009e60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	2b5c      	cmp	r3, #92	@ 0x5c
 8009e66:	d00b      	beq.n	8009e80 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e6c:	f383 8811 	msr	BASEPRI, r3
 8009e70:	f3bf 8f6f 	isb	sy
 8009e74:	f3bf 8f4f 	dsb	sy
 8009e78:	61bb      	str	r3, [r7, #24]
}
 8009e7a:	bf00      	nop
 8009e7c:	bf00      	nop
 8009e7e:	e7fd      	b.n	8009e7c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009e80:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d01e      	beq.n	8009ec6 <xTaskCreateStatic+0xb2>
 8009e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d01b      	beq.n	8009ec6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e90:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e96:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9a:	2202      	movs	r2, #2
 8009e9c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	9303      	str	r3, [sp, #12]
 8009ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea6:	9302      	str	r3, [sp, #8]
 8009ea8:	f107 0314 	add.w	r3, r7, #20
 8009eac:	9301      	str	r3, [sp, #4]
 8009eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb0:	9300      	str	r3, [sp, #0]
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	68b9      	ldr	r1, [r7, #8]
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f000 f850 	bl	8009f5e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009ebe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ec0:	f000 f8de 	bl	800a080 <prvAddNewTaskToReadyList>
 8009ec4:	e001      	b.n	8009eca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009eca:	697b      	ldr	r3, [r7, #20]
	}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3728      	adds	r7, #40	@ 0x28
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b08c      	sub	sp, #48	@ 0x30
 8009ed8:	af04      	add	r7, sp, #16
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	603b      	str	r3, [r7, #0]
 8009ee0:	4613      	mov	r3, r2
 8009ee2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009ee4:	88fb      	ldrh	r3, [r7, #6]
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f001 fc4f 	bl	800b78c <pvPortMalloc>
 8009eee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d00e      	beq.n	8009f14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009ef6:	205c      	movs	r0, #92	@ 0x5c
 8009ef8:	f001 fc48 	bl	800b78c <pvPortMalloc>
 8009efc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d003      	beq.n	8009f0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	697a      	ldr	r2, [r7, #20]
 8009f08:	631a      	str	r2, [r3, #48]	@ 0x30
 8009f0a:	e005      	b.n	8009f18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009f0c:	6978      	ldr	r0, [r7, #20]
 8009f0e:	f001 fd0b 	bl	800b928 <vPortFree>
 8009f12:	e001      	b.n	8009f18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009f14:	2300      	movs	r3, #0
 8009f16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009f18:	69fb      	ldr	r3, [r7, #28]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d017      	beq.n	8009f4e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009f1e:	69fb      	ldr	r3, [r7, #28]
 8009f20:	2200      	movs	r2, #0
 8009f22:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009f26:	88fa      	ldrh	r2, [r7, #6]
 8009f28:	2300      	movs	r3, #0
 8009f2a:	9303      	str	r3, [sp, #12]
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	9302      	str	r3, [sp, #8]
 8009f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f32:	9301      	str	r3, [sp, #4]
 8009f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f36:	9300      	str	r3, [sp, #0]
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	68b9      	ldr	r1, [r7, #8]
 8009f3c:	68f8      	ldr	r0, [r7, #12]
 8009f3e:	f000 f80e 	bl	8009f5e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009f42:	69f8      	ldr	r0, [r7, #28]
 8009f44:	f000 f89c 	bl	800a080 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	61bb      	str	r3, [r7, #24]
 8009f4c:	e002      	b.n	8009f54 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8009f52:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009f54:	69bb      	ldr	r3, [r7, #24]
	}
 8009f56:	4618      	mov	r0, r3
 8009f58:	3720      	adds	r7, #32
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}

08009f5e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009f5e:	b580      	push	{r7, lr}
 8009f60:	b088      	sub	sp, #32
 8009f62:	af00      	add	r7, sp, #0
 8009f64:	60f8      	str	r0, [r7, #12]
 8009f66:	60b9      	str	r1, [r7, #8]
 8009f68:	607a      	str	r2, [r7, #4]
 8009f6a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f6e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	461a      	mov	r2, r3
 8009f76:	21a5      	movs	r1, #165	@ 0xa5
 8009f78:	f001 fe4e 	bl	800bc18 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009f86:	3b01      	subs	r3, #1
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	4413      	add	r3, r2
 8009f8c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009f8e:	69bb      	ldr	r3, [r7, #24]
 8009f90:	f023 0307 	bic.w	r3, r3, #7
 8009f94:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	f003 0307 	and.w	r3, r3, #7
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d00b      	beq.n	8009fb8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa4:	f383 8811 	msr	BASEPRI, r3
 8009fa8:	f3bf 8f6f 	isb	sy
 8009fac:	f3bf 8f4f 	dsb	sy
 8009fb0:	617b      	str	r3, [r7, #20]
}
 8009fb2:	bf00      	nop
 8009fb4:	bf00      	nop
 8009fb6:	e7fd      	b.n	8009fb4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d01f      	beq.n	8009ffe <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	61fb      	str	r3, [r7, #28]
 8009fc2:	e012      	b.n	8009fea <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009fc4:	68ba      	ldr	r2, [r7, #8]
 8009fc6:	69fb      	ldr	r3, [r7, #28]
 8009fc8:	4413      	add	r3, r2
 8009fca:	7819      	ldrb	r1, [r3, #0]
 8009fcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fce:	69fb      	ldr	r3, [r7, #28]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	3334      	adds	r3, #52	@ 0x34
 8009fd4:	460a      	mov	r2, r1
 8009fd6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009fd8:	68ba      	ldr	r2, [r7, #8]
 8009fda:	69fb      	ldr	r3, [r7, #28]
 8009fdc:	4413      	add	r3, r2
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d006      	beq.n	8009ff2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009fe4:	69fb      	ldr	r3, [r7, #28]
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	61fb      	str	r3, [r7, #28]
 8009fea:	69fb      	ldr	r3, [r7, #28]
 8009fec:	2b0f      	cmp	r3, #15
 8009fee:	d9e9      	bls.n	8009fc4 <prvInitialiseNewTask+0x66>
 8009ff0:	e000      	b.n	8009ff4 <prvInitialiseNewTask+0x96>
			{
				break;
 8009ff2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009ffc:	e003      	b.n	800a006 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a000:	2200      	movs	r2, #0
 800a002:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a008:	2b37      	cmp	r3, #55	@ 0x37
 800a00a:	d901      	bls.n	800a010 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a00c:	2337      	movs	r3, #55	@ 0x37
 800a00e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a012:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a014:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a018:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a01a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a01c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a01e:	2200      	movs	r2, #0
 800a020:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a024:	3304      	adds	r3, #4
 800a026:	4618      	mov	r0, r3
 800a028:	f7ff f8de 	bl	80091e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a02e:	3318      	adds	r3, #24
 800a030:	4618      	mov	r0, r3
 800a032:	f7ff f8d9 	bl	80091e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a038:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a03a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a03e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a044:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a048:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a04a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a04c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a04e:	2200      	movs	r2, #0
 800a050:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a054:	2200      	movs	r2, #0
 800a056:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a05a:	683a      	ldr	r2, [r7, #0]
 800a05c:	68f9      	ldr	r1, [r7, #12]
 800a05e:	69b8      	ldr	r0, [r7, #24]
 800a060:	f001 f93e 	bl	800b2e0 <pxPortInitialiseStack>
 800a064:	4602      	mov	r2, r0
 800a066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a068:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d002      	beq.n	800a076 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a074:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a076:	bf00      	nop
 800a078:	3720      	adds	r7, #32
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}
	...

0800a080 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a088:	f001 fa5e 	bl	800b548 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a08c:	4b2d      	ldr	r3, [pc, #180]	@ (800a144 <prvAddNewTaskToReadyList+0xc4>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	3301      	adds	r3, #1
 800a092:	4a2c      	ldr	r2, [pc, #176]	@ (800a144 <prvAddNewTaskToReadyList+0xc4>)
 800a094:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a096:	4b2c      	ldr	r3, [pc, #176]	@ (800a148 <prvAddNewTaskToReadyList+0xc8>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d109      	bne.n	800a0b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a09e:	4a2a      	ldr	r2, [pc, #168]	@ (800a148 <prvAddNewTaskToReadyList+0xc8>)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a0a4:	4b27      	ldr	r3, [pc, #156]	@ (800a144 <prvAddNewTaskToReadyList+0xc4>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d110      	bne.n	800a0ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a0ac:	f000 fc1e 	bl	800a8ec <prvInitialiseTaskLists>
 800a0b0:	e00d      	b.n	800a0ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a0b2:	4b26      	ldr	r3, [pc, #152]	@ (800a14c <prvAddNewTaskToReadyList+0xcc>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d109      	bne.n	800a0ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a0ba:	4b23      	ldr	r3, [pc, #140]	@ (800a148 <prvAddNewTaskToReadyList+0xc8>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d802      	bhi.n	800a0ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a0c8:	4a1f      	ldr	r2, [pc, #124]	@ (800a148 <prvAddNewTaskToReadyList+0xc8>)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a0ce:	4b20      	ldr	r3, [pc, #128]	@ (800a150 <prvAddNewTaskToReadyList+0xd0>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	4a1e      	ldr	r2, [pc, #120]	@ (800a150 <prvAddNewTaskToReadyList+0xd0>)
 800a0d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a0d8:	4b1d      	ldr	r3, [pc, #116]	@ (800a150 <prvAddNewTaskToReadyList+0xd0>)
 800a0da:	681a      	ldr	r2, [r3, #0]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0e4:	4b1b      	ldr	r3, [pc, #108]	@ (800a154 <prvAddNewTaskToReadyList+0xd4>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d903      	bls.n	800a0f4 <prvAddNewTaskToReadyList+0x74>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f0:	4a18      	ldr	r2, [pc, #96]	@ (800a154 <prvAddNewTaskToReadyList+0xd4>)
 800a0f2:	6013      	str	r3, [r2, #0]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0f8:	4613      	mov	r3, r2
 800a0fa:	009b      	lsls	r3, r3, #2
 800a0fc:	4413      	add	r3, r2
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	4a15      	ldr	r2, [pc, #84]	@ (800a158 <prvAddNewTaskToReadyList+0xd8>)
 800a102:	441a      	add	r2, r3
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	3304      	adds	r3, #4
 800a108:	4619      	mov	r1, r3
 800a10a:	4610      	mov	r0, r2
 800a10c:	f7ff f879 	bl	8009202 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a110:	f001 fa4c 	bl	800b5ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a114:	4b0d      	ldr	r3, [pc, #52]	@ (800a14c <prvAddNewTaskToReadyList+0xcc>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d00e      	beq.n	800a13a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a11c:	4b0a      	ldr	r3, [pc, #40]	@ (800a148 <prvAddNewTaskToReadyList+0xc8>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a126:	429a      	cmp	r2, r3
 800a128:	d207      	bcs.n	800a13a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a12a:	4b0c      	ldr	r3, [pc, #48]	@ (800a15c <prvAddNewTaskToReadyList+0xdc>)
 800a12c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a130:	601a      	str	r2, [r3, #0]
 800a132:	f3bf 8f4f 	dsb	sy
 800a136:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a13a:	bf00      	nop
 800a13c:	3708      	adds	r7, #8
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}
 800a142:	bf00      	nop
 800a144:	2000117c 	.word	0x2000117c
 800a148:	20000ca8 	.word	0x20000ca8
 800a14c:	20001188 	.word	0x20001188
 800a150:	20001198 	.word	0x20001198
 800a154:	20001184 	.word	0x20001184
 800a158:	20000cac 	.word	0x20000cac
 800a15c:	e000ed04 	.word	0xe000ed04

0800a160 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a168:	2300      	movs	r3, #0
 800a16a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d018      	beq.n	800a1a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a172:	4b14      	ldr	r3, [pc, #80]	@ (800a1c4 <vTaskDelay+0x64>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00b      	beq.n	800a192 <vTaskDelay+0x32>
	__asm volatile
 800a17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a17e:	f383 8811 	msr	BASEPRI, r3
 800a182:	f3bf 8f6f 	isb	sy
 800a186:	f3bf 8f4f 	dsb	sy
 800a18a:	60bb      	str	r3, [r7, #8]
}
 800a18c:	bf00      	nop
 800a18e:	bf00      	nop
 800a190:	e7fd      	b.n	800a18e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a192:	f000 f883 	bl	800a29c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a196:	2100      	movs	r1, #0
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 fcf3 	bl	800ab84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a19e:	f000 f88b 	bl	800a2b8 <xTaskResumeAll>
 800a1a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d107      	bne.n	800a1ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a1aa:	4b07      	ldr	r3, [pc, #28]	@ (800a1c8 <vTaskDelay+0x68>)
 800a1ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1b0:	601a      	str	r2, [r3, #0]
 800a1b2:	f3bf 8f4f 	dsb	sy
 800a1b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a1ba:	bf00      	nop
 800a1bc:	3710      	adds	r7, #16
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
 800a1c2:	bf00      	nop
 800a1c4:	200011a4 	.word	0x200011a4
 800a1c8:	e000ed04 	.word	0xe000ed04

0800a1cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b08a      	sub	sp, #40	@ 0x28
 800a1d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a1da:	463a      	mov	r2, r7
 800a1dc:	1d39      	adds	r1, r7, #4
 800a1de:	f107 0308 	add.w	r3, r7, #8
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fe ffac 	bl	8009140 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a1e8:	6839      	ldr	r1, [r7, #0]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	68ba      	ldr	r2, [r7, #8]
 800a1ee:	9202      	str	r2, [sp, #8]
 800a1f0:	9301      	str	r3, [sp, #4]
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	9300      	str	r3, [sp, #0]
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	460a      	mov	r2, r1
 800a1fa:	4922      	ldr	r1, [pc, #136]	@ (800a284 <vTaskStartScheduler+0xb8>)
 800a1fc:	4822      	ldr	r0, [pc, #136]	@ (800a288 <vTaskStartScheduler+0xbc>)
 800a1fe:	f7ff fe09 	bl	8009e14 <xTaskCreateStatic>
 800a202:	4603      	mov	r3, r0
 800a204:	4a21      	ldr	r2, [pc, #132]	@ (800a28c <vTaskStartScheduler+0xc0>)
 800a206:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a208:	4b20      	ldr	r3, [pc, #128]	@ (800a28c <vTaskStartScheduler+0xc0>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d002      	beq.n	800a216 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a210:	2301      	movs	r3, #1
 800a212:	617b      	str	r3, [r7, #20]
 800a214:	e001      	b.n	800a21a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a216:	2300      	movs	r3, #0
 800a218:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d102      	bne.n	800a226 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a220:	f000 fd04 	bl	800ac2c <xTimerCreateTimerTask>
 800a224:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	2b01      	cmp	r3, #1
 800a22a:	d116      	bne.n	800a25a <vTaskStartScheduler+0x8e>
	__asm volatile
 800a22c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a230:	f383 8811 	msr	BASEPRI, r3
 800a234:	f3bf 8f6f 	isb	sy
 800a238:	f3bf 8f4f 	dsb	sy
 800a23c:	613b      	str	r3, [r7, #16]
}
 800a23e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a240:	4b13      	ldr	r3, [pc, #76]	@ (800a290 <vTaskStartScheduler+0xc4>)
 800a242:	f04f 32ff 	mov.w	r2, #4294967295
 800a246:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a248:	4b12      	ldr	r3, [pc, #72]	@ (800a294 <vTaskStartScheduler+0xc8>)
 800a24a:	2201      	movs	r2, #1
 800a24c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a24e:	4b12      	ldr	r3, [pc, #72]	@ (800a298 <vTaskStartScheduler+0xcc>)
 800a250:	2200      	movs	r2, #0
 800a252:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a254:	f001 f8d4 	bl	800b400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a258:	e00f      	b.n	800a27a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a260:	d10b      	bne.n	800a27a <vTaskStartScheduler+0xae>
	__asm volatile
 800a262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a266:	f383 8811 	msr	BASEPRI, r3
 800a26a:	f3bf 8f6f 	isb	sy
 800a26e:	f3bf 8f4f 	dsb	sy
 800a272:	60fb      	str	r3, [r7, #12]
}
 800a274:	bf00      	nop
 800a276:	bf00      	nop
 800a278:	e7fd      	b.n	800a276 <vTaskStartScheduler+0xaa>
}
 800a27a:	bf00      	nop
 800a27c:	3718      	adds	r7, #24
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}
 800a282:	bf00      	nop
 800a284:	0800c690 	.word	0x0800c690
 800a288:	0800a8bd 	.word	0x0800a8bd
 800a28c:	200011a0 	.word	0x200011a0
 800a290:	2000119c 	.word	0x2000119c
 800a294:	20001188 	.word	0x20001188
 800a298:	20001180 	.word	0x20001180

0800a29c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a29c:	b480      	push	{r7}
 800a29e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a2a0:	4b04      	ldr	r3, [pc, #16]	@ (800a2b4 <vTaskSuspendAll+0x18>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	4a03      	ldr	r2, [pc, #12]	@ (800a2b4 <vTaskSuspendAll+0x18>)
 800a2a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a2aa:	bf00      	nop
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr
 800a2b4:	200011a4 	.word	0x200011a4

0800a2b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a2c6:	4b42      	ldr	r3, [pc, #264]	@ (800a3d0 <xTaskResumeAll+0x118>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d10b      	bne.n	800a2e6 <xTaskResumeAll+0x2e>
	__asm volatile
 800a2ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d2:	f383 8811 	msr	BASEPRI, r3
 800a2d6:	f3bf 8f6f 	isb	sy
 800a2da:	f3bf 8f4f 	dsb	sy
 800a2de:	603b      	str	r3, [r7, #0]
}
 800a2e0:	bf00      	nop
 800a2e2:	bf00      	nop
 800a2e4:	e7fd      	b.n	800a2e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a2e6:	f001 f92f 	bl	800b548 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a2ea:	4b39      	ldr	r3, [pc, #228]	@ (800a3d0 <xTaskResumeAll+0x118>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3b01      	subs	r3, #1
 800a2f0:	4a37      	ldr	r2, [pc, #220]	@ (800a3d0 <xTaskResumeAll+0x118>)
 800a2f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2f4:	4b36      	ldr	r3, [pc, #216]	@ (800a3d0 <xTaskResumeAll+0x118>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d162      	bne.n	800a3c2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a2fc:	4b35      	ldr	r3, [pc, #212]	@ (800a3d4 <xTaskResumeAll+0x11c>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d05e      	beq.n	800a3c2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a304:	e02f      	b.n	800a366 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a306:	4b34      	ldr	r3, [pc, #208]	@ (800a3d8 <xTaskResumeAll+0x120>)
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	68db      	ldr	r3, [r3, #12]
 800a30c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	3318      	adds	r3, #24
 800a312:	4618      	mov	r0, r3
 800a314:	f7fe ffd2 	bl	80092bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	3304      	adds	r3, #4
 800a31c:	4618      	mov	r0, r3
 800a31e:	f7fe ffcd 	bl	80092bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a326:	4b2d      	ldr	r3, [pc, #180]	@ (800a3dc <xTaskResumeAll+0x124>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	429a      	cmp	r2, r3
 800a32c:	d903      	bls.n	800a336 <xTaskResumeAll+0x7e>
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a332:	4a2a      	ldr	r2, [pc, #168]	@ (800a3dc <xTaskResumeAll+0x124>)
 800a334:	6013      	str	r3, [r2, #0]
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a33a:	4613      	mov	r3, r2
 800a33c:	009b      	lsls	r3, r3, #2
 800a33e:	4413      	add	r3, r2
 800a340:	009b      	lsls	r3, r3, #2
 800a342:	4a27      	ldr	r2, [pc, #156]	@ (800a3e0 <xTaskResumeAll+0x128>)
 800a344:	441a      	add	r2, r3
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	3304      	adds	r3, #4
 800a34a:	4619      	mov	r1, r3
 800a34c:	4610      	mov	r0, r2
 800a34e:	f7fe ff58 	bl	8009202 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a356:	4b23      	ldr	r3, [pc, #140]	@ (800a3e4 <xTaskResumeAll+0x12c>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d302      	bcc.n	800a366 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a360:	4b21      	ldr	r3, [pc, #132]	@ (800a3e8 <xTaskResumeAll+0x130>)
 800a362:	2201      	movs	r2, #1
 800a364:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a366:	4b1c      	ldr	r3, [pc, #112]	@ (800a3d8 <xTaskResumeAll+0x120>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d1cb      	bne.n	800a306 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d001      	beq.n	800a378 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a374:	f000 fb58 	bl	800aa28 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a378:	4b1c      	ldr	r3, [pc, #112]	@ (800a3ec <xTaskResumeAll+0x134>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d010      	beq.n	800a3a6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a384:	f000 f846 	bl	800a414 <xTaskIncrementTick>
 800a388:	4603      	mov	r3, r0
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d002      	beq.n	800a394 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a38e:	4b16      	ldr	r3, [pc, #88]	@ (800a3e8 <xTaskResumeAll+0x130>)
 800a390:	2201      	movs	r2, #1
 800a392:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	3b01      	subs	r3, #1
 800a398:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d1f1      	bne.n	800a384 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a3a0:	4b12      	ldr	r3, [pc, #72]	@ (800a3ec <xTaskResumeAll+0x134>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a3a6:	4b10      	ldr	r3, [pc, #64]	@ (800a3e8 <xTaskResumeAll+0x130>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d009      	beq.n	800a3c2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a3b2:	4b0f      	ldr	r3, [pc, #60]	@ (800a3f0 <xTaskResumeAll+0x138>)
 800a3b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3b8:	601a      	str	r2, [r3, #0]
 800a3ba:	f3bf 8f4f 	dsb	sy
 800a3be:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a3c2:	f001 f8f3 	bl	800b5ac <vPortExitCritical>

	return xAlreadyYielded;
 800a3c6:	68bb      	ldr	r3, [r7, #8]
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}
 800a3d0:	200011a4 	.word	0x200011a4
 800a3d4:	2000117c 	.word	0x2000117c
 800a3d8:	2000113c 	.word	0x2000113c
 800a3dc:	20001184 	.word	0x20001184
 800a3e0:	20000cac 	.word	0x20000cac
 800a3e4:	20000ca8 	.word	0x20000ca8
 800a3e8:	20001190 	.word	0x20001190
 800a3ec:	2000118c 	.word	0x2000118c
 800a3f0:	e000ed04 	.word	0xe000ed04

0800a3f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b083      	sub	sp, #12
 800a3f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a3fa:	4b05      	ldr	r3, [pc, #20]	@ (800a410 <xTaskGetTickCount+0x1c>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a400:	687b      	ldr	r3, [r7, #4]
}
 800a402:	4618      	mov	r0, r3
 800a404:	370c      	adds	r7, #12
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr
 800a40e:	bf00      	nop
 800a410:	20001180 	.word	0x20001180

0800a414 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b086      	sub	sp, #24
 800a418:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a41a:	2300      	movs	r3, #0
 800a41c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a41e:	4b4f      	ldr	r3, [pc, #316]	@ (800a55c <xTaskIncrementTick+0x148>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	f040 8090 	bne.w	800a548 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a428:	4b4d      	ldr	r3, [pc, #308]	@ (800a560 <xTaskIncrementTick+0x14c>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	3301      	adds	r3, #1
 800a42e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a430:	4a4b      	ldr	r2, [pc, #300]	@ (800a560 <xTaskIncrementTick+0x14c>)
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d121      	bne.n	800a480 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a43c:	4b49      	ldr	r3, [pc, #292]	@ (800a564 <xTaskIncrementTick+0x150>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00b      	beq.n	800a45e <xTaskIncrementTick+0x4a>
	__asm volatile
 800a446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44a:	f383 8811 	msr	BASEPRI, r3
 800a44e:	f3bf 8f6f 	isb	sy
 800a452:	f3bf 8f4f 	dsb	sy
 800a456:	603b      	str	r3, [r7, #0]
}
 800a458:	bf00      	nop
 800a45a:	bf00      	nop
 800a45c:	e7fd      	b.n	800a45a <xTaskIncrementTick+0x46>
 800a45e:	4b41      	ldr	r3, [pc, #260]	@ (800a564 <xTaskIncrementTick+0x150>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	60fb      	str	r3, [r7, #12]
 800a464:	4b40      	ldr	r3, [pc, #256]	@ (800a568 <xTaskIncrementTick+0x154>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a3e      	ldr	r2, [pc, #248]	@ (800a564 <xTaskIncrementTick+0x150>)
 800a46a:	6013      	str	r3, [r2, #0]
 800a46c:	4a3e      	ldr	r2, [pc, #248]	@ (800a568 <xTaskIncrementTick+0x154>)
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	6013      	str	r3, [r2, #0]
 800a472:	4b3e      	ldr	r3, [pc, #248]	@ (800a56c <xTaskIncrementTick+0x158>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	3301      	adds	r3, #1
 800a478:	4a3c      	ldr	r2, [pc, #240]	@ (800a56c <xTaskIncrementTick+0x158>)
 800a47a:	6013      	str	r3, [r2, #0]
 800a47c:	f000 fad4 	bl	800aa28 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a480:	4b3b      	ldr	r3, [pc, #236]	@ (800a570 <xTaskIncrementTick+0x15c>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	693a      	ldr	r2, [r7, #16]
 800a486:	429a      	cmp	r2, r3
 800a488:	d349      	bcc.n	800a51e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a48a:	4b36      	ldr	r3, [pc, #216]	@ (800a564 <xTaskIncrementTick+0x150>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d104      	bne.n	800a49e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a494:	4b36      	ldr	r3, [pc, #216]	@ (800a570 <xTaskIncrementTick+0x15c>)
 800a496:	f04f 32ff 	mov.w	r2, #4294967295
 800a49a:	601a      	str	r2, [r3, #0]
					break;
 800a49c:	e03f      	b.n	800a51e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a49e:	4b31      	ldr	r3, [pc, #196]	@ (800a564 <xTaskIncrementTick+0x150>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	68db      	ldr	r3, [r3, #12]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a4ae:	693a      	ldr	r2, [r7, #16]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d203      	bcs.n	800a4be <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a4b6:	4a2e      	ldr	r2, [pc, #184]	@ (800a570 <xTaskIncrementTick+0x15c>)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a4bc:	e02f      	b.n	800a51e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	3304      	adds	r3, #4
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7fe fefa 	bl	80092bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d004      	beq.n	800a4da <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	3318      	adds	r3, #24
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7fe fef1 	bl	80092bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4de:	4b25      	ldr	r3, [pc, #148]	@ (800a574 <xTaskIncrementTick+0x160>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d903      	bls.n	800a4ee <xTaskIncrementTick+0xda>
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ea:	4a22      	ldr	r2, [pc, #136]	@ (800a574 <xTaskIncrementTick+0x160>)
 800a4ec:	6013      	str	r3, [r2, #0]
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	009b      	lsls	r3, r3, #2
 800a4f6:	4413      	add	r3, r2
 800a4f8:	009b      	lsls	r3, r3, #2
 800a4fa:	4a1f      	ldr	r2, [pc, #124]	@ (800a578 <xTaskIncrementTick+0x164>)
 800a4fc:	441a      	add	r2, r3
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	3304      	adds	r3, #4
 800a502:	4619      	mov	r1, r3
 800a504:	4610      	mov	r0, r2
 800a506:	f7fe fe7c 	bl	8009202 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a50e:	4b1b      	ldr	r3, [pc, #108]	@ (800a57c <xTaskIncrementTick+0x168>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a514:	429a      	cmp	r2, r3
 800a516:	d3b8      	bcc.n	800a48a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a518:	2301      	movs	r3, #1
 800a51a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a51c:	e7b5      	b.n	800a48a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a51e:	4b17      	ldr	r3, [pc, #92]	@ (800a57c <xTaskIncrementTick+0x168>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a524:	4914      	ldr	r1, [pc, #80]	@ (800a578 <xTaskIncrementTick+0x164>)
 800a526:	4613      	mov	r3, r2
 800a528:	009b      	lsls	r3, r3, #2
 800a52a:	4413      	add	r3, r2
 800a52c:	009b      	lsls	r3, r3, #2
 800a52e:	440b      	add	r3, r1
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	2b01      	cmp	r3, #1
 800a534:	d901      	bls.n	800a53a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a536:	2301      	movs	r3, #1
 800a538:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a53a:	4b11      	ldr	r3, [pc, #68]	@ (800a580 <xTaskIncrementTick+0x16c>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d007      	beq.n	800a552 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a542:	2301      	movs	r3, #1
 800a544:	617b      	str	r3, [r7, #20]
 800a546:	e004      	b.n	800a552 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a548:	4b0e      	ldr	r3, [pc, #56]	@ (800a584 <xTaskIncrementTick+0x170>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3301      	adds	r3, #1
 800a54e:	4a0d      	ldr	r2, [pc, #52]	@ (800a584 <xTaskIncrementTick+0x170>)
 800a550:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a552:	697b      	ldr	r3, [r7, #20]
}
 800a554:	4618      	mov	r0, r3
 800a556:	3718      	adds	r7, #24
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}
 800a55c:	200011a4 	.word	0x200011a4
 800a560:	20001180 	.word	0x20001180
 800a564:	20001134 	.word	0x20001134
 800a568:	20001138 	.word	0x20001138
 800a56c:	20001194 	.word	0x20001194
 800a570:	2000119c 	.word	0x2000119c
 800a574:	20001184 	.word	0x20001184
 800a578:	20000cac 	.word	0x20000cac
 800a57c:	20000ca8 	.word	0x20000ca8
 800a580:	20001190 	.word	0x20001190
 800a584:	2000118c 	.word	0x2000118c

0800a588 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a588:	b480      	push	{r7}
 800a58a:	b085      	sub	sp, #20
 800a58c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a58e:	4b28      	ldr	r3, [pc, #160]	@ (800a630 <vTaskSwitchContext+0xa8>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d003      	beq.n	800a59e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a596:	4b27      	ldr	r3, [pc, #156]	@ (800a634 <vTaskSwitchContext+0xac>)
 800a598:	2201      	movs	r2, #1
 800a59a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a59c:	e042      	b.n	800a624 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800a59e:	4b25      	ldr	r3, [pc, #148]	@ (800a634 <vTaskSwitchContext+0xac>)
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5a4:	4b24      	ldr	r3, [pc, #144]	@ (800a638 <vTaskSwitchContext+0xb0>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	60fb      	str	r3, [r7, #12]
 800a5aa:	e011      	b.n	800a5d0 <vTaskSwitchContext+0x48>
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10b      	bne.n	800a5ca <vTaskSwitchContext+0x42>
	__asm volatile
 800a5b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5b6:	f383 8811 	msr	BASEPRI, r3
 800a5ba:	f3bf 8f6f 	isb	sy
 800a5be:	f3bf 8f4f 	dsb	sy
 800a5c2:	607b      	str	r3, [r7, #4]
}
 800a5c4:	bf00      	nop
 800a5c6:	bf00      	nop
 800a5c8:	e7fd      	b.n	800a5c6 <vTaskSwitchContext+0x3e>
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	3b01      	subs	r3, #1
 800a5ce:	60fb      	str	r3, [r7, #12]
 800a5d0:	491a      	ldr	r1, [pc, #104]	@ (800a63c <vTaskSwitchContext+0xb4>)
 800a5d2:	68fa      	ldr	r2, [r7, #12]
 800a5d4:	4613      	mov	r3, r2
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	4413      	add	r3, r2
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	440b      	add	r3, r1
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d0e3      	beq.n	800a5ac <vTaskSwitchContext+0x24>
 800a5e4:	68fa      	ldr	r2, [r7, #12]
 800a5e6:	4613      	mov	r3, r2
 800a5e8:	009b      	lsls	r3, r3, #2
 800a5ea:	4413      	add	r3, r2
 800a5ec:	009b      	lsls	r3, r3, #2
 800a5ee:	4a13      	ldr	r2, [pc, #76]	@ (800a63c <vTaskSwitchContext+0xb4>)
 800a5f0:	4413      	add	r3, r2
 800a5f2:	60bb      	str	r3, [r7, #8]
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	685a      	ldr	r2, [r3, #4]
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	605a      	str	r2, [r3, #4]
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	685a      	ldr	r2, [r3, #4]
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	3308      	adds	r3, #8
 800a606:	429a      	cmp	r2, r3
 800a608:	d104      	bne.n	800a614 <vTaskSwitchContext+0x8c>
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	685b      	ldr	r3, [r3, #4]
 800a60e:	685a      	ldr	r2, [r3, #4]
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	605a      	str	r2, [r3, #4]
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	68db      	ldr	r3, [r3, #12]
 800a61a:	4a09      	ldr	r2, [pc, #36]	@ (800a640 <vTaskSwitchContext+0xb8>)
 800a61c:	6013      	str	r3, [r2, #0]
 800a61e:	4a06      	ldr	r2, [pc, #24]	@ (800a638 <vTaskSwitchContext+0xb0>)
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	6013      	str	r3, [r2, #0]
}
 800a624:	bf00      	nop
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr
 800a630:	200011a4 	.word	0x200011a4
 800a634:	20001190 	.word	0x20001190
 800a638:	20001184 	.word	0x20001184
 800a63c:	20000cac 	.word	0x20000cac
 800a640:	20000ca8 	.word	0x20000ca8

0800a644 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d10b      	bne.n	800a66c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a658:	f383 8811 	msr	BASEPRI, r3
 800a65c:	f3bf 8f6f 	isb	sy
 800a660:	f3bf 8f4f 	dsb	sy
 800a664:	60fb      	str	r3, [r7, #12]
}
 800a666:	bf00      	nop
 800a668:	bf00      	nop
 800a66a:	e7fd      	b.n	800a668 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a66c:	4b07      	ldr	r3, [pc, #28]	@ (800a68c <vTaskPlaceOnEventList+0x48>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	3318      	adds	r3, #24
 800a672:	4619      	mov	r1, r3
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f7fe fde8 	bl	800924a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a67a:	2101      	movs	r1, #1
 800a67c:	6838      	ldr	r0, [r7, #0]
 800a67e:	f000 fa81 	bl	800ab84 <prvAddCurrentTaskToDelayedList>
}
 800a682:	bf00      	nop
 800a684:	3710      	adds	r7, #16
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}
 800a68a:	bf00      	nop
 800a68c:	20000ca8 	.word	0x20000ca8

0800a690 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a690:	b580      	push	{r7, lr}
 800a692:	b086      	sub	sp, #24
 800a694:	af00      	add	r7, sp, #0
 800a696:	60f8      	str	r0, [r7, #12]
 800a698:	60b9      	str	r1, [r7, #8]
 800a69a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d10b      	bne.n	800a6ba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a6a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6a6:	f383 8811 	msr	BASEPRI, r3
 800a6aa:	f3bf 8f6f 	isb	sy
 800a6ae:	f3bf 8f4f 	dsb	sy
 800a6b2:	617b      	str	r3, [r7, #20]
}
 800a6b4:	bf00      	nop
 800a6b6:	bf00      	nop
 800a6b8:	e7fd      	b.n	800a6b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a6ba:	4b0a      	ldr	r3, [pc, #40]	@ (800a6e4 <vTaskPlaceOnEventListRestricted+0x54>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	3318      	adds	r3, #24
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	68f8      	ldr	r0, [r7, #12]
 800a6c4:	f7fe fd9d 	bl	8009202 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d002      	beq.n	800a6d4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a6ce:	f04f 33ff 	mov.w	r3, #4294967295
 800a6d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a6d4:	6879      	ldr	r1, [r7, #4]
 800a6d6:	68b8      	ldr	r0, [r7, #8]
 800a6d8:	f000 fa54 	bl	800ab84 <prvAddCurrentTaskToDelayedList>
	}
 800a6dc:	bf00      	nop
 800a6de:	3718      	adds	r7, #24
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	20000ca8 	.word	0x20000ca8

0800a6e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b086      	sub	sp, #24
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	68db      	ldr	r3, [r3, #12]
 800a6f4:	68db      	ldr	r3, [r3, #12]
 800a6f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d10b      	bne.n	800a716 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a702:	f383 8811 	msr	BASEPRI, r3
 800a706:	f3bf 8f6f 	isb	sy
 800a70a:	f3bf 8f4f 	dsb	sy
 800a70e:	60fb      	str	r3, [r7, #12]
}
 800a710:	bf00      	nop
 800a712:	bf00      	nop
 800a714:	e7fd      	b.n	800a712 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a716:	693b      	ldr	r3, [r7, #16]
 800a718:	3318      	adds	r3, #24
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7fe fdce 	bl	80092bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a720:	4b1d      	ldr	r3, [pc, #116]	@ (800a798 <xTaskRemoveFromEventList+0xb0>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d11d      	bne.n	800a764 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	3304      	adds	r3, #4
 800a72c:	4618      	mov	r0, r3
 800a72e:	f7fe fdc5 	bl	80092bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a736:	4b19      	ldr	r3, [pc, #100]	@ (800a79c <xTaskRemoveFromEventList+0xb4>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	429a      	cmp	r2, r3
 800a73c:	d903      	bls.n	800a746 <xTaskRemoveFromEventList+0x5e>
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a742:	4a16      	ldr	r2, [pc, #88]	@ (800a79c <xTaskRemoveFromEventList+0xb4>)
 800a744:	6013      	str	r3, [r2, #0]
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a74a:	4613      	mov	r3, r2
 800a74c:	009b      	lsls	r3, r3, #2
 800a74e:	4413      	add	r3, r2
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	4a13      	ldr	r2, [pc, #76]	@ (800a7a0 <xTaskRemoveFromEventList+0xb8>)
 800a754:	441a      	add	r2, r3
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	3304      	adds	r3, #4
 800a75a:	4619      	mov	r1, r3
 800a75c:	4610      	mov	r0, r2
 800a75e:	f7fe fd50 	bl	8009202 <vListInsertEnd>
 800a762:	e005      	b.n	800a770 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	3318      	adds	r3, #24
 800a768:	4619      	mov	r1, r3
 800a76a:	480e      	ldr	r0, [pc, #56]	@ (800a7a4 <xTaskRemoveFromEventList+0xbc>)
 800a76c:	f7fe fd49 	bl	8009202 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a770:	693b      	ldr	r3, [r7, #16]
 800a772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a774:	4b0c      	ldr	r3, [pc, #48]	@ (800a7a8 <xTaskRemoveFromEventList+0xc0>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a77a:	429a      	cmp	r2, r3
 800a77c:	d905      	bls.n	800a78a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a77e:	2301      	movs	r3, #1
 800a780:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a782:	4b0a      	ldr	r3, [pc, #40]	@ (800a7ac <xTaskRemoveFromEventList+0xc4>)
 800a784:	2201      	movs	r2, #1
 800a786:	601a      	str	r2, [r3, #0]
 800a788:	e001      	b.n	800a78e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a78a:	2300      	movs	r3, #0
 800a78c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a78e:	697b      	ldr	r3, [r7, #20]
}
 800a790:	4618      	mov	r0, r3
 800a792:	3718      	adds	r7, #24
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}
 800a798:	200011a4 	.word	0x200011a4
 800a79c:	20001184 	.word	0x20001184
 800a7a0:	20000cac 	.word	0x20000cac
 800a7a4:	2000113c 	.word	0x2000113c
 800a7a8:	20000ca8 	.word	0x20000ca8
 800a7ac:	20001190 	.word	0x20001190

0800a7b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b083      	sub	sp, #12
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a7b8:	4b06      	ldr	r3, [pc, #24]	@ (800a7d4 <vTaskInternalSetTimeOutState+0x24>)
 800a7ba:	681a      	ldr	r2, [r3, #0]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a7c0:	4b05      	ldr	r3, [pc, #20]	@ (800a7d8 <vTaskInternalSetTimeOutState+0x28>)
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	605a      	str	r2, [r3, #4]
}
 800a7c8:	bf00      	nop
 800a7ca:	370c      	adds	r7, #12
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr
 800a7d4:	20001194 	.word	0x20001194
 800a7d8:	20001180 	.word	0x20001180

0800a7dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b088      	sub	sp, #32
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d10b      	bne.n	800a804 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a7ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f0:	f383 8811 	msr	BASEPRI, r3
 800a7f4:	f3bf 8f6f 	isb	sy
 800a7f8:	f3bf 8f4f 	dsb	sy
 800a7fc:	613b      	str	r3, [r7, #16]
}
 800a7fe:	bf00      	nop
 800a800:	bf00      	nop
 800a802:	e7fd      	b.n	800a800 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d10b      	bne.n	800a822 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	60fb      	str	r3, [r7, #12]
}
 800a81c:	bf00      	nop
 800a81e:	bf00      	nop
 800a820:	e7fd      	b.n	800a81e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a822:	f000 fe91 	bl	800b548 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a826:	4b1d      	ldr	r3, [pc, #116]	@ (800a89c <xTaskCheckForTimeOut+0xc0>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	69ba      	ldr	r2, [r7, #24]
 800a832:	1ad3      	subs	r3, r2, r3
 800a834:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a83e:	d102      	bne.n	800a846 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a840:	2300      	movs	r3, #0
 800a842:	61fb      	str	r3, [r7, #28]
 800a844:	e023      	b.n	800a88e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681a      	ldr	r2, [r3, #0]
 800a84a:	4b15      	ldr	r3, [pc, #84]	@ (800a8a0 <xTaskCheckForTimeOut+0xc4>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d007      	beq.n	800a862 <xTaskCheckForTimeOut+0x86>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	685b      	ldr	r3, [r3, #4]
 800a856:	69ba      	ldr	r2, [r7, #24]
 800a858:	429a      	cmp	r2, r3
 800a85a:	d302      	bcc.n	800a862 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a85c:	2301      	movs	r3, #1
 800a85e:	61fb      	str	r3, [r7, #28]
 800a860:	e015      	b.n	800a88e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	697a      	ldr	r2, [r7, #20]
 800a868:	429a      	cmp	r2, r3
 800a86a:	d20b      	bcs.n	800a884 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	1ad2      	subs	r2, r2, r3
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f7ff ff99 	bl	800a7b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a87e:	2300      	movs	r3, #0
 800a880:	61fb      	str	r3, [r7, #28]
 800a882:	e004      	b.n	800a88e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	2200      	movs	r2, #0
 800a888:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a88a:	2301      	movs	r3, #1
 800a88c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a88e:	f000 fe8d 	bl	800b5ac <vPortExitCritical>

	return xReturn;
 800a892:	69fb      	ldr	r3, [r7, #28]
}
 800a894:	4618      	mov	r0, r3
 800a896:	3720      	adds	r7, #32
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	20001180 	.word	0x20001180
 800a8a0:	20001194 	.word	0x20001194

0800a8a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a8a8:	4b03      	ldr	r3, [pc, #12]	@ (800a8b8 <vTaskMissedYield+0x14>)
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	601a      	str	r2, [r3, #0]
}
 800a8ae:	bf00      	nop
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr
 800a8b8:	20001190 	.word	0x20001190

0800a8bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a8c4:	f000 f852 	bl	800a96c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a8c8:	4b06      	ldr	r3, [pc, #24]	@ (800a8e4 <prvIdleTask+0x28>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2b01      	cmp	r3, #1
 800a8ce:	d9f9      	bls.n	800a8c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a8d0:	4b05      	ldr	r3, [pc, #20]	@ (800a8e8 <prvIdleTask+0x2c>)
 800a8d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8d6:	601a      	str	r2, [r3, #0]
 800a8d8:	f3bf 8f4f 	dsb	sy
 800a8dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a8e0:	e7f0      	b.n	800a8c4 <prvIdleTask+0x8>
 800a8e2:	bf00      	nop
 800a8e4:	20000cac 	.word	0x20000cac
 800a8e8:	e000ed04 	.word	0xe000ed04

0800a8ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	607b      	str	r3, [r7, #4]
 800a8f6:	e00c      	b.n	800a912 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a8f8:	687a      	ldr	r2, [r7, #4]
 800a8fa:	4613      	mov	r3, r2
 800a8fc:	009b      	lsls	r3, r3, #2
 800a8fe:	4413      	add	r3, r2
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	4a12      	ldr	r2, [pc, #72]	@ (800a94c <prvInitialiseTaskLists+0x60>)
 800a904:	4413      	add	r3, r2
 800a906:	4618      	mov	r0, r3
 800a908:	f7fe fc4e 	bl	80091a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	3301      	adds	r3, #1
 800a910:	607b      	str	r3, [r7, #4]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2b37      	cmp	r3, #55	@ 0x37
 800a916:	d9ef      	bls.n	800a8f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a918:	480d      	ldr	r0, [pc, #52]	@ (800a950 <prvInitialiseTaskLists+0x64>)
 800a91a:	f7fe fc45 	bl	80091a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a91e:	480d      	ldr	r0, [pc, #52]	@ (800a954 <prvInitialiseTaskLists+0x68>)
 800a920:	f7fe fc42 	bl	80091a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a924:	480c      	ldr	r0, [pc, #48]	@ (800a958 <prvInitialiseTaskLists+0x6c>)
 800a926:	f7fe fc3f 	bl	80091a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a92a:	480c      	ldr	r0, [pc, #48]	@ (800a95c <prvInitialiseTaskLists+0x70>)
 800a92c:	f7fe fc3c 	bl	80091a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a930:	480b      	ldr	r0, [pc, #44]	@ (800a960 <prvInitialiseTaskLists+0x74>)
 800a932:	f7fe fc39 	bl	80091a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a936:	4b0b      	ldr	r3, [pc, #44]	@ (800a964 <prvInitialiseTaskLists+0x78>)
 800a938:	4a05      	ldr	r2, [pc, #20]	@ (800a950 <prvInitialiseTaskLists+0x64>)
 800a93a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a93c:	4b0a      	ldr	r3, [pc, #40]	@ (800a968 <prvInitialiseTaskLists+0x7c>)
 800a93e:	4a05      	ldr	r2, [pc, #20]	@ (800a954 <prvInitialiseTaskLists+0x68>)
 800a940:	601a      	str	r2, [r3, #0]
}
 800a942:	bf00      	nop
 800a944:	3708      	adds	r7, #8
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}
 800a94a:	bf00      	nop
 800a94c:	20000cac 	.word	0x20000cac
 800a950:	2000110c 	.word	0x2000110c
 800a954:	20001120 	.word	0x20001120
 800a958:	2000113c 	.word	0x2000113c
 800a95c:	20001150 	.word	0x20001150
 800a960:	20001168 	.word	0x20001168
 800a964:	20001134 	.word	0x20001134
 800a968:	20001138 	.word	0x20001138

0800a96c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a972:	e019      	b.n	800a9a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a974:	f000 fde8 	bl	800b548 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a978:	4b10      	ldr	r3, [pc, #64]	@ (800a9bc <prvCheckTasksWaitingTermination+0x50>)
 800a97a:	68db      	ldr	r3, [r3, #12]
 800a97c:	68db      	ldr	r3, [r3, #12]
 800a97e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	3304      	adds	r3, #4
 800a984:	4618      	mov	r0, r3
 800a986:	f7fe fc99 	bl	80092bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a98a:	4b0d      	ldr	r3, [pc, #52]	@ (800a9c0 <prvCheckTasksWaitingTermination+0x54>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	3b01      	subs	r3, #1
 800a990:	4a0b      	ldr	r2, [pc, #44]	@ (800a9c0 <prvCheckTasksWaitingTermination+0x54>)
 800a992:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a994:	4b0b      	ldr	r3, [pc, #44]	@ (800a9c4 <prvCheckTasksWaitingTermination+0x58>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	3b01      	subs	r3, #1
 800a99a:	4a0a      	ldr	r2, [pc, #40]	@ (800a9c4 <prvCheckTasksWaitingTermination+0x58>)
 800a99c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a99e:	f000 fe05 	bl	800b5ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 f810 	bl	800a9c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a9a8:	4b06      	ldr	r3, [pc, #24]	@ (800a9c4 <prvCheckTasksWaitingTermination+0x58>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d1e1      	bne.n	800a974 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a9b0:	bf00      	nop
 800a9b2:	bf00      	nop
 800a9b4:	3708      	adds	r7, #8
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	20001150 	.word	0x20001150
 800a9c0:	2000117c 	.word	0x2000117c
 800a9c4:	20001164 	.word	0x20001164

0800a9c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d108      	bne.n	800a9ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f000 ffa2 	bl	800b928 <vPortFree>
				vPortFree( pxTCB );
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	f000 ff9f 	bl	800b928 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a9ea:	e019      	b.n	800aa20 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	d103      	bne.n	800a9fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 ff96 	bl	800b928 <vPortFree>
	}
 800a9fc:	e010      	b.n	800aa20 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800aa04:	2b02      	cmp	r3, #2
 800aa06:	d00b      	beq.n	800aa20 <prvDeleteTCB+0x58>
	__asm volatile
 800aa08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0c:	f383 8811 	msr	BASEPRI, r3
 800aa10:	f3bf 8f6f 	isb	sy
 800aa14:	f3bf 8f4f 	dsb	sy
 800aa18:	60fb      	str	r3, [r7, #12]
}
 800aa1a:	bf00      	nop
 800aa1c:	bf00      	nop
 800aa1e:	e7fd      	b.n	800aa1c <prvDeleteTCB+0x54>
	}
 800aa20:	bf00      	nop
 800aa22:	3710      	adds	r7, #16
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}

0800aa28 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b083      	sub	sp, #12
 800aa2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa2e:	4b0c      	ldr	r3, [pc, #48]	@ (800aa60 <prvResetNextTaskUnblockTime+0x38>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d104      	bne.n	800aa42 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aa38:	4b0a      	ldr	r3, [pc, #40]	@ (800aa64 <prvResetNextTaskUnblockTime+0x3c>)
 800aa3a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa3e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aa40:	e008      	b.n	800aa54 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa42:	4b07      	ldr	r3, [pc, #28]	@ (800aa60 <prvResetNextTaskUnblockTime+0x38>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	68db      	ldr	r3, [r3, #12]
 800aa4a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	4a04      	ldr	r2, [pc, #16]	@ (800aa64 <prvResetNextTaskUnblockTime+0x3c>)
 800aa52:	6013      	str	r3, [r2, #0]
}
 800aa54:	bf00      	nop
 800aa56:	370c      	adds	r7, #12
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr
 800aa60:	20001134 	.word	0x20001134
 800aa64:	2000119c 	.word	0x2000119c

0800aa68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aa6e:	4b0b      	ldr	r3, [pc, #44]	@ (800aa9c <xTaskGetSchedulerState+0x34>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d102      	bne.n	800aa7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800aa76:	2301      	movs	r3, #1
 800aa78:	607b      	str	r3, [r7, #4]
 800aa7a:	e008      	b.n	800aa8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa7c:	4b08      	ldr	r3, [pc, #32]	@ (800aaa0 <xTaskGetSchedulerState+0x38>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d102      	bne.n	800aa8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aa84:	2302      	movs	r3, #2
 800aa86:	607b      	str	r3, [r7, #4]
 800aa88:	e001      	b.n	800aa8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aa8e:	687b      	ldr	r3, [r7, #4]
	}
 800aa90:	4618      	mov	r0, r3
 800aa92:	370c      	adds	r7, #12
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr
 800aa9c:	20001188 	.word	0x20001188
 800aaa0:	200011a4 	.word	0x200011a4

0800aaa4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b086      	sub	sp, #24
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aab0:	2300      	movs	r3, #0
 800aab2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d058      	beq.n	800ab6c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800aaba:	4b2f      	ldr	r3, [pc, #188]	@ (800ab78 <xTaskPriorityDisinherit+0xd4>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	693a      	ldr	r2, [r7, #16]
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d00b      	beq.n	800aadc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800aac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aac8:	f383 8811 	msr	BASEPRI, r3
 800aacc:	f3bf 8f6f 	isb	sy
 800aad0:	f3bf 8f4f 	dsb	sy
 800aad4:	60fb      	str	r3, [r7, #12]
}
 800aad6:	bf00      	nop
 800aad8:	bf00      	nop
 800aada:	e7fd      	b.n	800aad8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d10b      	bne.n	800aafc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800aae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae8:	f383 8811 	msr	BASEPRI, r3
 800aaec:	f3bf 8f6f 	isb	sy
 800aaf0:	f3bf 8f4f 	dsb	sy
 800aaf4:	60bb      	str	r3, [r7, #8]
}
 800aaf6:	bf00      	nop
 800aaf8:	bf00      	nop
 800aafa:	e7fd      	b.n	800aaf8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab00:	1e5a      	subs	r2, r3, #1
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d02c      	beq.n	800ab6c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d128      	bne.n	800ab6c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	3304      	adds	r3, #4
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f7fe fbcc 	bl	80092bc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ab24:	693b      	ldr	r3, [r7, #16]
 800ab26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab30:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ab34:	693b      	ldr	r3, [r7, #16]
 800ab36:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab3c:	4b0f      	ldr	r3, [pc, #60]	@ (800ab7c <xTaskPriorityDisinherit+0xd8>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d903      	bls.n	800ab4c <xTaskPriorityDisinherit+0xa8>
 800ab44:	693b      	ldr	r3, [r7, #16]
 800ab46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab48:	4a0c      	ldr	r2, [pc, #48]	@ (800ab7c <xTaskPriorityDisinherit+0xd8>)
 800ab4a:	6013      	str	r3, [r2, #0]
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab50:	4613      	mov	r3, r2
 800ab52:	009b      	lsls	r3, r3, #2
 800ab54:	4413      	add	r3, r2
 800ab56:	009b      	lsls	r3, r3, #2
 800ab58:	4a09      	ldr	r2, [pc, #36]	@ (800ab80 <xTaskPriorityDisinherit+0xdc>)
 800ab5a:	441a      	add	r2, r3
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	3304      	adds	r3, #4
 800ab60:	4619      	mov	r1, r3
 800ab62:	4610      	mov	r0, r2
 800ab64:	f7fe fb4d 	bl	8009202 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ab6c:	697b      	ldr	r3, [r7, #20]
	}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3718      	adds	r7, #24
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}
 800ab76:	bf00      	nop
 800ab78:	20000ca8 	.word	0x20000ca8
 800ab7c:	20001184 	.word	0x20001184
 800ab80:	20000cac 	.word	0x20000cac

0800ab84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b084      	sub	sp, #16
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ab8e:	4b21      	ldr	r3, [pc, #132]	@ (800ac14 <prvAddCurrentTaskToDelayedList+0x90>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab94:	4b20      	ldr	r3, [pc, #128]	@ (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	3304      	adds	r3, #4
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7fe fb8e 	bl	80092bc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba6:	d10a      	bne.n	800abbe <prvAddCurrentTaskToDelayedList+0x3a>
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d007      	beq.n	800abbe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abae:	4b1a      	ldr	r3, [pc, #104]	@ (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	3304      	adds	r3, #4
 800abb4:	4619      	mov	r1, r3
 800abb6:	4819      	ldr	r0, [pc, #100]	@ (800ac1c <prvAddCurrentTaskToDelayedList+0x98>)
 800abb8:	f7fe fb23 	bl	8009202 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800abbc:	e026      	b.n	800ac0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800abbe:	68fa      	ldr	r2, [r7, #12]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	4413      	add	r3, r2
 800abc4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800abc6:	4b14      	ldr	r3, [pc, #80]	@ (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	68ba      	ldr	r2, [r7, #8]
 800abcc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800abce:	68ba      	ldr	r2, [r7, #8]
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d209      	bcs.n	800abea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abd6:	4b12      	ldr	r3, [pc, #72]	@ (800ac20 <prvAddCurrentTaskToDelayedList+0x9c>)
 800abd8:	681a      	ldr	r2, [r3, #0]
 800abda:	4b0f      	ldr	r3, [pc, #60]	@ (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	3304      	adds	r3, #4
 800abe0:	4619      	mov	r1, r3
 800abe2:	4610      	mov	r0, r2
 800abe4:	f7fe fb31 	bl	800924a <vListInsert>
}
 800abe8:	e010      	b.n	800ac0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abea:	4b0e      	ldr	r3, [pc, #56]	@ (800ac24 <prvAddCurrentTaskToDelayedList+0xa0>)
 800abec:	681a      	ldr	r2, [r3, #0]
 800abee:	4b0a      	ldr	r3, [pc, #40]	@ (800ac18 <prvAddCurrentTaskToDelayedList+0x94>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	3304      	adds	r3, #4
 800abf4:	4619      	mov	r1, r3
 800abf6:	4610      	mov	r0, r2
 800abf8:	f7fe fb27 	bl	800924a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800abfc:	4b0a      	ldr	r3, [pc, #40]	@ (800ac28 <prvAddCurrentTaskToDelayedList+0xa4>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	68ba      	ldr	r2, [r7, #8]
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d202      	bcs.n	800ac0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ac06:	4a08      	ldr	r2, [pc, #32]	@ (800ac28 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	6013      	str	r3, [r2, #0]
}
 800ac0c:	bf00      	nop
 800ac0e:	3710      	adds	r7, #16
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	20001180 	.word	0x20001180
 800ac18:	20000ca8 	.word	0x20000ca8
 800ac1c:	20001168 	.word	0x20001168
 800ac20:	20001138 	.word	0x20001138
 800ac24:	20001134 	.word	0x20001134
 800ac28:	2000119c 	.word	0x2000119c

0800ac2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b08a      	sub	sp, #40	@ 0x28
 800ac30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ac32:	2300      	movs	r3, #0
 800ac34:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ac36:	f000 fb13 	bl	800b260 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ac3a:	4b1d      	ldr	r3, [pc, #116]	@ (800acb0 <xTimerCreateTimerTask+0x84>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d021      	beq.n	800ac86 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ac42:	2300      	movs	r3, #0
 800ac44:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ac46:	2300      	movs	r3, #0
 800ac48:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ac4a:	1d3a      	adds	r2, r7, #4
 800ac4c:	f107 0108 	add.w	r1, r7, #8
 800ac50:	f107 030c 	add.w	r3, r7, #12
 800ac54:	4618      	mov	r0, r3
 800ac56:	f7fe fa8d 	bl	8009174 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ac5a:	6879      	ldr	r1, [r7, #4]
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	68fa      	ldr	r2, [r7, #12]
 800ac60:	9202      	str	r2, [sp, #8]
 800ac62:	9301      	str	r3, [sp, #4]
 800ac64:	2302      	movs	r3, #2
 800ac66:	9300      	str	r3, [sp, #0]
 800ac68:	2300      	movs	r3, #0
 800ac6a:	460a      	mov	r2, r1
 800ac6c:	4911      	ldr	r1, [pc, #68]	@ (800acb4 <xTimerCreateTimerTask+0x88>)
 800ac6e:	4812      	ldr	r0, [pc, #72]	@ (800acb8 <xTimerCreateTimerTask+0x8c>)
 800ac70:	f7ff f8d0 	bl	8009e14 <xTaskCreateStatic>
 800ac74:	4603      	mov	r3, r0
 800ac76:	4a11      	ldr	r2, [pc, #68]	@ (800acbc <xTimerCreateTimerTask+0x90>)
 800ac78:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ac7a:	4b10      	ldr	r3, [pc, #64]	@ (800acbc <xTimerCreateTimerTask+0x90>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d001      	beq.n	800ac86 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ac82:	2301      	movs	r3, #1
 800ac84:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d10b      	bne.n	800aca4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ac8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac90:	f383 8811 	msr	BASEPRI, r3
 800ac94:	f3bf 8f6f 	isb	sy
 800ac98:	f3bf 8f4f 	dsb	sy
 800ac9c:	613b      	str	r3, [r7, #16]
}
 800ac9e:	bf00      	nop
 800aca0:	bf00      	nop
 800aca2:	e7fd      	b.n	800aca0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aca4:	697b      	ldr	r3, [r7, #20]
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3718      	adds	r7, #24
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
 800acae:	bf00      	nop
 800acb0:	200011d8 	.word	0x200011d8
 800acb4:	0800c698 	.word	0x0800c698
 800acb8:	0800adf9 	.word	0x0800adf9
 800acbc:	200011dc 	.word	0x200011dc

0800acc0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b08a      	sub	sp, #40	@ 0x28
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	607a      	str	r2, [r7, #4]
 800accc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800acce:	2300      	movs	r3, #0
 800acd0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d10b      	bne.n	800acf0 <xTimerGenericCommand+0x30>
	__asm volatile
 800acd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acdc:	f383 8811 	msr	BASEPRI, r3
 800ace0:	f3bf 8f6f 	isb	sy
 800ace4:	f3bf 8f4f 	dsb	sy
 800ace8:	623b      	str	r3, [r7, #32]
}
 800acea:	bf00      	nop
 800acec:	bf00      	nop
 800acee:	e7fd      	b.n	800acec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800acf0:	4b19      	ldr	r3, [pc, #100]	@ (800ad58 <xTimerGenericCommand+0x98>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d02a      	beq.n	800ad4e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	2b05      	cmp	r3, #5
 800ad08:	dc18      	bgt.n	800ad3c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ad0a:	f7ff fead 	bl	800aa68 <xTaskGetSchedulerState>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	2b02      	cmp	r3, #2
 800ad12:	d109      	bne.n	800ad28 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ad14:	4b10      	ldr	r3, [pc, #64]	@ (800ad58 <xTimerGenericCommand+0x98>)
 800ad16:	6818      	ldr	r0, [r3, #0]
 800ad18:	f107 0110 	add.w	r1, r7, #16
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad20:	f7fe fc88 	bl	8009634 <xQueueGenericSend>
 800ad24:	6278      	str	r0, [r7, #36]	@ 0x24
 800ad26:	e012      	b.n	800ad4e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ad28:	4b0b      	ldr	r3, [pc, #44]	@ (800ad58 <xTimerGenericCommand+0x98>)
 800ad2a:	6818      	ldr	r0, [r3, #0]
 800ad2c:	f107 0110 	add.w	r1, r7, #16
 800ad30:	2300      	movs	r3, #0
 800ad32:	2200      	movs	r2, #0
 800ad34:	f7fe fc7e 	bl	8009634 <xQueueGenericSend>
 800ad38:	6278      	str	r0, [r7, #36]	@ 0x24
 800ad3a:	e008      	b.n	800ad4e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ad3c:	4b06      	ldr	r3, [pc, #24]	@ (800ad58 <xTimerGenericCommand+0x98>)
 800ad3e:	6818      	ldr	r0, [r3, #0]
 800ad40:	f107 0110 	add.w	r1, r7, #16
 800ad44:	2300      	movs	r3, #0
 800ad46:	683a      	ldr	r2, [r7, #0]
 800ad48:	f7fe fd76 	bl	8009838 <xQueueGenericSendFromISR>
 800ad4c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ad4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3728      	adds	r7, #40	@ 0x28
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}
 800ad58:	200011d8 	.word	0x200011d8

0800ad5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b088      	sub	sp, #32
 800ad60:	af02      	add	r7, sp, #8
 800ad62:	6078      	str	r0, [r7, #4]
 800ad64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad66:	4b23      	ldr	r3, [pc, #140]	@ (800adf4 <prvProcessExpiredTimer+0x98>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	68db      	ldr	r3, [r3, #12]
 800ad6c:	68db      	ldr	r3, [r3, #12]
 800ad6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	3304      	adds	r3, #4
 800ad74:	4618      	mov	r0, r3
 800ad76:	f7fe faa1 	bl	80092bc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad80:	f003 0304 	and.w	r3, r3, #4
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d023      	beq.n	800add0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	699a      	ldr	r2, [r3, #24]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	18d1      	adds	r1, r2, r3
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	683a      	ldr	r2, [r7, #0]
 800ad94:	6978      	ldr	r0, [r7, #20]
 800ad96:	f000 f8d5 	bl	800af44 <prvInsertTimerInActiveList>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d020      	beq.n	800ade2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ada0:	2300      	movs	r3, #0
 800ada2:	9300      	str	r3, [sp, #0]
 800ada4:	2300      	movs	r3, #0
 800ada6:	687a      	ldr	r2, [r7, #4]
 800ada8:	2100      	movs	r1, #0
 800adaa:	6978      	ldr	r0, [r7, #20]
 800adac:	f7ff ff88 	bl	800acc0 <xTimerGenericCommand>
 800adb0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d114      	bne.n	800ade2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800adb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adbc:	f383 8811 	msr	BASEPRI, r3
 800adc0:	f3bf 8f6f 	isb	sy
 800adc4:	f3bf 8f4f 	dsb	sy
 800adc8:	60fb      	str	r3, [r7, #12]
}
 800adca:	bf00      	nop
 800adcc:	bf00      	nop
 800adce:	e7fd      	b.n	800adcc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800add6:	f023 0301 	bic.w	r3, r3, #1
 800adda:	b2da      	uxtb	r2, r3
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ade2:	697b      	ldr	r3, [r7, #20]
 800ade4:	6a1b      	ldr	r3, [r3, #32]
 800ade6:	6978      	ldr	r0, [r7, #20]
 800ade8:	4798      	blx	r3
}
 800adea:	bf00      	nop
 800adec:	3718      	adds	r7, #24
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	200011d0 	.word	0x200011d0

0800adf8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ae00:	f107 0308 	add.w	r3, r7, #8
 800ae04:	4618      	mov	r0, r3
 800ae06:	f000 f859 	bl	800aebc <prvGetNextExpireTime>
 800ae0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	4619      	mov	r1, r3
 800ae10:	68f8      	ldr	r0, [r7, #12]
 800ae12:	f000 f805 	bl	800ae20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ae16:	f000 f8d7 	bl	800afc8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ae1a:	bf00      	nop
 800ae1c:	e7f0      	b.n	800ae00 <prvTimerTask+0x8>
	...

0800ae20 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b084      	sub	sp, #16
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ae2a:	f7ff fa37 	bl	800a29c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ae2e:	f107 0308 	add.w	r3, r7, #8
 800ae32:	4618      	mov	r0, r3
 800ae34:	f000 f866 	bl	800af04 <prvSampleTimeNow>
 800ae38:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d130      	bne.n	800aea2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d10a      	bne.n	800ae5c <prvProcessTimerOrBlockTask+0x3c>
 800ae46:	687a      	ldr	r2, [r7, #4]
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d806      	bhi.n	800ae5c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ae4e:	f7ff fa33 	bl	800a2b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ae52:	68f9      	ldr	r1, [r7, #12]
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f7ff ff81 	bl	800ad5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ae5a:	e024      	b.n	800aea6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d008      	beq.n	800ae74 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ae62:	4b13      	ldr	r3, [pc, #76]	@ (800aeb0 <prvProcessTimerOrBlockTask+0x90>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d101      	bne.n	800ae70 <prvProcessTimerOrBlockTask+0x50>
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	e000      	b.n	800ae72 <prvProcessTimerOrBlockTask+0x52>
 800ae70:	2300      	movs	r3, #0
 800ae72:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ae74:	4b0f      	ldr	r3, [pc, #60]	@ (800aeb4 <prvProcessTimerOrBlockTask+0x94>)
 800ae76:	6818      	ldr	r0, [r3, #0]
 800ae78:	687a      	ldr	r2, [r7, #4]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	1ad3      	subs	r3, r2, r3
 800ae7e:	683a      	ldr	r2, [r7, #0]
 800ae80:	4619      	mov	r1, r3
 800ae82:	f7fe ff93 	bl	8009dac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ae86:	f7ff fa17 	bl	800a2b8 <xTaskResumeAll>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d10a      	bne.n	800aea6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ae90:	4b09      	ldr	r3, [pc, #36]	@ (800aeb8 <prvProcessTimerOrBlockTask+0x98>)
 800ae92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae96:	601a      	str	r2, [r3, #0]
 800ae98:	f3bf 8f4f 	dsb	sy
 800ae9c:	f3bf 8f6f 	isb	sy
}
 800aea0:	e001      	b.n	800aea6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aea2:	f7ff fa09 	bl	800a2b8 <xTaskResumeAll>
}
 800aea6:	bf00      	nop
 800aea8:	3710      	adds	r7, #16
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}
 800aeae:	bf00      	nop
 800aeb0:	200011d4 	.word	0x200011d4
 800aeb4:	200011d8 	.word	0x200011d8
 800aeb8:	e000ed04 	.word	0xe000ed04

0800aebc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aebc:	b480      	push	{r7}
 800aebe:	b085      	sub	sp, #20
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aec4:	4b0e      	ldr	r3, [pc, #56]	@ (800af00 <prvGetNextExpireTime+0x44>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d101      	bne.n	800aed2 <prvGetNextExpireTime+0x16>
 800aece:	2201      	movs	r2, #1
 800aed0:	e000      	b.n	800aed4 <prvGetNextExpireTime+0x18>
 800aed2:	2200      	movs	r2, #0
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d105      	bne.n	800aeec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aee0:	4b07      	ldr	r3, [pc, #28]	@ (800af00 <prvGetNextExpireTime+0x44>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	68db      	ldr	r3, [r3, #12]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	60fb      	str	r3, [r7, #12]
 800aeea:	e001      	b.n	800aef0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aeec:	2300      	movs	r3, #0
 800aeee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aef0:	68fb      	ldr	r3, [r7, #12]
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3714      	adds	r7, #20
 800aef6:	46bd      	mov	sp, r7
 800aef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefc:	4770      	bx	lr
 800aefe:	bf00      	nop
 800af00:	200011d0 	.word	0x200011d0

0800af04 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800af0c:	f7ff fa72 	bl	800a3f4 <xTaskGetTickCount>
 800af10:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800af12:	4b0b      	ldr	r3, [pc, #44]	@ (800af40 <prvSampleTimeNow+0x3c>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	68fa      	ldr	r2, [r7, #12]
 800af18:	429a      	cmp	r2, r3
 800af1a:	d205      	bcs.n	800af28 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800af1c:	f000 f93a 	bl	800b194 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2201      	movs	r2, #1
 800af24:	601a      	str	r2, [r3, #0]
 800af26:	e002      	b.n	800af2e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2200      	movs	r2, #0
 800af2c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800af2e:	4a04      	ldr	r2, [pc, #16]	@ (800af40 <prvSampleTimeNow+0x3c>)
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800af34:	68fb      	ldr	r3, [r7, #12]
}
 800af36:	4618      	mov	r0, r3
 800af38:	3710      	adds	r7, #16
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}
 800af3e:	bf00      	nop
 800af40:	200011e0 	.word	0x200011e0

0800af44 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b086      	sub	sp, #24
 800af48:	af00      	add	r7, sp, #0
 800af4a:	60f8      	str	r0, [r7, #12]
 800af4c:	60b9      	str	r1, [r7, #8]
 800af4e:	607a      	str	r2, [r7, #4]
 800af50:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800af52:	2300      	movs	r3, #0
 800af54:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	68ba      	ldr	r2, [r7, #8]
 800af5a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	68fa      	ldr	r2, [r7, #12]
 800af60:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800af62:	68ba      	ldr	r2, [r7, #8]
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	429a      	cmp	r2, r3
 800af68:	d812      	bhi.n	800af90 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	1ad2      	subs	r2, r2, r3
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	699b      	ldr	r3, [r3, #24]
 800af74:	429a      	cmp	r2, r3
 800af76:	d302      	bcc.n	800af7e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800af78:	2301      	movs	r3, #1
 800af7a:	617b      	str	r3, [r7, #20]
 800af7c:	e01b      	b.n	800afb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800af7e:	4b10      	ldr	r3, [pc, #64]	@ (800afc0 <prvInsertTimerInActiveList+0x7c>)
 800af80:	681a      	ldr	r2, [r3, #0]
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	3304      	adds	r3, #4
 800af86:	4619      	mov	r1, r3
 800af88:	4610      	mov	r0, r2
 800af8a:	f7fe f95e 	bl	800924a <vListInsert>
 800af8e:	e012      	b.n	800afb6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800af90:	687a      	ldr	r2, [r7, #4]
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	429a      	cmp	r2, r3
 800af96:	d206      	bcs.n	800afa6 <prvInsertTimerInActiveList+0x62>
 800af98:	68ba      	ldr	r2, [r7, #8]
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	429a      	cmp	r2, r3
 800af9e:	d302      	bcc.n	800afa6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800afa0:	2301      	movs	r3, #1
 800afa2:	617b      	str	r3, [r7, #20]
 800afa4:	e007      	b.n	800afb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800afa6:	4b07      	ldr	r3, [pc, #28]	@ (800afc4 <prvInsertTimerInActiveList+0x80>)
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	3304      	adds	r3, #4
 800afae:	4619      	mov	r1, r3
 800afb0:	4610      	mov	r0, r2
 800afb2:	f7fe f94a 	bl	800924a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800afb6:	697b      	ldr	r3, [r7, #20]
}
 800afb8:	4618      	mov	r0, r3
 800afba:	3718      	adds	r7, #24
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}
 800afc0:	200011d4 	.word	0x200011d4
 800afc4:	200011d0 	.word	0x200011d0

0800afc8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b08e      	sub	sp, #56	@ 0x38
 800afcc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800afce:	e0ce      	b.n	800b16e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	da19      	bge.n	800b00a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800afd6:	1d3b      	adds	r3, r7, #4
 800afd8:	3304      	adds	r3, #4
 800afda:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800afdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d10b      	bne.n	800affa <prvProcessReceivedCommands+0x32>
	__asm volatile
 800afe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afe6:	f383 8811 	msr	BASEPRI, r3
 800afea:	f3bf 8f6f 	isb	sy
 800afee:	f3bf 8f4f 	dsb	sy
 800aff2:	61fb      	str	r3, [r7, #28]
}
 800aff4:	bf00      	nop
 800aff6:	bf00      	nop
 800aff8:	e7fd      	b.n	800aff6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800affa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b000:	6850      	ldr	r0, [r2, #4]
 800b002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b004:	6892      	ldr	r2, [r2, #8]
 800b006:	4611      	mov	r1, r2
 800b008:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	f2c0 80ae 	blt.w	800b16e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b018:	695b      	ldr	r3, [r3, #20]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d004      	beq.n	800b028 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b01e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b020:	3304      	adds	r3, #4
 800b022:	4618      	mov	r0, r3
 800b024:	f7fe f94a 	bl	80092bc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b028:	463b      	mov	r3, r7
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7ff ff6a 	bl	800af04 <prvSampleTimeNow>
 800b030:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2b09      	cmp	r3, #9
 800b036:	f200 8097 	bhi.w	800b168 <prvProcessReceivedCommands+0x1a0>
 800b03a:	a201      	add	r2, pc, #4	@ (adr r2, 800b040 <prvProcessReceivedCommands+0x78>)
 800b03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b040:	0800b069 	.word	0x0800b069
 800b044:	0800b069 	.word	0x0800b069
 800b048:	0800b069 	.word	0x0800b069
 800b04c:	0800b0df 	.word	0x0800b0df
 800b050:	0800b0f3 	.word	0x0800b0f3
 800b054:	0800b13f 	.word	0x0800b13f
 800b058:	0800b069 	.word	0x0800b069
 800b05c:	0800b069 	.word	0x0800b069
 800b060:	0800b0df 	.word	0x0800b0df
 800b064:	0800b0f3 	.word	0x0800b0f3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b06a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b06e:	f043 0301 	orr.w	r3, r3, #1
 800b072:	b2da      	uxtb	r2, r3
 800b074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b076:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b07a:	68ba      	ldr	r2, [r7, #8]
 800b07c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b07e:	699b      	ldr	r3, [r3, #24]
 800b080:	18d1      	adds	r1, r2, r3
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b086:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b088:	f7ff ff5c 	bl	800af44 <prvInsertTimerInActiveList>
 800b08c:	4603      	mov	r3, r0
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d06c      	beq.n	800b16c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b094:	6a1b      	ldr	r3, [r3, #32]
 800b096:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b098:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b09a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b09c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b0a0:	f003 0304 	and.w	r3, r3, #4
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d061      	beq.n	800b16c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b0a8:	68ba      	ldr	r2, [r7, #8]
 800b0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ac:	699b      	ldr	r3, [r3, #24]
 800b0ae:	441a      	add	r2, r3
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	9300      	str	r3, [sp, #0]
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	2100      	movs	r1, #0
 800b0b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b0ba:	f7ff fe01 	bl	800acc0 <xTimerGenericCommand>
 800b0be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b0c0:	6a3b      	ldr	r3, [r7, #32]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d152      	bne.n	800b16c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b0c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0ca:	f383 8811 	msr	BASEPRI, r3
 800b0ce:	f3bf 8f6f 	isb	sy
 800b0d2:	f3bf 8f4f 	dsb	sy
 800b0d6:	61bb      	str	r3, [r7, #24]
}
 800b0d8:	bf00      	nop
 800b0da:	bf00      	nop
 800b0dc:	e7fd      	b.n	800b0da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b0de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b0e4:	f023 0301 	bic.w	r3, r3, #1
 800b0e8:	b2da      	uxtb	r2, r3
 800b0ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b0f0:	e03d      	b.n	800b16e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b0f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b0f8:	f043 0301 	orr.w	r3, r3, #1
 800b0fc:	b2da      	uxtb	r2, r3
 800b0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b100:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b104:	68ba      	ldr	r2, [r7, #8]
 800b106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b108:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10c:	699b      	ldr	r3, [r3, #24]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d10b      	bne.n	800b12a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b116:	f383 8811 	msr	BASEPRI, r3
 800b11a:	f3bf 8f6f 	isb	sy
 800b11e:	f3bf 8f4f 	dsb	sy
 800b122:	617b      	str	r3, [r7, #20]
}
 800b124:	bf00      	nop
 800b126:	bf00      	nop
 800b128:	e7fd      	b.n	800b126 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b12c:	699a      	ldr	r2, [r3, #24]
 800b12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b130:	18d1      	adds	r1, r2, r3
 800b132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b136:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b138:	f7ff ff04 	bl	800af44 <prvInsertTimerInActiveList>
					break;
 800b13c:	e017      	b.n	800b16e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b13e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b140:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b144:	f003 0302 	and.w	r3, r3, #2
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d103      	bne.n	800b154 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b14c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b14e:	f000 fbeb 	bl	800b928 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b152:	e00c      	b.n	800b16e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b156:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b15a:	f023 0301 	bic.w	r3, r3, #1
 800b15e:	b2da      	uxtb	r2, r3
 800b160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b162:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b166:	e002      	b.n	800b16e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b168:	bf00      	nop
 800b16a:	e000      	b.n	800b16e <prvProcessReceivedCommands+0x1a6>
					break;
 800b16c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b16e:	4b08      	ldr	r3, [pc, #32]	@ (800b190 <prvProcessReceivedCommands+0x1c8>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	1d39      	adds	r1, r7, #4
 800b174:	2200      	movs	r2, #0
 800b176:	4618      	mov	r0, r3
 800b178:	f7fe fbfc 	bl	8009974 <xQueueReceive>
 800b17c:	4603      	mov	r3, r0
 800b17e:	2b00      	cmp	r3, #0
 800b180:	f47f af26 	bne.w	800afd0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b184:	bf00      	nop
 800b186:	bf00      	nop
 800b188:	3730      	adds	r7, #48	@ 0x30
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}
 800b18e:	bf00      	nop
 800b190:	200011d8 	.word	0x200011d8

0800b194 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b088      	sub	sp, #32
 800b198:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b19a:	e049      	b.n	800b230 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b19c:	4b2e      	ldr	r3, [pc, #184]	@ (800b258 <prvSwitchTimerLists+0xc4>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	68db      	ldr	r3, [r3, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1a6:	4b2c      	ldr	r3, [pc, #176]	@ (800b258 <prvSwitchTimerLists+0xc4>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	68db      	ldr	r3, [r3, #12]
 800b1ac:	68db      	ldr	r3, [r3, #12]
 800b1ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	3304      	adds	r3, #4
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	f7fe f881 	bl	80092bc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	6a1b      	ldr	r3, [r3, #32]
 800b1be:	68f8      	ldr	r0, [r7, #12]
 800b1c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b1c8:	f003 0304 	and.w	r3, r3, #4
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d02f      	beq.n	800b230 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	699b      	ldr	r3, [r3, #24]
 800b1d4:	693a      	ldr	r2, [r7, #16]
 800b1d6:	4413      	add	r3, r2
 800b1d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b1da:	68ba      	ldr	r2, [r7, #8]
 800b1dc:	693b      	ldr	r3, [r7, #16]
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d90e      	bls.n	800b200 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	68ba      	ldr	r2, [r7, #8]
 800b1e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	68fa      	ldr	r2, [r7, #12]
 800b1ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b1ee:	4b1a      	ldr	r3, [pc, #104]	@ (800b258 <prvSwitchTimerLists+0xc4>)
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	3304      	adds	r3, #4
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	4610      	mov	r0, r2
 800b1fa:	f7fe f826 	bl	800924a <vListInsert>
 800b1fe:	e017      	b.n	800b230 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b200:	2300      	movs	r3, #0
 800b202:	9300      	str	r3, [sp, #0]
 800b204:	2300      	movs	r3, #0
 800b206:	693a      	ldr	r2, [r7, #16]
 800b208:	2100      	movs	r1, #0
 800b20a:	68f8      	ldr	r0, [r7, #12]
 800b20c:	f7ff fd58 	bl	800acc0 <xTimerGenericCommand>
 800b210:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d10b      	bne.n	800b230 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b21c:	f383 8811 	msr	BASEPRI, r3
 800b220:	f3bf 8f6f 	isb	sy
 800b224:	f3bf 8f4f 	dsb	sy
 800b228:	603b      	str	r3, [r7, #0]
}
 800b22a:	bf00      	nop
 800b22c:	bf00      	nop
 800b22e:	e7fd      	b.n	800b22c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b230:	4b09      	ldr	r3, [pc, #36]	@ (800b258 <prvSwitchTimerLists+0xc4>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d1b0      	bne.n	800b19c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b23a:	4b07      	ldr	r3, [pc, #28]	@ (800b258 <prvSwitchTimerLists+0xc4>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b240:	4b06      	ldr	r3, [pc, #24]	@ (800b25c <prvSwitchTimerLists+0xc8>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	4a04      	ldr	r2, [pc, #16]	@ (800b258 <prvSwitchTimerLists+0xc4>)
 800b246:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b248:	4a04      	ldr	r2, [pc, #16]	@ (800b25c <prvSwitchTimerLists+0xc8>)
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	6013      	str	r3, [r2, #0]
}
 800b24e:	bf00      	nop
 800b250:	3718      	adds	r7, #24
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}
 800b256:	bf00      	nop
 800b258:	200011d0 	.word	0x200011d0
 800b25c:	200011d4 	.word	0x200011d4

0800b260 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b082      	sub	sp, #8
 800b264:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b266:	f000 f96f 	bl	800b548 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b26a:	4b15      	ldr	r3, [pc, #84]	@ (800b2c0 <prvCheckForValidListAndQueue+0x60>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d120      	bne.n	800b2b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b272:	4814      	ldr	r0, [pc, #80]	@ (800b2c4 <prvCheckForValidListAndQueue+0x64>)
 800b274:	f7fd ff98 	bl	80091a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b278:	4813      	ldr	r0, [pc, #76]	@ (800b2c8 <prvCheckForValidListAndQueue+0x68>)
 800b27a:	f7fd ff95 	bl	80091a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b27e:	4b13      	ldr	r3, [pc, #76]	@ (800b2cc <prvCheckForValidListAndQueue+0x6c>)
 800b280:	4a10      	ldr	r2, [pc, #64]	@ (800b2c4 <prvCheckForValidListAndQueue+0x64>)
 800b282:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b284:	4b12      	ldr	r3, [pc, #72]	@ (800b2d0 <prvCheckForValidListAndQueue+0x70>)
 800b286:	4a10      	ldr	r2, [pc, #64]	@ (800b2c8 <prvCheckForValidListAndQueue+0x68>)
 800b288:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b28a:	2300      	movs	r3, #0
 800b28c:	9300      	str	r3, [sp, #0]
 800b28e:	4b11      	ldr	r3, [pc, #68]	@ (800b2d4 <prvCheckForValidListAndQueue+0x74>)
 800b290:	4a11      	ldr	r2, [pc, #68]	@ (800b2d8 <prvCheckForValidListAndQueue+0x78>)
 800b292:	2110      	movs	r1, #16
 800b294:	200a      	movs	r0, #10
 800b296:	f7fe f8a5 	bl	80093e4 <xQueueGenericCreateStatic>
 800b29a:	4603      	mov	r3, r0
 800b29c:	4a08      	ldr	r2, [pc, #32]	@ (800b2c0 <prvCheckForValidListAndQueue+0x60>)
 800b29e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b2a0:	4b07      	ldr	r3, [pc, #28]	@ (800b2c0 <prvCheckForValidListAndQueue+0x60>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d005      	beq.n	800b2b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b2a8:	4b05      	ldr	r3, [pc, #20]	@ (800b2c0 <prvCheckForValidListAndQueue+0x60>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	490b      	ldr	r1, [pc, #44]	@ (800b2dc <prvCheckForValidListAndQueue+0x7c>)
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7fe fd52 	bl	8009d58 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b2b4:	f000 f97a 	bl	800b5ac <vPortExitCritical>
}
 800b2b8:	bf00      	nop
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bd80      	pop	{r7, pc}
 800b2be:	bf00      	nop
 800b2c0:	200011d8 	.word	0x200011d8
 800b2c4:	200011a8 	.word	0x200011a8
 800b2c8:	200011bc 	.word	0x200011bc
 800b2cc:	200011d0 	.word	0x200011d0
 800b2d0:	200011d4 	.word	0x200011d4
 800b2d4:	20001284 	.word	0x20001284
 800b2d8:	200011e4 	.word	0x200011e4
 800b2dc:	0800c6a0 	.word	0x0800c6a0

0800b2e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b085      	sub	sp, #20
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	60f8      	str	r0, [r7, #12]
 800b2e8:	60b9      	str	r1, [r7, #8]
 800b2ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	3b04      	subs	r3, #4
 800b2f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b2f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	3b04      	subs	r3, #4
 800b2fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	f023 0201 	bic.w	r2, r3, #1
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	3b04      	subs	r3, #4
 800b30e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b310:	4a0c      	ldr	r2, [pc, #48]	@ (800b344 <pxPortInitialiseStack+0x64>)
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	3b14      	subs	r3, #20
 800b31a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b31c:	687a      	ldr	r2, [r7, #4]
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	3b04      	subs	r3, #4
 800b326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	f06f 0202 	mvn.w	r2, #2
 800b32e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	3b20      	subs	r3, #32
 800b334:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b336:	68fb      	ldr	r3, [r7, #12]
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3714      	adds	r7, #20
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr
 800b344:	0800b349 	.word	0x0800b349

0800b348 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b34e:	2300      	movs	r3, #0
 800b350:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b352:	4b13      	ldr	r3, [pc, #76]	@ (800b3a0 <prvTaskExitError+0x58>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b35a:	d00b      	beq.n	800b374 <prvTaskExitError+0x2c>
	__asm volatile
 800b35c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b360:	f383 8811 	msr	BASEPRI, r3
 800b364:	f3bf 8f6f 	isb	sy
 800b368:	f3bf 8f4f 	dsb	sy
 800b36c:	60fb      	str	r3, [r7, #12]
}
 800b36e:	bf00      	nop
 800b370:	bf00      	nop
 800b372:	e7fd      	b.n	800b370 <prvTaskExitError+0x28>
	__asm volatile
 800b374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b378:	f383 8811 	msr	BASEPRI, r3
 800b37c:	f3bf 8f6f 	isb	sy
 800b380:	f3bf 8f4f 	dsb	sy
 800b384:	60bb      	str	r3, [r7, #8]
}
 800b386:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b388:	bf00      	nop
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d0fc      	beq.n	800b38a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b390:	bf00      	nop
 800b392:	bf00      	nop
 800b394:	3714      	adds	r7, #20
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr
 800b39e:	bf00      	nop
 800b3a0:	2000000c 	.word	0x2000000c
	...

0800b3b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b3b0:	4b07      	ldr	r3, [pc, #28]	@ (800b3d0 <pxCurrentTCBConst2>)
 800b3b2:	6819      	ldr	r1, [r3, #0]
 800b3b4:	6808      	ldr	r0, [r1, #0]
 800b3b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ba:	f380 8809 	msr	PSP, r0
 800b3be:	f3bf 8f6f 	isb	sy
 800b3c2:	f04f 0000 	mov.w	r0, #0
 800b3c6:	f380 8811 	msr	BASEPRI, r0
 800b3ca:	4770      	bx	lr
 800b3cc:	f3af 8000 	nop.w

0800b3d0 <pxCurrentTCBConst2>:
 800b3d0:	20000ca8 	.word	0x20000ca8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b3d4:	bf00      	nop
 800b3d6:	bf00      	nop

0800b3d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b3d8:	4808      	ldr	r0, [pc, #32]	@ (800b3fc <prvPortStartFirstTask+0x24>)
 800b3da:	6800      	ldr	r0, [r0, #0]
 800b3dc:	6800      	ldr	r0, [r0, #0]
 800b3de:	f380 8808 	msr	MSP, r0
 800b3e2:	f04f 0000 	mov.w	r0, #0
 800b3e6:	f380 8814 	msr	CONTROL, r0
 800b3ea:	b662      	cpsie	i
 800b3ec:	b661      	cpsie	f
 800b3ee:	f3bf 8f4f 	dsb	sy
 800b3f2:	f3bf 8f6f 	isb	sy
 800b3f6:	df00      	svc	0
 800b3f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b3fa:	bf00      	nop
 800b3fc:	e000ed08 	.word	0xe000ed08

0800b400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b086      	sub	sp, #24
 800b404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b406:	4b47      	ldr	r3, [pc, #284]	@ (800b524 <xPortStartScheduler+0x124>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	4a47      	ldr	r2, [pc, #284]	@ (800b528 <xPortStartScheduler+0x128>)
 800b40c:	4293      	cmp	r3, r2
 800b40e:	d10b      	bne.n	800b428 <xPortStartScheduler+0x28>
	__asm volatile
 800b410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b414:	f383 8811 	msr	BASEPRI, r3
 800b418:	f3bf 8f6f 	isb	sy
 800b41c:	f3bf 8f4f 	dsb	sy
 800b420:	60fb      	str	r3, [r7, #12]
}
 800b422:	bf00      	nop
 800b424:	bf00      	nop
 800b426:	e7fd      	b.n	800b424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b428:	4b3e      	ldr	r3, [pc, #248]	@ (800b524 <xPortStartScheduler+0x124>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	4a3f      	ldr	r2, [pc, #252]	@ (800b52c <xPortStartScheduler+0x12c>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d10b      	bne.n	800b44a <xPortStartScheduler+0x4a>
	__asm volatile
 800b432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b436:	f383 8811 	msr	BASEPRI, r3
 800b43a:	f3bf 8f6f 	isb	sy
 800b43e:	f3bf 8f4f 	dsb	sy
 800b442:	613b      	str	r3, [r7, #16]
}
 800b444:	bf00      	nop
 800b446:	bf00      	nop
 800b448:	e7fd      	b.n	800b446 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b44a:	4b39      	ldr	r3, [pc, #228]	@ (800b530 <xPortStartScheduler+0x130>)
 800b44c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b44e:	697b      	ldr	r3, [r7, #20]
 800b450:	781b      	ldrb	r3, [r3, #0]
 800b452:	b2db      	uxtb	r3, r3
 800b454:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b456:	697b      	ldr	r3, [r7, #20]
 800b458:	22ff      	movs	r2, #255	@ 0xff
 800b45a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b45c:	697b      	ldr	r3, [r7, #20]
 800b45e:	781b      	ldrb	r3, [r3, #0]
 800b460:	b2db      	uxtb	r3, r3
 800b462:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b464:	78fb      	ldrb	r3, [r7, #3]
 800b466:	b2db      	uxtb	r3, r3
 800b468:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b46c:	b2da      	uxtb	r2, r3
 800b46e:	4b31      	ldr	r3, [pc, #196]	@ (800b534 <xPortStartScheduler+0x134>)
 800b470:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b472:	4b31      	ldr	r3, [pc, #196]	@ (800b538 <xPortStartScheduler+0x138>)
 800b474:	2207      	movs	r2, #7
 800b476:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b478:	e009      	b.n	800b48e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b47a:	4b2f      	ldr	r3, [pc, #188]	@ (800b538 <xPortStartScheduler+0x138>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	3b01      	subs	r3, #1
 800b480:	4a2d      	ldr	r2, [pc, #180]	@ (800b538 <xPortStartScheduler+0x138>)
 800b482:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b484:	78fb      	ldrb	r3, [r7, #3]
 800b486:	b2db      	uxtb	r3, r3
 800b488:	005b      	lsls	r3, r3, #1
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b48e:	78fb      	ldrb	r3, [r7, #3]
 800b490:	b2db      	uxtb	r3, r3
 800b492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b496:	2b80      	cmp	r3, #128	@ 0x80
 800b498:	d0ef      	beq.n	800b47a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b49a:	4b27      	ldr	r3, [pc, #156]	@ (800b538 <xPortStartScheduler+0x138>)
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f1c3 0307 	rsb	r3, r3, #7
 800b4a2:	2b04      	cmp	r3, #4
 800b4a4:	d00b      	beq.n	800b4be <xPortStartScheduler+0xbe>
	__asm volatile
 800b4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4aa:	f383 8811 	msr	BASEPRI, r3
 800b4ae:	f3bf 8f6f 	isb	sy
 800b4b2:	f3bf 8f4f 	dsb	sy
 800b4b6:	60bb      	str	r3, [r7, #8]
}
 800b4b8:	bf00      	nop
 800b4ba:	bf00      	nop
 800b4bc:	e7fd      	b.n	800b4ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b4be:	4b1e      	ldr	r3, [pc, #120]	@ (800b538 <xPortStartScheduler+0x138>)
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	021b      	lsls	r3, r3, #8
 800b4c4:	4a1c      	ldr	r2, [pc, #112]	@ (800b538 <xPortStartScheduler+0x138>)
 800b4c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b4c8:	4b1b      	ldr	r3, [pc, #108]	@ (800b538 <xPortStartScheduler+0x138>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b4d0:	4a19      	ldr	r2, [pc, #100]	@ (800b538 <xPortStartScheduler+0x138>)
 800b4d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	b2da      	uxtb	r2, r3
 800b4d8:	697b      	ldr	r3, [r7, #20]
 800b4da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b4dc:	4b17      	ldr	r3, [pc, #92]	@ (800b53c <xPortStartScheduler+0x13c>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4a16      	ldr	r2, [pc, #88]	@ (800b53c <xPortStartScheduler+0x13c>)
 800b4e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b4e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b4e8:	4b14      	ldr	r3, [pc, #80]	@ (800b53c <xPortStartScheduler+0x13c>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	4a13      	ldr	r2, [pc, #76]	@ (800b53c <xPortStartScheduler+0x13c>)
 800b4ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b4f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b4f4:	f000 f8da 	bl	800b6ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b4f8:	4b11      	ldr	r3, [pc, #68]	@ (800b540 <xPortStartScheduler+0x140>)
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b4fe:	f000 f8f9 	bl	800b6f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b502:	4b10      	ldr	r3, [pc, #64]	@ (800b544 <xPortStartScheduler+0x144>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	4a0f      	ldr	r2, [pc, #60]	@ (800b544 <xPortStartScheduler+0x144>)
 800b508:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b50c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b50e:	f7ff ff63 	bl	800b3d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b512:	f7ff f839 	bl	800a588 <vTaskSwitchContext>
	prvTaskExitError();
 800b516:	f7ff ff17 	bl	800b348 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b51a:	2300      	movs	r3, #0
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3718      	adds	r7, #24
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}
 800b524:	e000ed00 	.word	0xe000ed00
 800b528:	410fc271 	.word	0x410fc271
 800b52c:	410fc270 	.word	0x410fc270
 800b530:	e000e400 	.word	0xe000e400
 800b534:	200012d4 	.word	0x200012d4
 800b538:	200012d8 	.word	0x200012d8
 800b53c:	e000ed20 	.word	0xe000ed20
 800b540:	2000000c 	.word	0x2000000c
 800b544:	e000ef34 	.word	0xe000ef34

0800b548 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b548:	b480      	push	{r7}
 800b54a:	b083      	sub	sp, #12
 800b54c:	af00      	add	r7, sp, #0
	__asm volatile
 800b54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b552:	f383 8811 	msr	BASEPRI, r3
 800b556:	f3bf 8f6f 	isb	sy
 800b55a:	f3bf 8f4f 	dsb	sy
 800b55e:	607b      	str	r3, [r7, #4]
}
 800b560:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b562:	4b10      	ldr	r3, [pc, #64]	@ (800b5a4 <vPortEnterCritical+0x5c>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	3301      	adds	r3, #1
 800b568:	4a0e      	ldr	r2, [pc, #56]	@ (800b5a4 <vPortEnterCritical+0x5c>)
 800b56a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b56c:	4b0d      	ldr	r3, [pc, #52]	@ (800b5a4 <vPortEnterCritical+0x5c>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	2b01      	cmp	r3, #1
 800b572:	d110      	bne.n	800b596 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b574:	4b0c      	ldr	r3, [pc, #48]	@ (800b5a8 <vPortEnterCritical+0x60>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d00b      	beq.n	800b596 <vPortEnterCritical+0x4e>
	__asm volatile
 800b57e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b582:	f383 8811 	msr	BASEPRI, r3
 800b586:	f3bf 8f6f 	isb	sy
 800b58a:	f3bf 8f4f 	dsb	sy
 800b58e:	603b      	str	r3, [r7, #0]
}
 800b590:	bf00      	nop
 800b592:	bf00      	nop
 800b594:	e7fd      	b.n	800b592 <vPortEnterCritical+0x4a>
	}
}
 800b596:	bf00      	nop
 800b598:	370c      	adds	r7, #12
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr
 800b5a2:	bf00      	nop
 800b5a4:	2000000c 	.word	0x2000000c
 800b5a8:	e000ed04 	.word	0xe000ed04

0800b5ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b083      	sub	sp, #12
 800b5b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b5b2:	4b12      	ldr	r3, [pc, #72]	@ (800b5fc <vPortExitCritical+0x50>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d10b      	bne.n	800b5d2 <vPortExitCritical+0x26>
	__asm volatile
 800b5ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5be:	f383 8811 	msr	BASEPRI, r3
 800b5c2:	f3bf 8f6f 	isb	sy
 800b5c6:	f3bf 8f4f 	dsb	sy
 800b5ca:	607b      	str	r3, [r7, #4]
}
 800b5cc:	bf00      	nop
 800b5ce:	bf00      	nop
 800b5d0:	e7fd      	b.n	800b5ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b5d2:	4b0a      	ldr	r3, [pc, #40]	@ (800b5fc <vPortExitCritical+0x50>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	3b01      	subs	r3, #1
 800b5d8:	4a08      	ldr	r2, [pc, #32]	@ (800b5fc <vPortExitCritical+0x50>)
 800b5da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b5dc:	4b07      	ldr	r3, [pc, #28]	@ (800b5fc <vPortExitCritical+0x50>)
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d105      	bne.n	800b5f0 <vPortExitCritical+0x44>
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	f383 8811 	msr	BASEPRI, r3
}
 800b5ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b5f0:	bf00      	nop
 800b5f2:	370c      	adds	r7, #12
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr
 800b5fc:	2000000c 	.word	0x2000000c

0800b600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b600:	f3ef 8009 	mrs	r0, PSP
 800b604:	f3bf 8f6f 	isb	sy
 800b608:	4b15      	ldr	r3, [pc, #84]	@ (800b660 <pxCurrentTCBConst>)
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	f01e 0f10 	tst.w	lr, #16
 800b610:	bf08      	it	eq
 800b612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b61a:	6010      	str	r0, [r2, #0]
 800b61c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b620:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b624:	f380 8811 	msr	BASEPRI, r0
 800b628:	f3bf 8f4f 	dsb	sy
 800b62c:	f3bf 8f6f 	isb	sy
 800b630:	f7fe ffaa 	bl	800a588 <vTaskSwitchContext>
 800b634:	f04f 0000 	mov.w	r0, #0
 800b638:	f380 8811 	msr	BASEPRI, r0
 800b63c:	bc09      	pop	{r0, r3}
 800b63e:	6819      	ldr	r1, [r3, #0]
 800b640:	6808      	ldr	r0, [r1, #0]
 800b642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b646:	f01e 0f10 	tst.w	lr, #16
 800b64a:	bf08      	it	eq
 800b64c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b650:	f380 8809 	msr	PSP, r0
 800b654:	f3bf 8f6f 	isb	sy
 800b658:	4770      	bx	lr
 800b65a:	bf00      	nop
 800b65c:	f3af 8000 	nop.w

0800b660 <pxCurrentTCBConst>:
 800b660:	20000ca8 	.word	0x20000ca8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b664:	bf00      	nop
 800b666:	bf00      	nop

0800b668 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b082      	sub	sp, #8
 800b66c:	af00      	add	r7, sp, #0
	__asm volatile
 800b66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b672:	f383 8811 	msr	BASEPRI, r3
 800b676:	f3bf 8f6f 	isb	sy
 800b67a:	f3bf 8f4f 	dsb	sy
 800b67e:	607b      	str	r3, [r7, #4]
}
 800b680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b682:	f7fe fec7 	bl	800a414 <xTaskIncrementTick>
 800b686:	4603      	mov	r3, r0
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d003      	beq.n	800b694 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b68c:	4b06      	ldr	r3, [pc, #24]	@ (800b6a8 <xPortSysTickHandler+0x40>)
 800b68e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b692:	601a      	str	r2, [r3, #0]
 800b694:	2300      	movs	r3, #0
 800b696:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	f383 8811 	msr	BASEPRI, r3
}
 800b69e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b6a0:	bf00      	nop
 800b6a2:	3708      	adds	r7, #8
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}
 800b6a8:	e000ed04 	.word	0xe000ed04

0800b6ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b6b0:	4b0b      	ldr	r3, [pc, #44]	@ (800b6e0 <vPortSetupTimerInterrupt+0x34>)
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b6b6:	4b0b      	ldr	r3, [pc, #44]	@ (800b6e4 <vPortSetupTimerInterrupt+0x38>)
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b6bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b6e8 <vPortSetupTimerInterrupt+0x3c>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a0a      	ldr	r2, [pc, #40]	@ (800b6ec <vPortSetupTimerInterrupt+0x40>)
 800b6c2:	fba2 2303 	umull	r2, r3, r2, r3
 800b6c6:	099b      	lsrs	r3, r3, #6
 800b6c8:	4a09      	ldr	r2, [pc, #36]	@ (800b6f0 <vPortSetupTimerInterrupt+0x44>)
 800b6ca:	3b01      	subs	r3, #1
 800b6cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b6ce:	4b04      	ldr	r3, [pc, #16]	@ (800b6e0 <vPortSetupTimerInterrupt+0x34>)
 800b6d0:	2207      	movs	r2, #7
 800b6d2:	601a      	str	r2, [r3, #0]
}
 800b6d4:	bf00      	nop
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6dc:	4770      	bx	lr
 800b6de:	bf00      	nop
 800b6e0:	e000e010 	.word	0xe000e010
 800b6e4:	e000e018 	.word	0xe000e018
 800b6e8:	20000000 	.word	0x20000000
 800b6ec:	10624dd3 	.word	0x10624dd3
 800b6f0:	e000e014 	.word	0xe000e014

0800b6f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b6f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b704 <vPortEnableVFP+0x10>
 800b6f8:	6801      	ldr	r1, [r0, #0]
 800b6fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b6fe:	6001      	str	r1, [r0, #0]
 800b700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b702:	bf00      	nop
 800b704:	e000ed88 	.word	0xe000ed88

0800b708 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b708:	b480      	push	{r7}
 800b70a:	b085      	sub	sp, #20
 800b70c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b70e:	f3ef 8305 	mrs	r3, IPSR
 800b712:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2b0f      	cmp	r3, #15
 800b718:	d915      	bls.n	800b746 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b71a:	4a18      	ldr	r2, [pc, #96]	@ (800b77c <vPortValidateInterruptPriority+0x74>)
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	4413      	add	r3, r2
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b724:	4b16      	ldr	r3, [pc, #88]	@ (800b780 <vPortValidateInterruptPriority+0x78>)
 800b726:	781b      	ldrb	r3, [r3, #0]
 800b728:	7afa      	ldrb	r2, [r7, #11]
 800b72a:	429a      	cmp	r2, r3
 800b72c:	d20b      	bcs.n	800b746 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b732:	f383 8811 	msr	BASEPRI, r3
 800b736:	f3bf 8f6f 	isb	sy
 800b73a:	f3bf 8f4f 	dsb	sy
 800b73e:	607b      	str	r3, [r7, #4]
}
 800b740:	bf00      	nop
 800b742:	bf00      	nop
 800b744:	e7fd      	b.n	800b742 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b746:	4b0f      	ldr	r3, [pc, #60]	@ (800b784 <vPortValidateInterruptPriority+0x7c>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b74e:	4b0e      	ldr	r3, [pc, #56]	@ (800b788 <vPortValidateInterruptPriority+0x80>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	429a      	cmp	r2, r3
 800b754:	d90b      	bls.n	800b76e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b75a:	f383 8811 	msr	BASEPRI, r3
 800b75e:	f3bf 8f6f 	isb	sy
 800b762:	f3bf 8f4f 	dsb	sy
 800b766:	603b      	str	r3, [r7, #0]
}
 800b768:	bf00      	nop
 800b76a:	bf00      	nop
 800b76c:	e7fd      	b.n	800b76a <vPortValidateInterruptPriority+0x62>
	}
 800b76e:	bf00      	nop
 800b770:	3714      	adds	r7, #20
 800b772:	46bd      	mov	sp, r7
 800b774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop
 800b77c:	e000e3f0 	.word	0xe000e3f0
 800b780:	200012d4 	.word	0x200012d4
 800b784:	e000ed0c 	.word	0xe000ed0c
 800b788:	200012d8 	.word	0x200012d8

0800b78c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b08a      	sub	sp, #40	@ 0x28
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b794:	2300      	movs	r3, #0
 800b796:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b798:	f7fe fd80 	bl	800a29c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b79c:	4b5c      	ldr	r3, [pc, #368]	@ (800b910 <pvPortMalloc+0x184>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d101      	bne.n	800b7a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b7a4:	f000 f924 	bl	800b9f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b7a8:	4b5a      	ldr	r3, [pc, #360]	@ (800b914 <pvPortMalloc+0x188>)
 800b7aa:	681a      	ldr	r2, [r3, #0]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	4013      	ands	r3, r2
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f040 8095 	bne.w	800b8e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d01e      	beq.n	800b7fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b7bc:	2208      	movs	r2, #8
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	4413      	add	r3, r2
 800b7c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f003 0307 	and.w	r3, r3, #7
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d015      	beq.n	800b7fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f023 0307 	bic.w	r3, r3, #7
 800b7d4:	3308      	adds	r3, #8
 800b7d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f003 0307 	and.w	r3, r3, #7
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d00b      	beq.n	800b7fa <pvPortMalloc+0x6e>
	__asm volatile
 800b7e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e6:	f383 8811 	msr	BASEPRI, r3
 800b7ea:	f3bf 8f6f 	isb	sy
 800b7ee:	f3bf 8f4f 	dsb	sy
 800b7f2:	617b      	str	r3, [r7, #20]
}
 800b7f4:	bf00      	nop
 800b7f6:	bf00      	nop
 800b7f8:	e7fd      	b.n	800b7f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d06f      	beq.n	800b8e0 <pvPortMalloc+0x154>
 800b800:	4b45      	ldr	r3, [pc, #276]	@ (800b918 <pvPortMalloc+0x18c>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	429a      	cmp	r2, r3
 800b808:	d86a      	bhi.n	800b8e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b80a:	4b44      	ldr	r3, [pc, #272]	@ (800b91c <pvPortMalloc+0x190>)
 800b80c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b80e:	4b43      	ldr	r3, [pc, #268]	@ (800b91c <pvPortMalloc+0x190>)
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b814:	e004      	b.n	800b820 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b818:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b822:	685b      	ldr	r3, [r3, #4]
 800b824:	687a      	ldr	r2, [r7, #4]
 800b826:	429a      	cmp	r2, r3
 800b828:	d903      	bls.n	800b832 <pvPortMalloc+0xa6>
 800b82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d1f1      	bne.n	800b816 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b832:	4b37      	ldr	r3, [pc, #220]	@ (800b910 <pvPortMalloc+0x184>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b838:	429a      	cmp	r2, r3
 800b83a:	d051      	beq.n	800b8e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b83c:	6a3b      	ldr	r3, [r7, #32]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2208      	movs	r2, #8
 800b842:	4413      	add	r3, r2
 800b844:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b848:	681a      	ldr	r2, [r3, #0]
 800b84a:	6a3b      	ldr	r3, [r7, #32]
 800b84c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b850:	685a      	ldr	r2, [r3, #4]
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	1ad2      	subs	r2, r2, r3
 800b856:	2308      	movs	r3, #8
 800b858:	005b      	lsls	r3, r3, #1
 800b85a:	429a      	cmp	r2, r3
 800b85c:	d920      	bls.n	800b8a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b85e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	4413      	add	r3, r2
 800b864:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b866:	69bb      	ldr	r3, [r7, #24]
 800b868:	f003 0307 	and.w	r3, r3, #7
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d00b      	beq.n	800b888 <pvPortMalloc+0xfc>
	__asm volatile
 800b870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b874:	f383 8811 	msr	BASEPRI, r3
 800b878:	f3bf 8f6f 	isb	sy
 800b87c:	f3bf 8f4f 	dsb	sy
 800b880:	613b      	str	r3, [r7, #16]
}
 800b882:	bf00      	nop
 800b884:	bf00      	nop
 800b886:	e7fd      	b.n	800b884 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b88a:	685a      	ldr	r2, [r3, #4]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	1ad2      	subs	r2, r2, r3
 800b890:	69bb      	ldr	r3, [r7, #24]
 800b892:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b896:	687a      	ldr	r2, [r7, #4]
 800b898:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b89a:	69b8      	ldr	r0, [r7, #24]
 800b89c:	f000 f90a 	bl	800bab4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b8a0:	4b1d      	ldr	r3, [pc, #116]	@ (800b918 <pvPortMalloc+0x18c>)
 800b8a2:	681a      	ldr	r2, [r3, #0]
 800b8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a6:	685b      	ldr	r3, [r3, #4]
 800b8a8:	1ad3      	subs	r3, r2, r3
 800b8aa:	4a1b      	ldr	r2, [pc, #108]	@ (800b918 <pvPortMalloc+0x18c>)
 800b8ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b8ae:	4b1a      	ldr	r3, [pc, #104]	@ (800b918 <pvPortMalloc+0x18c>)
 800b8b0:	681a      	ldr	r2, [r3, #0]
 800b8b2:	4b1b      	ldr	r3, [pc, #108]	@ (800b920 <pvPortMalloc+0x194>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d203      	bcs.n	800b8c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b8ba:	4b17      	ldr	r3, [pc, #92]	@ (800b918 <pvPortMalloc+0x18c>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	4a18      	ldr	r2, [pc, #96]	@ (800b920 <pvPortMalloc+0x194>)
 800b8c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c4:	685a      	ldr	r2, [r3, #4]
 800b8c6:	4b13      	ldr	r3, [pc, #76]	@ (800b914 <pvPortMalloc+0x188>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	431a      	orrs	r2, r3
 800b8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b8d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b8d6:	4b13      	ldr	r3, [pc, #76]	@ (800b924 <pvPortMalloc+0x198>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	3301      	adds	r3, #1
 800b8dc:	4a11      	ldr	r2, [pc, #68]	@ (800b924 <pvPortMalloc+0x198>)
 800b8de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b8e0:	f7fe fcea 	bl	800a2b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8e4:	69fb      	ldr	r3, [r7, #28]
 800b8e6:	f003 0307 	and.w	r3, r3, #7
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d00b      	beq.n	800b906 <pvPortMalloc+0x17a>
	__asm volatile
 800b8ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f2:	f383 8811 	msr	BASEPRI, r3
 800b8f6:	f3bf 8f6f 	isb	sy
 800b8fa:	f3bf 8f4f 	dsb	sy
 800b8fe:	60fb      	str	r3, [r7, #12]
}
 800b900:	bf00      	nop
 800b902:	bf00      	nop
 800b904:	e7fd      	b.n	800b902 <pvPortMalloc+0x176>
	return pvReturn;
 800b906:	69fb      	ldr	r3, [r7, #28]
}
 800b908:	4618      	mov	r0, r3
 800b90a:	3728      	adds	r7, #40	@ 0x28
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bd80      	pop	{r7, pc}
 800b910:	20004ee4 	.word	0x20004ee4
 800b914:	20004ef8 	.word	0x20004ef8
 800b918:	20004ee8 	.word	0x20004ee8
 800b91c:	20004edc 	.word	0x20004edc
 800b920:	20004eec 	.word	0x20004eec
 800b924:	20004ef0 	.word	0x20004ef0

0800b928 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b086      	sub	sp, #24
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d04f      	beq.n	800b9da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b93a:	2308      	movs	r3, #8
 800b93c:	425b      	negs	r3, r3
 800b93e:	697a      	ldr	r2, [r7, #20]
 800b940:	4413      	add	r3, r2
 800b942:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	685a      	ldr	r2, [r3, #4]
 800b94c:	4b25      	ldr	r3, [pc, #148]	@ (800b9e4 <vPortFree+0xbc>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4013      	ands	r3, r2
 800b952:	2b00      	cmp	r3, #0
 800b954:	d10b      	bne.n	800b96e <vPortFree+0x46>
	__asm volatile
 800b956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b95a:	f383 8811 	msr	BASEPRI, r3
 800b95e:	f3bf 8f6f 	isb	sy
 800b962:	f3bf 8f4f 	dsb	sy
 800b966:	60fb      	str	r3, [r7, #12]
}
 800b968:	bf00      	nop
 800b96a:	bf00      	nop
 800b96c:	e7fd      	b.n	800b96a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d00b      	beq.n	800b98e <vPortFree+0x66>
	__asm volatile
 800b976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b97a:	f383 8811 	msr	BASEPRI, r3
 800b97e:	f3bf 8f6f 	isb	sy
 800b982:	f3bf 8f4f 	dsb	sy
 800b986:	60bb      	str	r3, [r7, #8]
}
 800b988:	bf00      	nop
 800b98a:	bf00      	nop
 800b98c:	e7fd      	b.n	800b98a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	685a      	ldr	r2, [r3, #4]
 800b992:	4b14      	ldr	r3, [pc, #80]	@ (800b9e4 <vPortFree+0xbc>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4013      	ands	r3, r2
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d01e      	beq.n	800b9da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d11a      	bne.n	800b9da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b9a4:	693b      	ldr	r3, [r7, #16]
 800b9a6:	685a      	ldr	r2, [r3, #4]
 800b9a8:	4b0e      	ldr	r3, [pc, #56]	@ (800b9e4 <vPortFree+0xbc>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	43db      	mvns	r3, r3
 800b9ae:	401a      	ands	r2, r3
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b9b4:	f7fe fc72 	bl	800a29c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	685a      	ldr	r2, [r3, #4]
 800b9bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b9e8 <vPortFree+0xc0>)
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4413      	add	r3, r2
 800b9c2:	4a09      	ldr	r2, [pc, #36]	@ (800b9e8 <vPortFree+0xc0>)
 800b9c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b9c6:	6938      	ldr	r0, [r7, #16]
 800b9c8:	f000 f874 	bl	800bab4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b9cc:	4b07      	ldr	r3, [pc, #28]	@ (800b9ec <vPortFree+0xc4>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	3301      	adds	r3, #1
 800b9d2:	4a06      	ldr	r2, [pc, #24]	@ (800b9ec <vPortFree+0xc4>)
 800b9d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b9d6:	f7fe fc6f 	bl	800a2b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b9da:	bf00      	nop
 800b9dc:	3718      	adds	r7, #24
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	20004ef8 	.word	0x20004ef8
 800b9e8:	20004ee8 	.word	0x20004ee8
 800b9ec:	20004ef4 	.word	0x20004ef4

0800b9f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b085      	sub	sp, #20
 800b9f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b9f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b9fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b9fc:	4b27      	ldr	r3, [pc, #156]	@ (800ba9c <prvHeapInit+0xac>)
 800b9fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	f003 0307 	and.w	r3, r3, #7
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d00c      	beq.n	800ba24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	3307      	adds	r3, #7
 800ba0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	f023 0307 	bic.w	r3, r3, #7
 800ba16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ba18:	68ba      	ldr	r2, [r7, #8]
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	1ad3      	subs	r3, r2, r3
 800ba1e:	4a1f      	ldr	r2, [pc, #124]	@ (800ba9c <prvHeapInit+0xac>)
 800ba20:	4413      	add	r3, r2
 800ba22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ba28:	4a1d      	ldr	r2, [pc, #116]	@ (800baa0 <prvHeapInit+0xb0>)
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ba2e:	4b1c      	ldr	r3, [pc, #112]	@ (800baa0 <prvHeapInit+0xb0>)
 800ba30:	2200      	movs	r2, #0
 800ba32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	68ba      	ldr	r2, [r7, #8]
 800ba38:	4413      	add	r3, r2
 800ba3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ba3c:	2208      	movs	r2, #8
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	1a9b      	subs	r3, r3, r2
 800ba42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f023 0307 	bic.w	r3, r3, #7
 800ba4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	4a15      	ldr	r2, [pc, #84]	@ (800baa4 <prvHeapInit+0xb4>)
 800ba50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ba52:	4b14      	ldr	r3, [pc, #80]	@ (800baa4 <prvHeapInit+0xb4>)
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	2200      	movs	r2, #0
 800ba58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ba5a:	4b12      	ldr	r3, [pc, #72]	@ (800baa4 <prvHeapInit+0xb4>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	2200      	movs	r2, #0
 800ba60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	68fa      	ldr	r2, [r7, #12]
 800ba6a:	1ad2      	subs	r2, r2, r3
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ba70:	4b0c      	ldr	r3, [pc, #48]	@ (800baa4 <prvHeapInit+0xb4>)
 800ba72:	681a      	ldr	r2, [r3, #0]
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ba78:	683b      	ldr	r3, [r7, #0]
 800ba7a:	685b      	ldr	r3, [r3, #4]
 800ba7c:	4a0a      	ldr	r2, [pc, #40]	@ (800baa8 <prvHeapInit+0xb8>)
 800ba7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	685b      	ldr	r3, [r3, #4]
 800ba84:	4a09      	ldr	r2, [pc, #36]	@ (800baac <prvHeapInit+0xbc>)
 800ba86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ba88:	4b09      	ldr	r3, [pc, #36]	@ (800bab0 <prvHeapInit+0xc0>)
 800ba8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ba8e:	601a      	str	r2, [r3, #0]
}
 800ba90:	bf00      	nop
 800ba92:	3714      	adds	r7, #20
 800ba94:	46bd      	mov	sp, r7
 800ba96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9a:	4770      	bx	lr
 800ba9c:	200012dc 	.word	0x200012dc
 800baa0:	20004edc 	.word	0x20004edc
 800baa4:	20004ee4 	.word	0x20004ee4
 800baa8:	20004eec 	.word	0x20004eec
 800baac:	20004ee8 	.word	0x20004ee8
 800bab0:	20004ef8 	.word	0x20004ef8

0800bab4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bab4:	b480      	push	{r7}
 800bab6:	b085      	sub	sp, #20
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800babc:	4b28      	ldr	r3, [pc, #160]	@ (800bb60 <prvInsertBlockIntoFreeList+0xac>)
 800babe:	60fb      	str	r3, [r7, #12]
 800bac0:	e002      	b.n	800bac8 <prvInsertBlockIntoFreeList+0x14>
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	60fb      	str	r3, [r7, #12]
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	687a      	ldr	r2, [r7, #4]
 800bace:	429a      	cmp	r2, r3
 800bad0:	d8f7      	bhi.n	800bac2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	685b      	ldr	r3, [r3, #4]
 800bada:	68ba      	ldr	r2, [r7, #8]
 800badc:	4413      	add	r3, r2
 800bade:	687a      	ldr	r2, [r7, #4]
 800bae0:	429a      	cmp	r2, r3
 800bae2:	d108      	bne.n	800baf6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	685a      	ldr	r2, [r3, #4]
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	685b      	ldr	r3, [r3, #4]
 800baec:	441a      	add	r2, r3
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	685b      	ldr	r3, [r3, #4]
 800bafe:	68ba      	ldr	r2, [r7, #8]
 800bb00:	441a      	add	r2, r3
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	429a      	cmp	r2, r3
 800bb08:	d118      	bne.n	800bb3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681a      	ldr	r2, [r3, #0]
 800bb0e:	4b15      	ldr	r3, [pc, #84]	@ (800bb64 <prvInsertBlockIntoFreeList+0xb0>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	429a      	cmp	r2, r3
 800bb14:	d00d      	beq.n	800bb32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	685a      	ldr	r2, [r3, #4]
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	441a      	add	r2, r3
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	681a      	ldr	r2, [r3, #0]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	601a      	str	r2, [r3, #0]
 800bb30:	e008      	b.n	800bb44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bb32:	4b0c      	ldr	r3, [pc, #48]	@ (800bb64 <prvInsertBlockIntoFreeList+0xb0>)
 800bb34:	681a      	ldr	r2, [r3, #0]
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	601a      	str	r2, [r3, #0]
 800bb3a:	e003      	b.n	800bb44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681a      	ldr	r2, [r3, #0]
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bb44:	68fa      	ldr	r2, [r7, #12]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	d002      	beq.n	800bb52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb52:	bf00      	nop
 800bb54:	3714      	adds	r7, #20
 800bb56:	46bd      	mov	sp, r7
 800bb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5c:	4770      	bx	lr
 800bb5e:	bf00      	nop
 800bb60:	20004edc 	.word	0x20004edc
 800bb64:	20004ee4 	.word	0x20004ee4

0800bb68 <sniprintf>:
 800bb68:	b40c      	push	{r2, r3}
 800bb6a:	b530      	push	{r4, r5, lr}
 800bb6c:	4b18      	ldr	r3, [pc, #96]	@ (800bbd0 <sniprintf+0x68>)
 800bb6e:	1e0c      	subs	r4, r1, #0
 800bb70:	681d      	ldr	r5, [r3, #0]
 800bb72:	b09d      	sub	sp, #116	@ 0x74
 800bb74:	da08      	bge.n	800bb88 <sniprintf+0x20>
 800bb76:	238b      	movs	r3, #139	@ 0x8b
 800bb78:	602b      	str	r3, [r5, #0]
 800bb7a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb7e:	b01d      	add	sp, #116	@ 0x74
 800bb80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb84:	b002      	add	sp, #8
 800bb86:	4770      	bx	lr
 800bb88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bb8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bb90:	f04f 0300 	mov.w	r3, #0
 800bb94:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bb96:	bf14      	ite	ne
 800bb98:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bb9c:	4623      	moveq	r3, r4
 800bb9e:	9304      	str	r3, [sp, #16]
 800bba0:	9307      	str	r3, [sp, #28]
 800bba2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bba6:	9002      	str	r0, [sp, #8]
 800bba8:	9006      	str	r0, [sp, #24]
 800bbaa:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bbae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bbb0:	ab21      	add	r3, sp, #132	@ 0x84
 800bbb2:	a902      	add	r1, sp, #8
 800bbb4:	4628      	mov	r0, r5
 800bbb6:	9301      	str	r3, [sp, #4]
 800bbb8:	f000 f9c4 	bl	800bf44 <_svfiprintf_r>
 800bbbc:	1c43      	adds	r3, r0, #1
 800bbbe:	bfbc      	itt	lt
 800bbc0:	238b      	movlt	r3, #139	@ 0x8b
 800bbc2:	602b      	strlt	r3, [r5, #0]
 800bbc4:	2c00      	cmp	r4, #0
 800bbc6:	d0da      	beq.n	800bb7e <sniprintf+0x16>
 800bbc8:	9b02      	ldr	r3, [sp, #8]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	701a      	strb	r2, [r3, #0]
 800bbce:	e7d6      	b.n	800bb7e <sniprintf+0x16>
 800bbd0:	20000010 	.word	0x20000010

0800bbd4 <siprintf>:
 800bbd4:	b40e      	push	{r1, r2, r3}
 800bbd6:	b510      	push	{r4, lr}
 800bbd8:	b09d      	sub	sp, #116	@ 0x74
 800bbda:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bbdc:	9002      	str	r0, [sp, #8]
 800bbde:	9006      	str	r0, [sp, #24]
 800bbe0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bbe4:	480a      	ldr	r0, [pc, #40]	@ (800bc10 <siprintf+0x3c>)
 800bbe6:	9107      	str	r1, [sp, #28]
 800bbe8:	9104      	str	r1, [sp, #16]
 800bbea:	490a      	ldr	r1, [pc, #40]	@ (800bc14 <siprintf+0x40>)
 800bbec:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbf0:	9105      	str	r1, [sp, #20]
 800bbf2:	2400      	movs	r4, #0
 800bbf4:	a902      	add	r1, sp, #8
 800bbf6:	6800      	ldr	r0, [r0, #0]
 800bbf8:	9301      	str	r3, [sp, #4]
 800bbfa:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bbfc:	f000 f9a2 	bl	800bf44 <_svfiprintf_r>
 800bc00:	9b02      	ldr	r3, [sp, #8]
 800bc02:	701c      	strb	r4, [r3, #0]
 800bc04:	b01d      	add	sp, #116	@ 0x74
 800bc06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc0a:	b003      	add	sp, #12
 800bc0c:	4770      	bx	lr
 800bc0e:	bf00      	nop
 800bc10:	20000010 	.word	0x20000010
 800bc14:	ffff0208 	.word	0xffff0208

0800bc18 <memset>:
 800bc18:	4402      	add	r2, r0
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	4293      	cmp	r3, r2
 800bc1e:	d100      	bne.n	800bc22 <memset+0xa>
 800bc20:	4770      	bx	lr
 800bc22:	f803 1b01 	strb.w	r1, [r3], #1
 800bc26:	e7f9      	b.n	800bc1c <memset+0x4>

0800bc28 <__errno>:
 800bc28:	4b01      	ldr	r3, [pc, #4]	@ (800bc30 <__errno+0x8>)
 800bc2a:	6818      	ldr	r0, [r3, #0]
 800bc2c:	4770      	bx	lr
 800bc2e:	bf00      	nop
 800bc30:	20000010 	.word	0x20000010

0800bc34 <__libc_init_array>:
 800bc34:	b570      	push	{r4, r5, r6, lr}
 800bc36:	4d0d      	ldr	r5, [pc, #52]	@ (800bc6c <__libc_init_array+0x38>)
 800bc38:	4c0d      	ldr	r4, [pc, #52]	@ (800bc70 <__libc_init_array+0x3c>)
 800bc3a:	1b64      	subs	r4, r4, r5
 800bc3c:	10a4      	asrs	r4, r4, #2
 800bc3e:	2600      	movs	r6, #0
 800bc40:	42a6      	cmp	r6, r4
 800bc42:	d109      	bne.n	800bc58 <__libc_init_array+0x24>
 800bc44:	4d0b      	ldr	r5, [pc, #44]	@ (800bc74 <__libc_init_array+0x40>)
 800bc46:	4c0c      	ldr	r4, [pc, #48]	@ (800bc78 <__libc_init_array+0x44>)
 800bc48:	f000 fc64 	bl	800c514 <_init>
 800bc4c:	1b64      	subs	r4, r4, r5
 800bc4e:	10a4      	asrs	r4, r4, #2
 800bc50:	2600      	movs	r6, #0
 800bc52:	42a6      	cmp	r6, r4
 800bc54:	d105      	bne.n	800bc62 <__libc_init_array+0x2e>
 800bc56:	bd70      	pop	{r4, r5, r6, pc}
 800bc58:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc5c:	4798      	blx	r3
 800bc5e:	3601      	adds	r6, #1
 800bc60:	e7ee      	b.n	800bc40 <__libc_init_array+0xc>
 800bc62:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc66:	4798      	blx	r3
 800bc68:	3601      	adds	r6, #1
 800bc6a:	e7f2      	b.n	800bc52 <__libc_init_array+0x1e>
 800bc6c:	0800c7e0 	.word	0x0800c7e0
 800bc70:	0800c7e0 	.word	0x0800c7e0
 800bc74:	0800c7e0 	.word	0x0800c7e0
 800bc78:	0800c7e4 	.word	0x0800c7e4

0800bc7c <__retarget_lock_acquire_recursive>:
 800bc7c:	4770      	bx	lr

0800bc7e <__retarget_lock_release_recursive>:
 800bc7e:	4770      	bx	lr

0800bc80 <memcpy>:
 800bc80:	440a      	add	r2, r1
 800bc82:	4291      	cmp	r1, r2
 800bc84:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc88:	d100      	bne.n	800bc8c <memcpy+0xc>
 800bc8a:	4770      	bx	lr
 800bc8c:	b510      	push	{r4, lr}
 800bc8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc96:	4291      	cmp	r1, r2
 800bc98:	d1f9      	bne.n	800bc8e <memcpy+0xe>
 800bc9a:	bd10      	pop	{r4, pc}

0800bc9c <_free_r>:
 800bc9c:	b538      	push	{r3, r4, r5, lr}
 800bc9e:	4605      	mov	r5, r0
 800bca0:	2900      	cmp	r1, #0
 800bca2:	d041      	beq.n	800bd28 <_free_r+0x8c>
 800bca4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bca8:	1f0c      	subs	r4, r1, #4
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	bfb8      	it	lt
 800bcae:	18e4      	addlt	r4, r4, r3
 800bcb0:	f000 f8e0 	bl	800be74 <__malloc_lock>
 800bcb4:	4a1d      	ldr	r2, [pc, #116]	@ (800bd2c <_free_r+0x90>)
 800bcb6:	6813      	ldr	r3, [r2, #0]
 800bcb8:	b933      	cbnz	r3, 800bcc8 <_free_r+0x2c>
 800bcba:	6063      	str	r3, [r4, #4]
 800bcbc:	6014      	str	r4, [r2, #0]
 800bcbe:	4628      	mov	r0, r5
 800bcc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcc4:	f000 b8dc 	b.w	800be80 <__malloc_unlock>
 800bcc8:	42a3      	cmp	r3, r4
 800bcca:	d908      	bls.n	800bcde <_free_r+0x42>
 800bccc:	6820      	ldr	r0, [r4, #0]
 800bcce:	1821      	adds	r1, r4, r0
 800bcd0:	428b      	cmp	r3, r1
 800bcd2:	bf01      	itttt	eq
 800bcd4:	6819      	ldreq	r1, [r3, #0]
 800bcd6:	685b      	ldreq	r3, [r3, #4]
 800bcd8:	1809      	addeq	r1, r1, r0
 800bcda:	6021      	streq	r1, [r4, #0]
 800bcdc:	e7ed      	b.n	800bcba <_free_r+0x1e>
 800bcde:	461a      	mov	r2, r3
 800bce0:	685b      	ldr	r3, [r3, #4]
 800bce2:	b10b      	cbz	r3, 800bce8 <_free_r+0x4c>
 800bce4:	42a3      	cmp	r3, r4
 800bce6:	d9fa      	bls.n	800bcde <_free_r+0x42>
 800bce8:	6811      	ldr	r1, [r2, #0]
 800bcea:	1850      	adds	r0, r2, r1
 800bcec:	42a0      	cmp	r0, r4
 800bcee:	d10b      	bne.n	800bd08 <_free_r+0x6c>
 800bcf0:	6820      	ldr	r0, [r4, #0]
 800bcf2:	4401      	add	r1, r0
 800bcf4:	1850      	adds	r0, r2, r1
 800bcf6:	4283      	cmp	r3, r0
 800bcf8:	6011      	str	r1, [r2, #0]
 800bcfa:	d1e0      	bne.n	800bcbe <_free_r+0x22>
 800bcfc:	6818      	ldr	r0, [r3, #0]
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	6053      	str	r3, [r2, #4]
 800bd02:	4408      	add	r0, r1
 800bd04:	6010      	str	r0, [r2, #0]
 800bd06:	e7da      	b.n	800bcbe <_free_r+0x22>
 800bd08:	d902      	bls.n	800bd10 <_free_r+0x74>
 800bd0a:	230c      	movs	r3, #12
 800bd0c:	602b      	str	r3, [r5, #0]
 800bd0e:	e7d6      	b.n	800bcbe <_free_r+0x22>
 800bd10:	6820      	ldr	r0, [r4, #0]
 800bd12:	1821      	adds	r1, r4, r0
 800bd14:	428b      	cmp	r3, r1
 800bd16:	bf04      	itt	eq
 800bd18:	6819      	ldreq	r1, [r3, #0]
 800bd1a:	685b      	ldreq	r3, [r3, #4]
 800bd1c:	6063      	str	r3, [r4, #4]
 800bd1e:	bf04      	itt	eq
 800bd20:	1809      	addeq	r1, r1, r0
 800bd22:	6021      	streq	r1, [r4, #0]
 800bd24:	6054      	str	r4, [r2, #4]
 800bd26:	e7ca      	b.n	800bcbe <_free_r+0x22>
 800bd28:	bd38      	pop	{r3, r4, r5, pc}
 800bd2a:	bf00      	nop
 800bd2c:	20005040 	.word	0x20005040

0800bd30 <sbrk_aligned>:
 800bd30:	b570      	push	{r4, r5, r6, lr}
 800bd32:	4e0f      	ldr	r6, [pc, #60]	@ (800bd70 <sbrk_aligned+0x40>)
 800bd34:	460c      	mov	r4, r1
 800bd36:	6831      	ldr	r1, [r6, #0]
 800bd38:	4605      	mov	r5, r0
 800bd3a:	b911      	cbnz	r1, 800bd42 <sbrk_aligned+0x12>
 800bd3c:	f000 fba4 	bl	800c488 <_sbrk_r>
 800bd40:	6030      	str	r0, [r6, #0]
 800bd42:	4621      	mov	r1, r4
 800bd44:	4628      	mov	r0, r5
 800bd46:	f000 fb9f 	bl	800c488 <_sbrk_r>
 800bd4a:	1c43      	adds	r3, r0, #1
 800bd4c:	d103      	bne.n	800bd56 <sbrk_aligned+0x26>
 800bd4e:	f04f 34ff 	mov.w	r4, #4294967295
 800bd52:	4620      	mov	r0, r4
 800bd54:	bd70      	pop	{r4, r5, r6, pc}
 800bd56:	1cc4      	adds	r4, r0, #3
 800bd58:	f024 0403 	bic.w	r4, r4, #3
 800bd5c:	42a0      	cmp	r0, r4
 800bd5e:	d0f8      	beq.n	800bd52 <sbrk_aligned+0x22>
 800bd60:	1a21      	subs	r1, r4, r0
 800bd62:	4628      	mov	r0, r5
 800bd64:	f000 fb90 	bl	800c488 <_sbrk_r>
 800bd68:	3001      	adds	r0, #1
 800bd6a:	d1f2      	bne.n	800bd52 <sbrk_aligned+0x22>
 800bd6c:	e7ef      	b.n	800bd4e <sbrk_aligned+0x1e>
 800bd6e:	bf00      	nop
 800bd70:	2000503c 	.word	0x2000503c

0800bd74 <_malloc_r>:
 800bd74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd78:	1ccd      	adds	r5, r1, #3
 800bd7a:	f025 0503 	bic.w	r5, r5, #3
 800bd7e:	3508      	adds	r5, #8
 800bd80:	2d0c      	cmp	r5, #12
 800bd82:	bf38      	it	cc
 800bd84:	250c      	movcc	r5, #12
 800bd86:	2d00      	cmp	r5, #0
 800bd88:	4606      	mov	r6, r0
 800bd8a:	db01      	blt.n	800bd90 <_malloc_r+0x1c>
 800bd8c:	42a9      	cmp	r1, r5
 800bd8e:	d904      	bls.n	800bd9a <_malloc_r+0x26>
 800bd90:	230c      	movs	r3, #12
 800bd92:	6033      	str	r3, [r6, #0]
 800bd94:	2000      	movs	r0, #0
 800bd96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800be70 <_malloc_r+0xfc>
 800bd9e:	f000 f869 	bl	800be74 <__malloc_lock>
 800bda2:	f8d8 3000 	ldr.w	r3, [r8]
 800bda6:	461c      	mov	r4, r3
 800bda8:	bb44      	cbnz	r4, 800bdfc <_malloc_r+0x88>
 800bdaa:	4629      	mov	r1, r5
 800bdac:	4630      	mov	r0, r6
 800bdae:	f7ff ffbf 	bl	800bd30 <sbrk_aligned>
 800bdb2:	1c43      	adds	r3, r0, #1
 800bdb4:	4604      	mov	r4, r0
 800bdb6:	d158      	bne.n	800be6a <_malloc_r+0xf6>
 800bdb8:	f8d8 4000 	ldr.w	r4, [r8]
 800bdbc:	4627      	mov	r7, r4
 800bdbe:	2f00      	cmp	r7, #0
 800bdc0:	d143      	bne.n	800be4a <_malloc_r+0xd6>
 800bdc2:	2c00      	cmp	r4, #0
 800bdc4:	d04b      	beq.n	800be5e <_malloc_r+0xea>
 800bdc6:	6823      	ldr	r3, [r4, #0]
 800bdc8:	4639      	mov	r1, r7
 800bdca:	4630      	mov	r0, r6
 800bdcc:	eb04 0903 	add.w	r9, r4, r3
 800bdd0:	f000 fb5a 	bl	800c488 <_sbrk_r>
 800bdd4:	4581      	cmp	r9, r0
 800bdd6:	d142      	bne.n	800be5e <_malloc_r+0xea>
 800bdd8:	6821      	ldr	r1, [r4, #0]
 800bdda:	1a6d      	subs	r5, r5, r1
 800bddc:	4629      	mov	r1, r5
 800bdde:	4630      	mov	r0, r6
 800bde0:	f7ff ffa6 	bl	800bd30 <sbrk_aligned>
 800bde4:	3001      	adds	r0, #1
 800bde6:	d03a      	beq.n	800be5e <_malloc_r+0xea>
 800bde8:	6823      	ldr	r3, [r4, #0]
 800bdea:	442b      	add	r3, r5
 800bdec:	6023      	str	r3, [r4, #0]
 800bdee:	f8d8 3000 	ldr.w	r3, [r8]
 800bdf2:	685a      	ldr	r2, [r3, #4]
 800bdf4:	bb62      	cbnz	r2, 800be50 <_malloc_r+0xdc>
 800bdf6:	f8c8 7000 	str.w	r7, [r8]
 800bdfa:	e00f      	b.n	800be1c <_malloc_r+0xa8>
 800bdfc:	6822      	ldr	r2, [r4, #0]
 800bdfe:	1b52      	subs	r2, r2, r5
 800be00:	d420      	bmi.n	800be44 <_malloc_r+0xd0>
 800be02:	2a0b      	cmp	r2, #11
 800be04:	d917      	bls.n	800be36 <_malloc_r+0xc2>
 800be06:	1961      	adds	r1, r4, r5
 800be08:	42a3      	cmp	r3, r4
 800be0a:	6025      	str	r5, [r4, #0]
 800be0c:	bf18      	it	ne
 800be0e:	6059      	strne	r1, [r3, #4]
 800be10:	6863      	ldr	r3, [r4, #4]
 800be12:	bf08      	it	eq
 800be14:	f8c8 1000 	streq.w	r1, [r8]
 800be18:	5162      	str	r2, [r4, r5]
 800be1a:	604b      	str	r3, [r1, #4]
 800be1c:	4630      	mov	r0, r6
 800be1e:	f000 f82f 	bl	800be80 <__malloc_unlock>
 800be22:	f104 000b 	add.w	r0, r4, #11
 800be26:	1d23      	adds	r3, r4, #4
 800be28:	f020 0007 	bic.w	r0, r0, #7
 800be2c:	1ac2      	subs	r2, r0, r3
 800be2e:	bf1c      	itt	ne
 800be30:	1a1b      	subne	r3, r3, r0
 800be32:	50a3      	strne	r3, [r4, r2]
 800be34:	e7af      	b.n	800bd96 <_malloc_r+0x22>
 800be36:	6862      	ldr	r2, [r4, #4]
 800be38:	42a3      	cmp	r3, r4
 800be3a:	bf0c      	ite	eq
 800be3c:	f8c8 2000 	streq.w	r2, [r8]
 800be40:	605a      	strne	r2, [r3, #4]
 800be42:	e7eb      	b.n	800be1c <_malloc_r+0xa8>
 800be44:	4623      	mov	r3, r4
 800be46:	6864      	ldr	r4, [r4, #4]
 800be48:	e7ae      	b.n	800bda8 <_malloc_r+0x34>
 800be4a:	463c      	mov	r4, r7
 800be4c:	687f      	ldr	r7, [r7, #4]
 800be4e:	e7b6      	b.n	800bdbe <_malloc_r+0x4a>
 800be50:	461a      	mov	r2, r3
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	42a3      	cmp	r3, r4
 800be56:	d1fb      	bne.n	800be50 <_malloc_r+0xdc>
 800be58:	2300      	movs	r3, #0
 800be5a:	6053      	str	r3, [r2, #4]
 800be5c:	e7de      	b.n	800be1c <_malloc_r+0xa8>
 800be5e:	230c      	movs	r3, #12
 800be60:	6033      	str	r3, [r6, #0]
 800be62:	4630      	mov	r0, r6
 800be64:	f000 f80c 	bl	800be80 <__malloc_unlock>
 800be68:	e794      	b.n	800bd94 <_malloc_r+0x20>
 800be6a:	6005      	str	r5, [r0, #0]
 800be6c:	e7d6      	b.n	800be1c <_malloc_r+0xa8>
 800be6e:	bf00      	nop
 800be70:	20005040 	.word	0x20005040

0800be74 <__malloc_lock>:
 800be74:	4801      	ldr	r0, [pc, #4]	@ (800be7c <__malloc_lock+0x8>)
 800be76:	f7ff bf01 	b.w	800bc7c <__retarget_lock_acquire_recursive>
 800be7a:	bf00      	nop
 800be7c:	20005038 	.word	0x20005038

0800be80 <__malloc_unlock>:
 800be80:	4801      	ldr	r0, [pc, #4]	@ (800be88 <__malloc_unlock+0x8>)
 800be82:	f7ff befc 	b.w	800bc7e <__retarget_lock_release_recursive>
 800be86:	bf00      	nop
 800be88:	20005038 	.word	0x20005038

0800be8c <__ssputs_r>:
 800be8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be90:	688e      	ldr	r6, [r1, #8]
 800be92:	461f      	mov	r7, r3
 800be94:	42be      	cmp	r6, r7
 800be96:	680b      	ldr	r3, [r1, #0]
 800be98:	4682      	mov	sl, r0
 800be9a:	460c      	mov	r4, r1
 800be9c:	4690      	mov	r8, r2
 800be9e:	d82d      	bhi.n	800befc <__ssputs_r+0x70>
 800bea0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bea4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bea8:	d026      	beq.n	800bef8 <__ssputs_r+0x6c>
 800beaa:	6965      	ldr	r5, [r4, #20]
 800beac:	6909      	ldr	r1, [r1, #16]
 800beae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800beb2:	eba3 0901 	sub.w	r9, r3, r1
 800beb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800beba:	1c7b      	adds	r3, r7, #1
 800bebc:	444b      	add	r3, r9
 800bebe:	106d      	asrs	r5, r5, #1
 800bec0:	429d      	cmp	r5, r3
 800bec2:	bf38      	it	cc
 800bec4:	461d      	movcc	r5, r3
 800bec6:	0553      	lsls	r3, r2, #21
 800bec8:	d527      	bpl.n	800bf1a <__ssputs_r+0x8e>
 800beca:	4629      	mov	r1, r5
 800becc:	f7ff ff52 	bl	800bd74 <_malloc_r>
 800bed0:	4606      	mov	r6, r0
 800bed2:	b360      	cbz	r0, 800bf2e <__ssputs_r+0xa2>
 800bed4:	6921      	ldr	r1, [r4, #16]
 800bed6:	464a      	mov	r2, r9
 800bed8:	f7ff fed2 	bl	800bc80 <memcpy>
 800bedc:	89a3      	ldrh	r3, [r4, #12]
 800bede:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bee6:	81a3      	strh	r3, [r4, #12]
 800bee8:	6126      	str	r6, [r4, #16]
 800beea:	6165      	str	r5, [r4, #20]
 800beec:	444e      	add	r6, r9
 800beee:	eba5 0509 	sub.w	r5, r5, r9
 800bef2:	6026      	str	r6, [r4, #0]
 800bef4:	60a5      	str	r5, [r4, #8]
 800bef6:	463e      	mov	r6, r7
 800bef8:	42be      	cmp	r6, r7
 800befa:	d900      	bls.n	800befe <__ssputs_r+0x72>
 800befc:	463e      	mov	r6, r7
 800befe:	6820      	ldr	r0, [r4, #0]
 800bf00:	4632      	mov	r2, r6
 800bf02:	4641      	mov	r1, r8
 800bf04:	f000 faa6 	bl	800c454 <memmove>
 800bf08:	68a3      	ldr	r3, [r4, #8]
 800bf0a:	1b9b      	subs	r3, r3, r6
 800bf0c:	60a3      	str	r3, [r4, #8]
 800bf0e:	6823      	ldr	r3, [r4, #0]
 800bf10:	4433      	add	r3, r6
 800bf12:	6023      	str	r3, [r4, #0]
 800bf14:	2000      	movs	r0, #0
 800bf16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf1a:	462a      	mov	r2, r5
 800bf1c:	f000 fac4 	bl	800c4a8 <_realloc_r>
 800bf20:	4606      	mov	r6, r0
 800bf22:	2800      	cmp	r0, #0
 800bf24:	d1e0      	bne.n	800bee8 <__ssputs_r+0x5c>
 800bf26:	6921      	ldr	r1, [r4, #16]
 800bf28:	4650      	mov	r0, sl
 800bf2a:	f7ff feb7 	bl	800bc9c <_free_r>
 800bf2e:	230c      	movs	r3, #12
 800bf30:	f8ca 3000 	str.w	r3, [sl]
 800bf34:	89a3      	ldrh	r3, [r4, #12]
 800bf36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf3a:	81a3      	strh	r3, [r4, #12]
 800bf3c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf40:	e7e9      	b.n	800bf16 <__ssputs_r+0x8a>
	...

0800bf44 <_svfiprintf_r>:
 800bf44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf48:	4698      	mov	r8, r3
 800bf4a:	898b      	ldrh	r3, [r1, #12]
 800bf4c:	061b      	lsls	r3, r3, #24
 800bf4e:	b09d      	sub	sp, #116	@ 0x74
 800bf50:	4607      	mov	r7, r0
 800bf52:	460d      	mov	r5, r1
 800bf54:	4614      	mov	r4, r2
 800bf56:	d510      	bpl.n	800bf7a <_svfiprintf_r+0x36>
 800bf58:	690b      	ldr	r3, [r1, #16]
 800bf5a:	b973      	cbnz	r3, 800bf7a <_svfiprintf_r+0x36>
 800bf5c:	2140      	movs	r1, #64	@ 0x40
 800bf5e:	f7ff ff09 	bl	800bd74 <_malloc_r>
 800bf62:	6028      	str	r0, [r5, #0]
 800bf64:	6128      	str	r0, [r5, #16]
 800bf66:	b930      	cbnz	r0, 800bf76 <_svfiprintf_r+0x32>
 800bf68:	230c      	movs	r3, #12
 800bf6a:	603b      	str	r3, [r7, #0]
 800bf6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf70:	b01d      	add	sp, #116	@ 0x74
 800bf72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf76:	2340      	movs	r3, #64	@ 0x40
 800bf78:	616b      	str	r3, [r5, #20]
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf7e:	2320      	movs	r3, #32
 800bf80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf84:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf88:	2330      	movs	r3, #48	@ 0x30
 800bf8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c128 <_svfiprintf_r+0x1e4>
 800bf8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf92:	f04f 0901 	mov.w	r9, #1
 800bf96:	4623      	mov	r3, r4
 800bf98:	469a      	mov	sl, r3
 800bf9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf9e:	b10a      	cbz	r2, 800bfa4 <_svfiprintf_r+0x60>
 800bfa0:	2a25      	cmp	r2, #37	@ 0x25
 800bfa2:	d1f9      	bne.n	800bf98 <_svfiprintf_r+0x54>
 800bfa4:	ebba 0b04 	subs.w	fp, sl, r4
 800bfa8:	d00b      	beq.n	800bfc2 <_svfiprintf_r+0x7e>
 800bfaa:	465b      	mov	r3, fp
 800bfac:	4622      	mov	r2, r4
 800bfae:	4629      	mov	r1, r5
 800bfb0:	4638      	mov	r0, r7
 800bfb2:	f7ff ff6b 	bl	800be8c <__ssputs_r>
 800bfb6:	3001      	adds	r0, #1
 800bfb8:	f000 80a7 	beq.w	800c10a <_svfiprintf_r+0x1c6>
 800bfbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfbe:	445a      	add	r2, fp
 800bfc0:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfc2:	f89a 3000 	ldrb.w	r3, [sl]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	f000 809f 	beq.w	800c10a <_svfiprintf_r+0x1c6>
 800bfcc:	2300      	movs	r3, #0
 800bfce:	f04f 32ff 	mov.w	r2, #4294967295
 800bfd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfd6:	f10a 0a01 	add.w	sl, sl, #1
 800bfda:	9304      	str	r3, [sp, #16]
 800bfdc:	9307      	str	r3, [sp, #28]
 800bfde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfe2:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfe4:	4654      	mov	r4, sl
 800bfe6:	2205      	movs	r2, #5
 800bfe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfec:	484e      	ldr	r0, [pc, #312]	@ (800c128 <_svfiprintf_r+0x1e4>)
 800bfee:	f7f4 f91f 	bl	8000230 <memchr>
 800bff2:	9a04      	ldr	r2, [sp, #16]
 800bff4:	b9d8      	cbnz	r0, 800c02e <_svfiprintf_r+0xea>
 800bff6:	06d0      	lsls	r0, r2, #27
 800bff8:	bf44      	itt	mi
 800bffa:	2320      	movmi	r3, #32
 800bffc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c000:	0711      	lsls	r1, r2, #28
 800c002:	bf44      	itt	mi
 800c004:	232b      	movmi	r3, #43	@ 0x2b
 800c006:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c00a:	f89a 3000 	ldrb.w	r3, [sl]
 800c00e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c010:	d015      	beq.n	800c03e <_svfiprintf_r+0xfa>
 800c012:	9a07      	ldr	r2, [sp, #28]
 800c014:	4654      	mov	r4, sl
 800c016:	2000      	movs	r0, #0
 800c018:	f04f 0c0a 	mov.w	ip, #10
 800c01c:	4621      	mov	r1, r4
 800c01e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c022:	3b30      	subs	r3, #48	@ 0x30
 800c024:	2b09      	cmp	r3, #9
 800c026:	d94b      	bls.n	800c0c0 <_svfiprintf_r+0x17c>
 800c028:	b1b0      	cbz	r0, 800c058 <_svfiprintf_r+0x114>
 800c02a:	9207      	str	r2, [sp, #28]
 800c02c:	e014      	b.n	800c058 <_svfiprintf_r+0x114>
 800c02e:	eba0 0308 	sub.w	r3, r0, r8
 800c032:	fa09 f303 	lsl.w	r3, r9, r3
 800c036:	4313      	orrs	r3, r2
 800c038:	9304      	str	r3, [sp, #16]
 800c03a:	46a2      	mov	sl, r4
 800c03c:	e7d2      	b.n	800bfe4 <_svfiprintf_r+0xa0>
 800c03e:	9b03      	ldr	r3, [sp, #12]
 800c040:	1d19      	adds	r1, r3, #4
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	9103      	str	r1, [sp, #12]
 800c046:	2b00      	cmp	r3, #0
 800c048:	bfbb      	ittet	lt
 800c04a:	425b      	neglt	r3, r3
 800c04c:	f042 0202 	orrlt.w	r2, r2, #2
 800c050:	9307      	strge	r3, [sp, #28]
 800c052:	9307      	strlt	r3, [sp, #28]
 800c054:	bfb8      	it	lt
 800c056:	9204      	strlt	r2, [sp, #16]
 800c058:	7823      	ldrb	r3, [r4, #0]
 800c05a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c05c:	d10a      	bne.n	800c074 <_svfiprintf_r+0x130>
 800c05e:	7863      	ldrb	r3, [r4, #1]
 800c060:	2b2a      	cmp	r3, #42	@ 0x2a
 800c062:	d132      	bne.n	800c0ca <_svfiprintf_r+0x186>
 800c064:	9b03      	ldr	r3, [sp, #12]
 800c066:	1d1a      	adds	r2, r3, #4
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	9203      	str	r2, [sp, #12]
 800c06c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c070:	3402      	adds	r4, #2
 800c072:	9305      	str	r3, [sp, #20]
 800c074:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c138 <_svfiprintf_r+0x1f4>
 800c078:	7821      	ldrb	r1, [r4, #0]
 800c07a:	2203      	movs	r2, #3
 800c07c:	4650      	mov	r0, sl
 800c07e:	f7f4 f8d7 	bl	8000230 <memchr>
 800c082:	b138      	cbz	r0, 800c094 <_svfiprintf_r+0x150>
 800c084:	9b04      	ldr	r3, [sp, #16]
 800c086:	eba0 000a 	sub.w	r0, r0, sl
 800c08a:	2240      	movs	r2, #64	@ 0x40
 800c08c:	4082      	lsls	r2, r0
 800c08e:	4313      	orrs	r3, r2
 800c090:	3401      	adds	r4, #1
 800c092:	9304      	str	r3, [sp, #16]
 800c094:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c098:	4824      	ldr	r0, [pc, #144]	@ (800c12c <_svfiprintf_r+0x1e8>)
 800c09a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c09e:	2206      	movs	r2, #6
 800c0a0:	f7f4 f8c6 	bl	8000230 <memchr>
 800c0a4:	2800      	cmp	r0, #0
 800c0a6:	d036      	beq.n	800c116 <_svfiprintf_r+0x1d2>
 800c0a8:	4b21      	ldr	r3, [pc, #132]	@ (800c130 <_svfiprintf_r+0x1ec>)
 800c0aa:	bb1b      	cbnz	r3, 800c0f4 <_svfiprintf_r+0x1b0>
 800c0ac:	9b03      	ldr	r3, [sp, #12]
 800c0ae:	3307      	adds	r3, #7
 800c0b0:	f023 0307 	bic.w	r3, r3, #7
 800c0b4:	3308      	adds	r3, #8
 800c0b6:	9303      	str	r3, [sp, #12]
 800c0b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0ba:	4433      	add	r3, r6
 800c0bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0be:	e76a      	b.n	800bf96 <_svfiprintf_r+0x52>
 800c0c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c0c4:	460c      	mov	r4, r1
 800c0c6:	2001      	movs	r0, #1
 800c0c8:	e7a8      	b.n	800c01c <_svfiprintf_r+0xd8>
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	3401      	adds	r4, #1
 800c0ce:	9305      	str	r3, [sp, #20]
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	f04f 0c0a 	mov.w	ip, #10
 800c0d6:	4620      	mov	r0, r4
 800c0d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0dc:	3a30      	subs	r2, #48	@ 0x30
 800c0de:	2a09      	cmp	r2, #9
 800c0e0:	d903      	bls.n	800c0ea <_svfiprintf_r+0x1a6>
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d0c6      	beq.n	800c074 <_svfiprintf_r+0x130>
 800c0e6:	9105      	str	r1, [sp, #20]
 800c0e8:	e7c4      	b.n	800c074 <_svfiprintf_r+0x130>
 800c0ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0ee:	4604      	mov	r4, r0
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	e7f0      	b.n	800c0d6 <_svfiprintf_r+0x192>
 800c0f4:	ab03      	add	r3, sp, #12
 800c0f6:	9300      	str	r3, [sp, #0]
 800c0f8:	462a      	mov	r2, r5
 800c0fa:	4b0e      	ldr	r3, [pc, #56]	@ (800c134 <_svfiprintf_r+0x1f0>)
 800c0fc:	a904      	add	r1, sp, #16
 800c0fe:	4638      	mov	r0, r7
 800c100:	f3af 8000 	nop.w
 800c104:	1c42      	adds	r2, r0, #1
 800c106:	4606      	mov	r6, r0
 800c108:	d1d6      	bne.n	800c0b8 <_svfiprintf_r+0x174>
 800c10a:	89ab      	ldrh	r3, [r5, #12]
 800c10c:	065b      	lsls	r3, r3, #25
 800c10e:	f53f af2d 	bmi.w	800bf6c <_svfiprintf_r+0x28>
 800c112:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c114:	e72c      	b.n	800bf70 <_svfiprintf_r+0x2c>
 800c116:	ab03      	add	r3, sp, #12
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	462a      	mov	r2, r5
 800c11c:	4b05      	ldr	r3, [pc, #20]	@ (800c134 <_svfiprintf_r+0x1f0>)
 800c11e:	a904      	add	r1, sp, #16
 800c120:	4638      	mov	r0, r7
 800c122:	f000 f879 	bl	800c218 <_printf_i>
 800c126:	e7ed      	b.n	800c104 <_svfiprintf_r+0x1c0>
 800c128:	0800c7a4 	.word	0x0800c7a4
 800c12c:	0800c7ae 	.word	0x0800c7ae
 800c130:	00000000 	.word	0x00000000
 800c134:	0800be8d 	.word	0x0800be8d
 800c138:	0800c7aa 	.word	0x0800c7aa

0800c13c <_printf_common>:
 800c13c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c140:	4616      	mov	r6, r2
 800c142:	4698      	mov	r8, r3
 800c144:	688a      	ldr	r2, [r1, #8]
 800c146:	690b      	ldr	r3, [r1, #16]
 800c148:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c14c:	4293      	cmp	r3, r2
 800c14e:	bfb8      	it	lt
 800c150:	4613      	movlt	r3, r2
 800c152:	6033      	str	r3, [r6, #0]
 800c154:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c158:	4607      	mov	r7, r0
 800c15a:	460c      	mov	r4, r1
 800c15c:	b10a      	cbz	r2, 800c162 <_printf_common+0x26>
 800c15e:	3301      	adds	r3, #1
 800c160:	6033      	str	r3, [r6, #0]
 800c162:	6823      	ldr	r3, [r4, #0]
 800c164:	0699      	lsls	r1, r3, #26
 800c166:	bf42      	ittt	mi
 800c168:	6833      	ldrmi	r3, [r6, #0]
 800c16a:	3302      	addmi	r3, #2
 800c16c:	6033      	strmi	r3, [r6, #0]
 800c16e:	6825      	ldr	r5, [r4, #0]
 800c170:	f015 0506 	ands.w	r5, r5, #6
 800c174:	d106      	bne.n	800c184 <_printf_common+0x48>
 800c176:	f104 0a19 	add.w	sl, r4, #25
 800c17a:	68e3      	ldr	r3, [r4, #12]
 800c17c:	6832      	ldr	r2, [r6, #0]
 800c17e:	1a9b      	subs	r3, r3, r2
 800c180:	42ab      	cmp	r3, r5
 800c182:	dc26      	bgt.n	800c1d2 <_printf_common+0x96>
 800c184:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c188:	6822      	ldr	r2, [r4, #0]
 800c18a:	3b00      	subs	r3, #0
 800c18c:	bf18      	it	ne
 800c18e:	2301      	movne	r3, #1
 800c190:	0692      	lsls	r2, r2, #26
 800c192:	d42b      	bmi.n	800c1ec <_printf_common+0xb0>
 800c194:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c198:	4641      	mov	r1, r8
 800c19a:	4638      	mov	r0, r7
 800c19c:	47c8      	blx	r9
 800c19e:	3001      	adds	r0, #1
 800c1a0:	d01e      	beq.n	800c1e0 <_printf_common+0xa4>
 800c1a2:	6823      	ldr	r3, [r4, #0]
 800c1a4:	6922      	ldr	r2, [r4, #16]
 800c1a6:	f003 0306 	and.w	r3, r3, #6
 800c1aa:	2b04      	cmp	r3, #4
 800c1ac:	bf02      	ittt	eq
 800c1ae:	68e5      	ldreq	r5, [r4, #12]
 800c1b0:	6833      	ldreq	r3, [r6, #0]
 800c1b2:	1aed      	subeq	r5, r5, r3
 800c1b4:	68a3      	ldr	r3, [r4, #8]
 800c1b6:	bf0c      	ite	eq
 800c1b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c1bc:	2500      	movne	r5, #0
 800c1be:	4293      	cmp	r3, r2
 800c1c0:	bfc4      	itt	gt
 800c1c2:	1a9b      	subgt	r3, r3, r2
 800c1c4:	18ed      	addgt	r5, r5, r3
 800c1c6:	2600      	movs	r6, #0
 800c1c8:	341a      	adds	r4, #26
 800c1ca:	42b5      	cmp	r5, r6
 800c1cc:	d11a      	bne.n	800c204 <_printf_common+0xc8>
 800c1ce:	2000      	movs	r0, #0
 800c1d0:	e008      	b.n	800c1e4 <_printf_common+0xa8>
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	4652      	mov	r2, sl
 800c1d6:	4641      	mov	r1, r8
 800c1d8:	4638      	mov	r0, r7
 800c1da:	47c8      	blx	r9
 800c1dc:	3001      	adds	r0, #1
 800c1de:	d103      	bne.n	800c1e8 <_printf_common+0xac>
 800c1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1e8:	3501      	adds	r5, #1
 800c1ea:	e7c6      	b.n	800c17a <_printf_common+0x3e>
 800c1ec:	18e1      	adds	r1, r4, r3
 800c1ee:	1c5a      	adds	r2, r3, #1
 800c1f0:	2030      	movs	r0, #48	@ 0x30
 800c1f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c1f6:	4422      	add	r2, r4
 800c1f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c1fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c200:	3302      	adds	r3, #2
 800c202:	e7c7      	b.n	800c194 <_printf_common+0x58>
 800c204:	2301      	movs	r3, #1
 800c206:	4622      	mov	r2, r4
 800c208:	4641      	mov	r1, r8
 800c20a:	4638      	mov	r0, r7
 800c20c:	47c8      	blx	r9
 800c20e:	3001      	adds	r0, #1
 800c210:	d0e6      	beq.n	800c1e0 <_printf_common+0xa4>
 800c212:	3601      	adds	r6, #1
 800c214:	e7d9      	b.n	800c1ca <_printf_common+0x8e>
	...

0800c218 <_printf_i>:
 800c218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c21c:	7e0f      	ldrb	r7, [r1, #24]
 800c21e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c220:	2f78      	cmp	r7, #120	@ 0x78
 800c222:	4691      	mov	r9, r2
 800c224:	4680      	mov	r8, r0
 800c226:	460c      	mov	r4, r1
 800c228:	469a      	mov	sl, r3
 800c22a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c22e:	d807      	bhi.n	800c240 <_printf_i+0x28>
 800c230:	2f62      	cmp	r7, #98	@ 0x62
 800c232:	d80a      	bhi.n	800c24a <_printf_i+0x32>
 800c234:	2f00      	cmp	r7, #0
 800c236:	f000 80d1 	beq.w	800c3dc <_printf_i+0x1c4>
 800c23a:	2f58      	cmp	r7, #88	@ 0x58
 800c23c:	f000 80b8 	beq.w	800c3b0 <_printf_i+0x198>
 800c240:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c244:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c248:	e03a      	b.n	800c2c0 <_printf_i+0xa8>
 800c24a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c24e:	2b15      	cmp	r3, #21
 800c250:	d8f6      	bhi.n	800c240 <_printf_i+0x28>
 800c252:	a101      	add	r1, pc, #4	@ (adr r1, 800c258 <_printf_i+0x40>)
 800c254:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c258:	0800c2b1 	.word	0x0800c2b1
 800c25c:	0800c2c5 	.word	0x0800c2c5
 800c260:	0800c241 	.word	0x0800c241
 800c264:	0800c241 	.word	0x0800c241
 800c268:	0800c241 	.word	0x0800c241
 800c26c:	0800c241 	.word	0x0800c241
 800c270:	0800c2c5 	.word	0x0800c2c5
 800c274:	0800c241 	.word	0x0800c241
 800c278:	0800c241 	.word	0x0800c241
 800c27c:	0800c241 	.word	0x0800c241
 800c280:	0800c241 	.word	0x0800c241
 800c284:	0800c3c3 	.word	0x0800c3c3
 800c288:	0800c2ef 	.word	0x0800c2ef
 800c28c:	0800c37d 	.word	0x0800c37d
 800c290:	0800c241 	.word	0x0800c241
 800c294:	0800c241 	.word	0x0800c241
 800c298:	0800c3e5 	.word	0x0800c3e5
 800c29c:	0800c241 	.word	0x0800c241
 800c2a0:	0800c2ef 	.word	0x0800c2ef
 800c2a4:	0800c241 	.word	0x0800c241
 800c2a8:	0800c241 	.word	0x0800c241
 800c2ac:	0800c385 	.word	0x0800c385
 800c2b0:	6833      	ldr	r3, [r6, #0]
 800c2b2:	1d1a      	adds	r2, r3, #4
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	6032      	str	r2, [r6, #0]
 800c2b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	e09c      	b.n	800c3fe <_printf_i+0x1e6>
 800c2c4:	6833      	ldr	r3, [r6, #0]
 800c2c6:	6820      	ldr	r0, [r4, #0]
 800c2c8:	1d19      	adds	r1, r3, #4
 800c2ca:	6031      	str	r1, [r6, #0]
 800c2cc:	0606      	lsls	r6, r0, #24
 800c2ce:	d501      	bpl.n	800c2d4 <_printf_i+0xbc>
 800c2d0:	681d      	ldr	r5, [r3, #0]
 800c2d2:	e003      	b.n	800c2dc <_printf_i+0xc4>
 800c2d4:	0645      	lsls	r5, r0, #25
 800c2d6:	d5fb      	bpl.n	800c2d0 <_printf_i+0xb8>
 800c2d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c2dc:	2d00      	cmp	r5, #0
 800c2de:	da03      	bge.n	800c2e8 <_printf_i+0xd0>
 800c2e0:	232d      	movs	r3, #45	@ 0x2d
 800c2e2:	426d      	negs	r5, r5
 800c2e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c2e8:	4858      	ldr	r0, [pc, #352]	@ (800c44c <_printf_i+0x234>)
 800c2ea:	230a      	movs	r3, #10
 800c2ec:	e011      	b.n	800c312 <_printf_i+0xfa>
 800c2ee:	6821      	ldr	r1, [r4, #0]
 800c2f0:	6833      	ldr	r3, [r6, #0]
 800c2f2:	0608      	lsls	r0, r1, #24
 800c2f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c2f8:	d402      	bmi.n	800c300 <_printf_i+0xe8>
 800c2fa:	0649      	lsls	r1, r1, #25
 800c2fc:	bf48      	it	mi
 800c2fe:	b2ad      	uxthmi	r5, r5
 800c300:	2f6f      	cmp	r7, #111	@ 0x6f
 800c302:	4852      	ldr	r0, [pc, #328]	@ (800c44c <_printf_i+0x234>)
 800c304:	6033      	str	r3, [r6, #0]
 800c306:	bf14      	ite	ne
 800c308:	230a      	movne	r3, #10
 800c30a:	2308      	moveq	r3, #8
 800c30c:	2100      	movs	r1, #0
 800c30e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c312:	6866      	ldr	r6, [r4, #4]
 800c314:	60a6      	str	r6, [r4, #8]
 800c316:	2e00      	cmp	r6, #0
 800c318:	db05      	blt.n	800c326 <_printf_i+0x10e>
 800c31a:	6821      	ldr	r1, [r4, #0]
 800c31c:	432e      	orrs	r6, r5
 800c31e:	f021 0104 	bic.w	r1, r1, #4
 800c322:	6021      	str	r1, [r4, #0]
 800c324:	d04b      	beq.n	800c3be <_printf_i+0x1a6>
 800c326:	4616      	mov	r6, r2
 800c328:	fbb5 f1f3 	udiv	r1, r5, r3
 800c32c:	fb03 5711 	mls	r7, r3, r1, r5
 800c330:	5dc7      	ldrb	r7, [r0, r7]
 800c332:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c336:	462f      	mov	r7, r5
 800c338:	42bb      	cmp	r3, r7
 800c33a:	460d      	mov	r5, r1
 800c33c:	d9f4      	bls.n	800c328 <_printf_i+0x110>
 800c33e:	2b08      	cmp	r3, #8
 800c340:	d10b      	bne.n	800c35a <_printf_i+0x142>
 800c342:	6823      	ldr	r3, [r4, #0]
 800c344:	07df      	lsls	r7, r3, #31
 800c346:	d508      	bpl.n	800c35a <_printf_i+0x142>
 800c348:	6923      	ldr	r3, [r4, #16]
 800c34a:	6861      	ldr	r1, [r4, #4]
 800c34c:	4299      	cmp	r1, r3
 800c34e:	bfde      	ittt	le
 800c350:	2330      	movle	r3, #48	@ 0x30
 800c352:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c356:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c35a:	1b92      	subs	r2, r2, r6
 800c35c:	6122      	str	r2, [r4, #16]
 800c35e:	f8cd a000 	str.w	sl, [sp]
 800c362:	464b      	mov	r3, r9
 800c364:	aa03      	add	r2, sp, #12
 800c366:	4621      	mov	r1, r4
 800c368:	4640      	mov	r0, r8
 800c36a:	f7ff fee7 	bl	800c13c <_printf_common>
 800c36e:	3001      	adds	r0, #1
 800c370:	d14a      	bne.n	800c408 <_printf_i+0x1f0>
 800c372:	f04f 30ff 	mov.w	r0, #4294967295
 800c376:	b004      	add	sp, #16
 800c378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c37c:	6823      	ldr	r3, [r4, #0]
 800c37e:	f043 0320 	orr.w	r3, r3, #32
 800c382:	6023      	str	r3, [r4, #0]
 800c384:	4832      	ldr	r0, [pc, #200]	@ (800c450 <_printf_i+0x238>)
 800c386:	2778      	movs	r7, #120	@ 0x78
 800c388:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c38c:	6823      	ldr	r3, [r4, #0]
 800c38e:	6831      	ldr	r1, [r6, #0]
 800c390:	061f      	lsls	r7, r3, #24
 800c392:	f851 5b04 	ldr.w	r5, [r1], #4
 800c396:	d402      	bmi.n	800c39e <_printf_i+0x186>
 800c398:	065f      	lsls	r7, r3, #25
 800c39a:	bf48      	it	mi
 800c39c:	b2ad      	uxthmi	r5, r5
 800c39e:	6031      	str	r1, [r6, #0]
 800c3a0:	07d9      	lsls	r1, r3, #31
 800c3a2:	bf44      	itt	mi
 800c3a4:	f043 0320 	orrmi.w	r3, r3, #32
 800c3a8:	6023      	strmi	r3, [r4, #0]
 800c3aa:	b11d      	cbz	r5, 800c3b4 <_printf_i+0x19c>
 800c3ac:	2310      	movs	r3, #16
 800c3ae:	e7ad      	b.n	800c30c <_printf_i+0xf4>
 800c3b0:	4826      	ldr	r0, [pc, #152]	@ (800c44c <_printf_i+0x234>)
 800c3b2:	e7e9      	b.n	800c388 <_printf_i+0x170>
 800c3b4:	6823      	ldr	r3, [r4, #0]
 800c3b6:	f023 0320 	bic.w	r3, r3, #32
 800c3ba:	6023      	str	r3, [r4, #0]
 800c3bc:	e7f6      	b.n	800c3ac <_printf_i+0x194>
 800c3be:	4616      	mov	r6, r2
 800c3c0:	e7bd      	b.n	800c33e <_printf_i+0x126>
 800c3c2:	6833      	ldr	r3, [r6, #0]
 800c3c4:	6825      	ldr	r5, [r4, #0]
 800c3c6:	6961      	ldr	r1, [r4, #20]
 800c3c8:	1d18      	adds	r0, r3, #4
 800c3ca:	6030      	str	r0, [r6, #0]
 800c3cc:	062e      	lsls	r6, r5, #24
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	d501      	bpl.n	800c3d6 <_printf_i+0x1be>
 800c3d2:	6019      	str	r1, [r3, #0]
 800c3d4:	e002      	b.n	800c3dc <_printf_i+0x1c4>
 800c3d6:	0668      	lsls	r0, r5, #25
 800c3d8:	d5fb      	bpl.n	800c3d2 <_printf_i+0x1ba>
 800c3da:	8019      	strh	r1, [r3, #0]
 800c3dc:	2300      	movs	r3, #0
 800c3de:	6123      	str	r3, [r4, #16]
 800c3e0:	4616      	mov	r6, r2
 800c3e2:	e7bc      	b.n	800c35e <_printf_i+0x146>
 800c3e4:	6833      	ldr	r3, [r6, #0]
 800c3e6:	1d1a      	adds	r2, r3, #4
 800c3e8:	6032      	str	r2, [r6, #0]
 800c3ea:	681e      	ldr	r6, [r3, #0]
 800c3ec:	6862      	ldr	r2, [r4, #4]
 800c3ee:	2100      	movs	r1, #0
 800c3f0:	4630      	mov	r0, r6
 800c3f2:	f7f3 ff1d 	bl	8000230 <memchr>
 800c3f6:	b108      	cbz	r0, 800c3fc <_printf_i+0x1e4>
 800c3f8:	1b80      	subs	r0, r0, r6
 800c3fa:	6060      	str	r0, [r4, #4]
 800c3fc:	6863      	ldr	r3, [r4, #4]
 800c3fe:	6123      	str	r3, [r4, #16]
 800c400:	2300      	movs	r3, #0
 800c402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c406:	e7aa      	b.n	800c35e <_printf_i+0x146>
 800c408:	6923      	ldr	r3, [r4, #16]
 800c40a:	4632      	mov	r2, r6
 800c40c:	4649      	mov	r1, r9
 800c40e:	4640      	mov	r0, r8
 800c410:	47d0      	blx	sl
 800c412:	3001      	adds	r0, #1
 800c414:	d0ad      	beq.n	800c372 <_printf_i+0x15a>
 800c416:	6823      	ldr	r3, [r4, #0]
 800c418:	079b      	lsls	r3, r3, #30
 800c41a:	d413      	bmi.n	800c444 <_printf_i+0x22c>
 800c41c:	68e0      	ldr	r0, [r4, #12]
 800c41e:	9b03      	ldr	r3, [sp, #12]
 800c420:	4298      	cmp	r0, r3
 800c422:	bfb8      	it	lt
 800c424:	4618      	movlt	r0, r3
 800c426:	e7a6      	b.n	800c376 <_printf_i+0x15e>
 800c428:	2301      	movs	r3, #1
 800c42a:	4632      	mov	r2, r6
 800c42c:	4649      	mov	r1, r9
 800c42e:	4640      	mov	r0, r8
 800c430:	47d0      	blx	sl
 800c432:	3001      	adds	r0, #1
 800c434:	d09d      	beq.n	800c372 <_printf_i+0x15a>
 800c436:	3501      	adds	r5, #1
 800c438:	68e3      	ldr	r3, [r4, #12]
 800c43a:	9903      	ldr	r1, [sp, #12]
 800c43c:	1a5b      	subs	r3, r3, r1
 800c43e:	42ab      	cmp	r3, r5
 800c440:	dcf2      	bgt.n	800c428 <_printf_i+0x210>
 800c442:	e7eb      	b.n	800c41c <_printf_i+0x204>
 800c444:	2500      	movs	r5, #0
 800c446:	f104 0619 	add.w	r6, r4, #25
 800c44a:	e7f5      	b.n	800c438 <_printf_i+0x220>
 800c44c:	0800c7b5 	.word	0x0800c7b5
 800c450:	0800c7c6 	.word	0x0800c7c6

0800c454 <memmove>:
 800c454:	4288      	cmp	r0, r1
 800c456:	b510      	push	{r4, lr}
 800c458:	eb01 0402 	add.w	r4, r1, r2
 800c45c:	d902      	bls.n	800c464 <memmove+0x10>
 800c45e:	4284      	cmp	r4, r0
 800c460:	4623      	mov	r3, r4
 800c462:	d807      	bhi.n	800c474 <memmove+0x20>
 800c464:	1e43      	subs	r3, r0, #1
 800c466:	42a1      	cmp	r1, r4
 800c468:	d008      	beq.n	800c47c <memmove+0x28>
 800c46a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c46e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c472:	e7f8      	b.n	800c466 <memmove+0x12>
 800c474:	4402      	add	r2, r0
 800c476:	4601      	mov	r1, r0
 800c478:	428a      	cmp	r2, r1
 800c47a:	d100      	bne.n	800c47e <memmove+0x2a>
 800c47c:	bd10      	pop	{r4, pc}
 800c47e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c482:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c486:	e7f7      	b.n	800c478 <memmove+0x24>

0800c488 <_sbrk_r>:
 800c488:	b538      	push	{r3, r4, r5, lr}
 800c48a:	4d06      	ldr	r5, [pc, #24]	@ (800c4a4 <_sbrk_r+0x1c>)
 800c48c:	2300      	movs	r3, #0
 800c48e:	4604      	mov	r4, r0
 800c490:	4608      	mov	r0, r1
 800c492:	602b      	str	r3, [r5, #0]
 800c494:	f7f5 fcfe 	bl	8001e94 <_sbrk>
 800c498:	1c43      	adds	r3, r0, #1
 800c49a:	d102      	bne.n	800c4a2 <_sbrk_r+0x1a>
 800c49c:	682b      	ldr	r3, [r5, #0]
 800c49e:	b103      	cbz	r3, 800c4a2 <_sbrk_r+0x1a>
 800c4a0:	6023      	str	r3, [r4, #0]
 800c4a2:	bd38      	pop	{r3, r4, r5, pc}
 800c4a4:	20005034 	.word	0x20005034

0800c4a8 <_realloc_r>:
 800c4a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4ac:	4607      	mov	r7, r0
 800c4ae:	4614      	mov	r4, r2
 800c4b0:	460d      	mov	r5, r1
 800c4b2:	b921      	cbnz	r1, 800c4be <_realloc_r+0x16>
 800c4b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c4b8:	4611      	mov	r1, r2
 800c4ba:	f7ff bc5b 	b.w	800bd74 <_malloc_r>
 800c4be:	b92a      	cbnz	r2, 800c4cc <_realloc_r+0x24>
 800c4c0:	f7ff fbec 	bl	800bc9c <_free_r>
 800c4c4:	4625      	mov	r5, r4
 800c4c6:	4628      	mov	r0, r5
 800c4c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4cc:	f000 f81a 	bl	800c504 <_malloc_usable_size_r>
 800c4d0:	4284      	cmp	r4, r0
 800c4d2:	4606      	mov	r6, r0
 800c4d4:	d802      	bhi.n	800c4dc <_realloc_r+0x34>
 800c4d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c4da:	d8f4      	bhi.n	800c4c6 <_realloc_r+0x1e>
 800c4dc:	4621      	mov	r1, r4
 800c4de:	4638      	mov	r0, r7
 800c4e0:	f7ff fc48 	bl	800bd74 <_malloc_r>
 800c4e4:	4680      	mov	r8, r0
 800c4e6:	b908      	cbnz	r0, 800c4ec <_realloc_r+0x44>
 800c4e8:	4645      	mov	r5, r8
 800c4ea:	e7ec      	b.n	800c4c6 <_realloc_r+0x1e>
 800c4ec:	42b4      	cmp	r4, r6
 800c4ee:	4622      	mov	r2, r4
 800c4f0:	4629      	mov	r1, r5
 800c4f2:	bf28      	it	cs
 800c4f4:	4632      	movcs	r2, r6
 800c4f6:	f7ff fbc3 	bl	800bc80 <memcpy>
 800c4fa:	4629      	mov	r1, r5
 800c4fc:	4638      	mov	r0, r7
 800c4fe:	f7ff fbcd 	bl	800bc9c <_free_r>
 800c502:	e7f1      	b.n	800c4e8 <_realloc_r+0x40>

0800c504 <_malloc_usable_size_r>:
 800c504:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c508:	1f18      	subs	r0, r3, #4
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	bfbc      	itt	lt
 800c50e:	580b      	ldrlt	r3, [r1, r0]
 800c510:	18c0      	addlt	r0, r0, r3
 800c512:	4770      	bx	lr

0800c514 <_init>:
 800c514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c516:	bf00      	nop
 800c518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c51a:	bc08      	pop	{r3}
 800c51c:	469e      	mov	lr, r3
 800c51e:	4770      	bx	lr

0800c520 <_fini>:
 800c520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c522:	bf00      	nop
 800c524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c526:	bc08      	pop	{r3}
 800c528:	469e      	mov	lr, r3
 800c52a:	4770      	bx	lr
