
lcd16x2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030f8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003204  08003204  00013204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003268  08003268  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08003268  08003268  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003268  08003268  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003268  08003268  00013268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800326c  0800326c  0001326c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08003270  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  2000009c  0800330c  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  0800330c  0002021c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d96c  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000216c  00000000  00000000  0002da31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef0  00000000  00000000  0002fba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e20  00000000  00000000  00030a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181b7  00000000  00000000  000318b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a98  00000000  00000000  00049a67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a8cf  00000000  00000000  0005a4ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e4dce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004278  00000000  00000000  000e4e20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	080031ec 	.word	0x080031ec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	080031ec 	.word	0x080031ec

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b1d      	ldr	r3, [pc, #116]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a1c      	ldr	r2, [pc, #112]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b1a      	ldr	r3, [pc, #104]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b17      	ldr	r3, [pc, #92]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a16      	ldr	r2, [pc, #88]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b14      	ldr	r3, [pc, #80]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4b11      	ldr	r3, [pc, #68]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a10      	ldr	r2, [pc, #64]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b0e      	ldr	r3, [pc, #56]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80001a8:	2200      	movs	r2, #0
 80001aa:	2102      	movs	r1, #2
 80001ac:	480b      	ldr	r0, [pc, #44]	; (80001dc <MX_GPIO_Init+0x90>)
 80001ae:	f000 fed9 	bl	8000f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80001b2:	2302      	movs	r3, #2
 80001b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001b6:	2301      	movs	r3, #1
 80001b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ba:	2300      	movs	r3, #0
 80001bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001be:	2302      	movs	r3, #2
 80001c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80001c2:	f107 0310 	add.w	r3, r7, #16
 80001c6:	4619      	mov	r1, r3
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <MX_GPIO_Init+0x90>)
 80001ca:	f000 fd4f 	bl	8000c6c <HAL_GPIO_Init>

}
 80001ce:	bf00      	nop
 80001d0:	3720      	adds	r7, #32
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	40021000 	.word	0x40021000
 80001dc:	40010800 	.word	0x40010800

080001e0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80001e4:	4b12      	ldr	r3, [pc, #72]	; (8000230 <MX_I2C1_Init+0x50>)
 80001e6:	4a13      	ldr	r2, [pc, #76]	; (8000234 <MX_I2C1_Init+0x54>)
 80001e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80001ea:	4b11      	ldr	r3, [pc, #68]	; (8000230 <MX_I2C1_Init+0x50>)
 80001ec:	4a12      	ldr	r2, [pc, #72]	; (8000238 <MX_I2C1_Init+0x58>)
 80001ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80001f0:	4b0f      	ldr	r3, [pc, #60]	; (8000230 <MX_I2C1_Init+0x50>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80001f6:	4b0e      	ldr	r3, [pc, #56]	; (8000230 <MX_I2C1_Init+0x50>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80001fc:	4b0c      	ldr	r3, [pc, #48]	; (8000230 <MX_I2C1_Init+0x50>)
 80001fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000202:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000204:	4b0a      	ldr	r3, [pc, #40]	; (8000230 <MX_I2C1_Init+0x50>)
 8000206:	2200      	movs	r2, #0
 8000208:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800020a:	4b09      	ldr	r3, [pc, #36]	; (8000230 <MX_I2C1_Init+0x50>)
 800020c:	2200      	movs	r2, #0
 800020e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000210:	4b07      	ldr	r3, [pc, #28]	; (8000230 <MX_I2C1_Init+0x50>)
 8000212:	2200      	movs	r2, #0
 8000214:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000216:	4b06      	ldr	r3, [pc, #24]	; (8000230 <MX_I2C1_Init+0x50>)
 8000218:	2200      	movs	r2, #0
 800021a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800021c:	4804      	ldr	r0, [pc, #16]	; (8000230 <MX_I2C1_Init+0x50>)
 800021e:	f000 feb9 	bl	8000f94 <HAL_I2C_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f000 f90f 	bl	800044a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800022c:	bf00      	nop
 800022e:	bd80      	pop	{r7, pc}
 8000230:	200000b8 	.word	0x200000b8
 8000234:	40005400 	.word	0x40005400
 8000238:	000186a0 	.word	0x000186a0

0800023c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b08a      	sub	sp, #40	; 0x28
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000244:	f107 0314 	add.w	r3, r7, #20
 8000248:	2200      	movs	r2, #0
 800024a:	601a      	str	r2, [r3, #0]
 800024c:	605a      	str	r2, [r3, #4]
 800024e:	609a      	str	r2, [r3, #8]
 8000250:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4a1d      	ldr	r2, [pc, #116]	; (80002cc <HAL_I2C_MspInit+0x90>)
 8000258:	4293      	cmp	r3, r2
 800025a:	d132      	bne.n	80002c2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800025c:	4b1c      	ldr	r3, [pc, #112]	; (80002d0 <HAL_I2C_MspInit+0x94>)
 800025e:	699b      	ldr	r3, [r3, #24]
 8000260:	4a1b      	ldr	r2, [pc, #108]	; (80002d0 <HAL_I2C_MspInit+0x94>)
 8000262:	f043 0308 	orr.w	r3, r3, #8
 8000266:	6193      	str	r3, [r2, #24]
 8000268:	4b19      	ldr	r3, [pc, #100]	; (80002d0 <HAL_I2C_MspInit+0x94>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	f003 0308 	and.w	r3, r3, #8
 8000270:	613b      	str	r3, [r7, #16]
 8000272:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000274:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800027a:	2312      	movs	r3, #18
 800027c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800027e:	2301      	movs	r3, #1
 8000280:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000282:	f107 0314 	add.w	r3, r7, #20
 8000286:	4619      	mov	r1, r3
 8000288:	4812      	ldr	r0, [pc, #72]	; (80002d4 <HAL_I2C_MspInit+0x98>)
 800028a:	f000 fcef 	bl	8000c6c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800028e:	4b12      	ldr	r3, [pc, #72]	; (80002d8 <HAL_I2C_MspInit+0x9c>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	627b      	str	r3, [r7, #36]	; 0x24
 8000294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000296:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800029a:	627b      	str	r3, [r7, #36]	; 0x24
 800029c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800029e:	f043 0302 	orr.w	r3, r3, #2
 80002a2:	627b      	str	r3, [r7, #36]	; 0x24
 80002a4:	4a0c      	ldr	r2, [pc, #48]	; (80002d8 <HAL_I2C_MspInit+0x9c>)
 80002a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002a8:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80002aa:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <HAL_I2C_MspInit+0x94>)
 80002ac:	69db      	ldr	r3, [r3, #28]
 80002ae:	4a08      	ldr	r2, [pc, #32]	; (80002d0 <HAL_I2C_MspInit+0x94>)
 80002b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80002b4:	61d3      	str	r3, [r2, #28]
 80002b6:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <HAL_I2C_MspInit+0x94>)
 80002b8:	69db      	ldr	r3, [r3, #28]
 80002ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80002be:	60fb      	str	r3, [r7, #12]
 80002c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80002c2:	bf00      	nop
 80002c4:	3728      	adds	r7, #40	; 0x28
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	40005400 	.word	0x40005400
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40010c00 	.word	0x40010c00
 80002d8:	40010000 	.word	0x40010000

080002dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t i = 0, ret;
 80002e2:	2300      	movs	r3, #0
 80002e4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e6:	f000 fb2d 	bl	8000944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ea:	f000 f85f 	bl	80003ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ee:	f7ff ff2d 	bl	800014c <MX_GPIO_Init>
  MX_I2C1_Init();
 80002f2:	f7ff ff75 	bl	80001e0 <MX_I2C1_Init>
  MX_TIM2_Init();
 80002f6:	f000 fa1b 	bl	8000730 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80002fa:	f000 fa89 	bl	8000810 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2);
 80002fe:	4823      	ldr	r0, [pc, #140]	; (800038c <main+0xb0>)
 8000300:	f001 fd7c 	bl	8001dfc <HAL_TIM_Base_Start_IT>

  HAL_Delay(1000);
 8000304:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000308:	f000 fb7e 	bl	8000a08 <HAL_Delay>

      /*-[ I2C Bus Scanning ]-*/
  HAL_UART_Transmit(&huart2, StartMSG, sizeof(StartMSG), 10000);
 800030c:	f242 7310 	movw	r3, #10000	; 0x2710
 8000310:	221a      	movs	r2, #26
 8000312:	491f      	ldr	r1, [pc, #124]	; (8000390 <main+0xb4>)
 8000314:	481f      	ldr	r0, [pc, #124]	; (8000394 <main+0xb8>)
 8000316:	f002 f952 	bl	80025be <HAL_UART_Transmit>
  for(i=1; i<128; i++)
 800031a:	2301      	movs	r3, #1
 800031c:	71fb      	strb	r3, [r7, #7]
 800031e:	e028      	b.n	8000372 <main+0x96>
  {
	  ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 8000320:	79fb      	ldrb	r3, [r7, #7]
 8000322:	b29b      	uxth	r3, r3
 8000324:	005b      	lsls	r3, r3, #1
 8000326:	b299      	uxth	r1, r3
 8000328:	2305      	movs	r3, #5
 800032a:	2203      	movs	r2, #3
 800032c:	481a      	ldr	r0, [pc, #104]	; (8000398 <main+0xbc>)
 800032e:	f000 ff75 	bl	800121c <HAL_I2C_IsDeviceReady>
 8000332:	4603      	mov	r3, r0
 8000334:	71bb      	strb	r3, [r7, #6]
	  if (ret != HAL_OK) /* No ACK Received At That Address */
 8000336:	79bb      	ldrb	r3, [r7, #6]
 8000338:	2b00      	cmp	r3, #0
 800033a:	d007      	beq.n	800034c <main+0x70>
	  {
		  HAL_UART_Transmit(&huart2, Space, sizeof(Space), 10000);
 800033c:	f242 7310 	movw	r3, #10000	; 0x2710
 8000340:	2204      	movs	r2, #4
 8000342:	4916      	ldr	r1, [pc, #88]	; (800039c <main+0xc0>)
 8000344:	4813      	ldr	r0, [pc, #76]	; (8000394 <main+0xb8>)
 8000346:	f002 f93a 	bl	80025be <HAL_UART_Transmit>
 800034a:	e00f      	b.n	800036c <main+0x90>
	  }
	  else if(ret == HAL_OK)
 800034c:	79bb      	ldrb	r3, [r7, #6]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d10c      	bne.n	800036c <main+0x90>
	  {
		  sprintf(Buffer, "0x%X", i);
 8000352:	79fb      	ldrb	r3, [r7, #7]
 8000354:	461a      	mov	r2, r3
 8000356:	4912      	ldr	r1, [pc, #72]	; (80003a0 <main+0xc4>)
 8000358:	4812      	ldr	r0, [pc, #72]	; (80003a4 <main+0xc8>)
 800035a:	f002 facd 	bl	80028f8 <siprintf>
		  HAL_UART_Transmit(&huart2, Buffer, sizeof(Buffer), 10000);
 800035e:	f242 7310 	movw	r3, #10000	; 0x2710
 8000362:	2219      	movs	r2, #25
 8000364:	490f      	ldr	r1, [pc, #60]	; (80003a4 <main+0xc8>)
 8000366:	480b      	ldr	r0, [pc, #44]	; (8000394 <main+0xb8>)
 8000368:	f002 f929 	bl	80025be <HAL_UART_Transmit>
  for(i=1; i<128; i++)
 800036c:	79fb      	ldrb	r3, [r7, #7]
 800036e:	3301      	adds	r3, #1
 8000370:	71fb      	strb	r3, [r7, #7]
 8000372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000376:	2b00      	cmp	r3, #0
 8000378:	dad2      	bge.n	8000320 <main+0x44>
	  }
  }
  HAL_UART_Transmit(&huart2, EndMSG, sizeof(EndMSG), 10000);
 800037a:	f242 7310 	movw	r3, #10000	; 0x2710
 800037e:	220b      	movs	r2, #11
 8000380:	4909      	ldr	r1, [pc, #36]	; (80003a8 <main+0xcc>)
 8000382:	4804      	ldr	r0, [pc, #16]	; (8000394 <main+0xb8>)
 8000384:	f002 f91b 	bl	80025be <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000388:	e7fe      	b.n	8000388 <main+0xac>
 800038a:	bf00      	nop
 800038c:	2000017c 	.word	0x2000017c
 8000390:	20000004 	.word	0x20000004
 8000394:	200001c4 	.word	0x200001c4
 8000398:	200000b8 	.word	0x200000b8
 800039c:	20000000 	.word	0x20000000
 80003a0:	08003204 	.word	0x08003204
 80003a4:	2000010c 	.word	0x2000010c
 80003a8:	20000020 	.word	0x20000020

080003ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b090      	sub	sp, #64	; 0x40
 80003b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003b2:	f107 0318 	add.w	r3, r7, #24
 80003b6:	2228      	movs	r2, #40	; 0x28
 80003b8:	2100      	movs	r1, #0
 80003ba:	4618      	mov	r0, r3
 80003bc:	f002 fa94 	bl	80028e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c0:	1d3b      	adds	r3, r7, #4
 80003c2:	2200      	movs	r2, #0
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	605a      	str	r2, [r3, #4]
 80003c8:	609a      	str	r2, [r3, #8]
 80003ca:	60da      	str	r2, [r3, #12]
 80003cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003ce:	2301      	movs	r3, #1
 80003d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003d8:	2300      	movs	r3, #0
 80003da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003dc:	2301      	movs	r3, #1
 80003de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e0:	2302      	movs	r3, #2
 80003e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003ea:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f0:	f107 0318 	add.w	r3, r7, #24
 80003f4:	4618      	mov	r0, r3
 80003f6:	f001 f897 	bl	8001528 <HAL_RCC_OscConfig>
 80003fa:	4603      	mov	r3, r0
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d001      	beq.n	8000404 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000400:	f000 f823 	bl	800044a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000404:	230f      	movs	r3, #15
 8000406:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000408:	2302      	movs	r3, #2
 800040a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800040c:	2300      	movs	r3, #0
 800040e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000410:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000414:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000416:	2300      	movs	r3, #0
 8000418:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	2102      	movs	r1, #2
 800041e:	4618      	mov	r0, r3
 8000420:	f001 fb04 	bl	8001a2c <HAL_RCC_ClockConfig>
 8000424:	4603      	mov	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d001      	beq.n	800042e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800042a:	f000 f80e 	bl	800044a <Error_Handler>
  }
}
 800042e:	bf00      	nop
 8000430:	3740      	adds	r7, #64	; 0x40
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}

08000436 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8000436:	b580      	push	{r7, lr}
 8000438:	b082      	sub	sp, #8
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
	timerRun();
 800043e:	f000 f809 	bl	8000454 <timerRun>
}
 8000442:	bf00      	nop
 8000444:	3708      	adds	r7, #8
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}

0800044a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800044a:	b480      	push	{r7}
 800044c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800044e:	b672      	cpsid	i
}
 8000450:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000452:	e7fe      	b.n	8000452 <Error_Handler+0x8>

08000454 <timerRun>:
void setTimer10(int duration){
	timer10_counter = duration;
	timer10_flag = 0;
}

void timerRun(){
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8000458:	4b51      	ldr	r3, [pc, #324]	; (80005a0 <timerRun+0x14c>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	2b00      	cmp	r3, #0
 800045e:	dd0b      	ble.n	8000478 <timerRun+0x24>
		timer1_counter--;
 8000460:	4b4f      	ldr	r3, [pc, #316]	; (80005a0 <timerRun+0x14c>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	3b01      	subs	r3, #1
 8000466:	4a4e      	ldr	r2, [pc, #312]	; (80005a0 <timerRun+0x14c>)
 8000468:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0){
 800046a:	4b4d      	ldr	r3, [pc, #308]	; (80005a0 <timerRun+0x14c>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d102      	bne.n	8000478 <timerRun+0x24>
			timer1_flag = 1;
 8000472:	4b4c      	ldr	r3, [pc, #304]	; (80005a4 <timerRun+0x150>)
 8000474:	2201      	movs	r2, #1
 8000476:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0){
 8000478:	4b4b      	ldr	r3, [pc, #300]	; (80005a8 <timerRun+0x154>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	2b00      	cmp	r3, #0
 800047e:	dd0b      	ble.n	8000498 <timerRun+0x44>
		timer2_counter--;
 8000480:	4b49      	ldr	r3, [pc, #292]	; (80005a8 <timerRun+0x154>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	3b01      	subs	r3, #1
 8000486:	4a48      	ldr	r2, [pc, #288]	; (80005a8 <timerRun+0x154>)
 8000488:	6013      	str	r3, [r2, #0]
		if(timer2_counter == 0){
 800048a:	4b47      	ldr	r3, [pc, #284]	; (80005a8 <timerRun+0x154>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d102      	bne.n	8000498 <timerRun+0x44>
			timer2_flag = 1;
 8000492:	4b46      	ldr	r3, [pc, #280]	; (80005ac <timerRun+0x158>)
 8000494:	2201      	movs	r2, #1
 8000496:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0){
 8000498:	4b45      	ldr	r3, [pc, #276]	; (80005b0 <timerRun+0x15c>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	2b00      	cmp	r3, #0
 800049e:	dd0b      	ble.n	80004b8 <timerRun+0x64>
		timer3_counter--;
 80004a0:	4b43      	ldr	r3, [pc, #268]	; (80005b0 <timerRun+0x15c>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	3b01      	subs	r3, #1
 80004a6:	4a42      	ldr	r2, [pc, #264]	; (80005b0 <timerRun+0x15c>)
 80004a8:	6013      	str	r3, [r2, #0]
		if(timer3_counter == 0){
 80004aa:	4b41      	ldr	r3, [pc, #260]	; (80005b0 <timerRun+0x15c>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d102      	bne.n	80004b8 <timerRun+0x64>
			timer3_flag = 1;
 80004b2:	4b40      	ldr	r3, [pc, #256]	; (80005b4 <timerRun+0x160>)
 80004b4:	2201      	movs	r2, #1
 80004b6:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer4_counter > 0){
 80004b8:	4b3f      	ldr	r3, [pc, #252]	; (80005b8 <timerRun+0x164>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	dd0b      	ble.n	80004d8 <timerRun+0x84>
		timer4_counter--;
 80004c0:	4b3d      	ldr	r3, [pc, #244]	; (80005b8 <timerRun+0x164>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	3b01      	subs	r3, #1
 80004c6:	4a3c      	ldr	r2, [pc, #240]	; (80005b8 <timerRun+0x164>)
 80004c8:	6013      	str	r3, [r2, #0]
		if(timer4_counter == 0){
 80004ca:	4b3b      	ldr	r3, [pc, #236]	; (80005b8 <timerRun+0x164>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d102      	bne.n	80004d8 <timerRun+0x84>
			timer4_flag = 1;
 80004d2:	4b3a      	ldr	r3, [pc, #232]	; (80005bc <timerRun+0x168>)
 80004d4:	2201      	movs	r2, #1
 80004d6:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer5_counter > 0){
 80004d8:	4b39      	ldr	r3, [pc, #228]	; (80005c0 <timerRun+0x16c>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	dd0b      	ble.n	80004f8 <timerRun+0xa4>
		timer5_counter--;
 80004e0:	4b37      	ldr	r3, [pc, #220]	; (80005c0 <timerRun+0x16c>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	3b01      	subs	r3, #1
 80004e6:	4a36      	ldr	r2, [pc, #216]	; (80005c0 <timerRun+0x16c>)
 80004e8:	6013      	str	r3, [r2, #0]
		if(timer5_counter == 0){
 80004ea:	4b35      	ldr	r3, [pc, #212]	; (80005c0 <timerRun+0x16c>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d102      	bne.n	80004f8 <timerRun+0xa4>
			timer5_flag = 1;
 80004f2:	4b34      	ldr	r3, [pc, #208]	; (80005c4 <timerRun+0x170>)
 80004f4:	2201      	movs	r2, #1
 80004f6:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer6_counter > 0){
 80004f8:	4b33      	ldr	r3, [pc, #204]	; (80005c8 <timerRun+0x174>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	dd0b      	ble.n	8000518 <timerRun+0xc4>
		timer6_counter--;
 8000500:	4b31      	ldr	r3, [pc, #196]	; (80005c8 <timerRun+0x174>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	3b01      	subs	r3, #1
 8000506:	4a30      	ldr	r2, [pc, #192]	; (80005c8 <timerRun+0x174>)
 8000508:	6013      	str	r3, [r2, #0]
		if(timer6_counter == 0){
 800050a:	4b2f      	ldr	r3, [pc, #188]	; (80005c8 <timerRun+0x174>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d102      	bne.n	8000518 <timerRun+0xc4>
			timer6_flag = 1;
 8000512:	4b2e      	ldr	r3, [pc, #184]	; (80005cc <timerRun+0x178>)
 8000514:	2201      	movs	r2, #1
 8000516:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer7_counter > 0){
 8000518:	4b2d      	ldr	r3, [pc, #180]	; (80005d0 <timerRun+0x17c>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	2b00      	cmp	r3, #0
 800051e:	dd0b      	ble.n	8000538 <timerRun+0xe4>
		timer7_counter--;
 8000520:	4b2b      	ldr	r3, [pc, #172]	; (80005d0 <timerRun+0x17c>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	3b01      	subs	r3, #1
 8000526:	4a2a      	ldr	r2, [pc, #168]	; (80005d0 <timerRun+0x17c>)
 8000528:	6013      	str	r3, [r2, #0]
		if(timer7_counter == 0){
 800052a:	4b29      	ldr	r3, [pc, #164]	; (80005d0 <timerRun+0x17c>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d102      	bne.n	8000538 <timerRun+0xe4>
			timer7_flag = 1;
 8000532:	4b28      	ldr	r3, [pc, #160]	; (80005d4 <timerRun+0x180>)
 8000534:	2201      	movs	r2, #1
 8000536:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer8_counter > 0){
 8000538:	4b27      	ldr	r3, [pc, #156]	; (80005d8 <timerRun+0x184>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	2b00      	cmp	r3, #0
 800053e:	dd0b      	ble.n	8000558 <timerRun+0x104>
		timer8_counter--;
 8000540:	4b25      	ldr	r3, [pc, #148]	; (80005d8 <timerRun+0x184>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	3b01      	subs	r3, #1
 8000546:	4a24      	ldr	r2, [pc, #144]	; (80005d8 <timerRun+0x184>)
 8000548:	6013      	str	r3, [r2, #0]
		if(timer8_counter == 0){
 800054a:	4b23      	ldr	r3, [pc, #140]	; (80005d8 <timerRun+0x184>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d102      	bne.n	8000558 <timerRun+0x104>
			timer8_flag = 1;
 8000552:	4b22      	ldr	r3, [pc, #136]	; (80005dc <timerRun+0x188>)
 8000554:	2201      	movs	r2, #1
 8000556:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer9_counter > 0){
 8000558:	4b21      	ldr	r3, [pc, #132]	; (80005e0 <timerRun+0x18c>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	2b00      	cmp	r3, #0
 800055e:	dd0b      	ble.n	8000578 <timerRun+0x124>
		timer9_counter--;
 8000560:	4b1f      	ldr	r3, [pc, #124]	; (80005e0 <timerRun+0x18c>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	3b01      	subs	r3, #1
 8000566:	4a1e      	ldr	r2, [pc, #120]	; (80005e0 <timerRun+0x18c>)
 8000568:	6013      	str	r3, [r2, #0]
		if(timer9_counter == 0){
 800056a:	4b1d      	ldr	r3, [pc, #116]	; (80005e0 <timerRun+0x18c>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d102      	bne.n	8000578 <timerRun+0x124>
			timer9_flag = 1;
 8000572:	4b1c      	ldr	r3, [pc, #112]	; (80005e4 <timerRun+0x190>)
 8000574:	2201      	movs	r2, #1
 8000576:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer10_counter > 0){
 8000578:	4b1b      	ldr	r3, [pc, #108]	; (80005e8 <timerRun+0x194>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2b00      	cmp	r3, #0
 800057e:	dd0b      	ble.n	8000598 <timerRun+0x144>
		timer10_counter--;
 8000580:	4b19      	ldr	r3, [pc, #100]	; (80005e8 <timerRun+0x194>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	3b01      	subs	r3, #1
 8000586:	4a18      	ldr	r2, [pc, #96]	; (80005e8 <timerRun+0x194>)
 8000588:	6013      	str	r3, [r2, #0]
		if(timer10_counter == 0){
 800058a:	4b17      	ldr	r3, [pc, #92]	; (80005e8 <timerRun+0x194>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d102      	bne.n	8000598 <timerRun+0x144>
			timer10_flag = 1;
 8000592:	4b16      	ldr	r3, [pc, #88]	; (80005ec <timerRun+0x198>)
 8000594:	2201      	movs	r2, #1
 8000596:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	bc80      	pop	{r7}
 800059e:	4770      	bx	lr
 80005a0:	20000128 	.word	0x20000128
 80005a4:	2000012c 	.word	0x2000012c
 80005a8:	20000130 	.word	0x20000130
 80005ac:	20000134 	.word	0x20000134
 80005b0:	20000138 	.word	0x20000138
 80005b4:	2000013c 	.word	0x2000013c
 80005b8:	20000140 	.word	0x20000140
 80005bc:	20000144 	.word	0x20000144
 80005c0:	20000148 	.word	0x20000148
 80005c4:	2000014c 	.word	0x2000014c
 80005c8:	20000150 	.word	0x20000150
 80005cc:	20000154 	.word	0x20000154
 80005d0:	20000158 	.word	0x20000158
 80005d4:	2000015c 	.word	0x2000015c
 80005d8:	20000160 	.word	0x20000160
 80005dc:	20000164 	.word	0x20000164
 80005e0:	20000168 	.word	0x20000168
 80005e4:	2000016c 	.word	0x2000016c
 80005e8:	20000170 	.word	0x20000170
 80005ec:	20000174 	.word	0x20000174

080005f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005f6:	4b15      	ldr	r3, [pc, #84]	; (800064c <HAL_MspInit+0x5c>)
 80005f8:	699b      	ldr	r3, [r3, #24]
 80005fa:	4a14      	ldr	r2, [pc, #80]	; (800064c <HAL_MspInit+0x5c>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	6193      	str	r3, [r2, #24]
 8000602:	4b12      	ldr	r3, [pc, #72]	; (800064c <HAL_MspInit+0x5c>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060e:	4b0f      	ldr	r3, [pc, #60]	; (800064c <HAL_MspInit+0x5c>)
 8000610:	69db      	ldr	r3, [r3, #28]
 8000612:	4a0e      	ldr	r2, [pc, #56]	; (800064c <HAL_MspInit+0x5c>)
 8000614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000618:	61d3      	str	r3, [r2, #28]
 800061a:	4b0c      	ldr	r3, [pc, #48]	; (800064c <HAL_MspInit+0x5c>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000626:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <HAL_MspInit+0x60>)
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	4a04      	ldr	r2, [pc, #16]	; (8000650 <HAL_MspInit+0x60>)
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000642:	bf00      	nop
 8000644:	3714      	adds	r7, #20
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	40021000 	.word	0x40021000
 8000650:	40010000 	.word	0x40010000

08000654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000658:	e7fe      	b.n	8000658 <NMI_Handler+0x4>

0800065a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800065e:	e7fe      	b.n	800065e <HardFault_Handler+0x4>

08000660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000664:	e7fe      	b.n	8000664 <MemManage_Handler+0x4>

08000666 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000666:	b480      	push	{r7}
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800066a:	e7fe      	b.n	800066a <BusFault_Handler+0x4>

0800066c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000670:	e7fe      	b.n	8000670 <UsageFault_Handler+0x4>

08000672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000672:	b480      	push	{r7}
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	46bd      	mov	sp, r7
 800067a:	bc80      	pop	{r7}
 800067c:	4770      	bx	lr

0800067e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800067e:	b480      	push	{r7}
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000682:	bf00      	nop
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr

0800068a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800068a:	b480      	push	{r7}
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800068e:	bf00      	nop
 8000690:	46bd      	mov	sp, r7
 8000692:	bc80      	pop	{r7}
 8000694:	4770      	bx	lr

08000696 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000696:	b580      	push	{r7, lr}
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800069a:	f000 f999 	bl	80009d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80006a8:	4802      	ldr	r0, [pc, #8]	; (80006b4 <TIM2_IRQHandler+0x10>)
 80006aa:	f001 fbf3 	bl	8001e94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	2000017c 	.word	0x2000017c

080006b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b086      	sub	sp, #24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006c0:	4a14      	ldr	r2, [pc, #80]	; (8000714 <_sbrk+0x5c>)
 80006c2:	4b15      	ldr	r3, [pc, #84]	; (8000718 <_sbrk+0x60>)
 80006c4:	1ad3      	subs	r3, r2, r3
 80006c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006cc:	4b13      	ldr	r3, [pc, #76]	; (800071c <_sbrk+0x64>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d102      	bne.n	80006da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006d4:	4b11      	ldr	r3, [pc, #68]	; (800071c <_sbrk+0x64>)
 80006d6:	4a12      	ldr	r2, [pc, #72]	; (8000720 <_sbrk+0x68>)
 80006d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006da:	4b10      	ldr	r3, [pc, #64]	; (800071c <_sbrk+0x64>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4413      	add	r3, r2
 80006e2:	693a      	ldr	r2, [r7, #16]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d207      	bcs.n	80006f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006e8:	f002 f8d4 	bl	8002894 <__errno>
 80006ec:	4603      	mov	r3, r0
 80006ee:	220c      	movs	r2, #12
 80006f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006f2:	f04f 33ff 	mov.w	r3, #4294967295
 80006f6:	e009      	b.n	800070c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006f8:	4b08      	ldr	r3, [pc, #32]	; (800071c <_sbrk+0x64>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006fe:	4b07      	ldr	r3, [pc, #28]	; (800071c <_sbrk+0x64>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4413      	add	r3, r2
 8000706:	4a05      	ldr	r2, [pc, #20]	; (800071c <_sbrk+0x64>)
 8000708:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800070a:	68fb      	ldr	r3, [r7, #12]
}
 800070c:	4618      	mov	r0, r3
 800070e:	3718      	adds	r7, #24
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20002800 	.word	0x20002800
 8000718:	00000400 	.word	0x00000400
 800071c:	20000178 	.word	0x20000178
 8000720:	20000220 	.word	0x20000220

08000724 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr

08000730 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000736:	f107 0308 	add.w	r3, r7, #8
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000744:	463b      	mov	r3, r7
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800074c:	4b1d      	ldr	r3, [pc, #116]	; (80007c4 <MX_TIM2_Init+0x94>)
 800074e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000752:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8000754:	4b1b      	ldr	r3, [pc, #108]	; (80007c4 <MX_TIM2_Init+0x94>)
 8000756:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800075a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075c:	4b19      	ldr	r3, [pc, #100]	; (80007c4 <MX_TIM2_Init+0x94>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000762:	4b18      	ldr	r3, [pc, #96]	; (80007c4 <MX_TIM2_Init+0x94>)
 8000764:	2263      	movs	r2, #99	; 0x63
 8000766:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000768:	4b16      	ldr	r3, [pc, #88]	; (80007c4 <MX_TIM2_Init+0x94>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800076e:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <MX_TIM2_Init+0x94>)
 8000770:	2280      	movs	r2, #128	; 0x80
 8000772:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000774:	4813      	ldr	r0, [pc, #76]	; (80007c4 <MX_TIM2_Init+0x94>)
 8000776:	f001 faf1 	bl	8001d5c <HAL_TIM_Base_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000780:	f7ff fe63 	bl	800044a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000788:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800078a:	f107 0308 	add.w	r3, r7, #8
 800078e:	4619      	mov	r1, r3
 8000790:	480c      	ldr	r0, [pc, #48]	; (80007c4 <MX_TIM2_Init+0x94>)
 8000792:	f001 fc87 	bl	80020a4 <HAL_TIM_ConfigClockSource>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800079c:	f7ff fe55 	bl	800044a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a0:	2300      	movs	r3, #0
 80007a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a4:	2300      	movs	r3, #0
 80007a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007a8:	463b      	mov	r3, r7
 80007aa:	4619      	mov	r1, r3
 80007ac:	4805      	ldr	r0, [pc, #20]	; (80007c4 <MX_TIM2_Init+0x94>)
 80007ae:	f001 fe4f 	bl	8002450 <HAL_TIMEx_MasterConfigSynchronization>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80007b8:	f7ff fe47 	bl	800044a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007bc:	bf00      	nop
 80007be:	3718      	adds	r7, #24
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	2000017c 	.word	0x2000017c

080007c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80007d8:	d113      	bne.n	8000802 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <HAL_TIM_Base_MspInit+0x44>)
 80007dc:	69db      	ldr	r3, [r3, #28]
 80007de:	4a0b      	ldr	r2, [pc, #44]	; (800080c <HAL_TIM_Base_MspInit+0x44>)
 80007e0:	f043 0301 	orr.w	r3, r3, #1
 80007e4:	61d3      	str	r3, [r2, #28]
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <HAL_TIM_Base_MspInit+0x44>)
 80007e8:	69db      	ldr	r3, [r3, #28]
 80007ea:	f003 0301 	and.w	r3, r3, #1
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2100      	movs	r1, #0
 80007f6:	201c      	movs	r0, #28
 80007f8:	f000 fa01 	bl	8000bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80007fc:	201c      	movs	r0, #28
 80007fe:	f000 fa1a 	bl	8000c36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000802:	bf00      	nop
 8000804:	3710      	adds	r7, #16
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40021000 	.word	0x40021000

08000810 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000814:	4b11      	ldr	r3, [pc, #68]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000816:	4a12      	ldr	r2, [pc, #72]	; (8000860 <MX_USART2_UART_Init+0x50>)
 8000818:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800081a:	4b10      	ldr	r3, [pc, #64]	; (800085c <MX_USART2_UART_Init+0x4c>)
 800081c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000820:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <MX_USART2_UART_Init+0x4c>)
 800082a:	2200      	movs	r2, #0
 800082c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000836:	220c      	movs	r2, #12
 8000838:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083a:	4b08      	ldr	r3, [pc, #32]	; (800085c <MX_USART2_UART_Init+0x4c>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000842:	2200      	movs	r2, #0
 8000844:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000846:	4805      	ldr	r0, [pc, #20]	; (800085c <MX_USART2_UART_Init+0x4c>)
 8000848:	f001 fe6c 	bl	8002524 <HAL_UART_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000852:	f7ff fdfa 	bl	800044a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	200001c4 	.word	0x200001c4
 8000860:	40004400 	.word	0x40004400

08000864 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	f107 0310 	add.w	r3, r7, #16
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a1b      	ldr	r2, [pc, #108]	; (80008ec <HAL_UART_MspInit+0x88>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d12f      	bne.n	80008e4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000884:	4b1a      	ldr	r3, [pc, #104]	; (80008f0 <HAL_UART_MspInit+0x8c>)
 8000886:	69db      	ldr	r3, [r3, #28]
 8000888:	4a19      	ldr	r2, [pc, #100]	; (80008f0 <HAL_UART_MspInit+0x8c>)
 800088a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800088e:	61d3      	str	r3, [r2, #28]
 8000890:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <HAL_UART_MspInit+0x8c>)
 8000892:	69db      	ldr	r3, [r3, #28]
 8000894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089c:	4b14      	ldr	r3, [pc, #80]	; (80008f0 <HAL_UART_MspInit+0x8c>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	4a13      	ldr	r2, [pc, #76]	; (80008f0 <HAL_UART_MspInit+0x8c>)
 80008a2:	f043 0304 	orr.w	r3, r3, #4
 80008a6:	6193      	str	r3, [r2, #24]
 80008a8:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <HAL_UART_MspInit+0x8c>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f003 0304 	and.w	r3, r3, #4
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008b4:	2304      	movs	r3, #4
 80008b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b8:	2302      	movs	r3, #2
 80008ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008bc:	2303      	movs	r3, #3
 80008be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c0:	f107 0310 	add.w	r3, r7, #16
 80008c4:	4619      	mov	r1, r3
 80008c6:	480b      	ldr	r0, [pc, #44]	; (80008f4 <HAL_UART_MspInit+0x90>)
 80008c8:	f000 f9d0 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80008cc:	2308      	movs	r3, #8
 80008ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d0:	2300      	movs	r3, #0
 80008d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0310 	add.w	r3, r7, #16
 80008dc:	4619      	mov	r1, r3
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <HAL_UART_MspInit+0x90>)
 80008e0:	f000 f9c4 	bl	8000c6c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80008e4:	bf00      	nop
 80008e6:	3720      	adds	r7, #32
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40004400 	.word	0x40004400
 80008f0:	40021000 	.word	0x40021000
 80008f4:	40010800 	.word	0x40010800

080008f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008f8:	480c      	ldr	r0, [pc, #48]	; (800092c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008fa:	490d      	ldr	r1, [pc, #52]	; (8000930 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008fc:	4a0d      	ldr	r2, [pc, #52]	; (8000934 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000900:	e002      	b.n	8000908 <LoopCopyDataInit>

08000902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000906:	3304      	adds	r3, #4

08000908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800090a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800090c:	d3f9      	bcc.n	8000902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800090e:	4a0a      	ldr	r2, [pc, #40]	; (8000938 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000910:	4c0a      	ldr	r4, [pc, #40]	; (800093c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000914:	e001      	b.n	800091a <LoopFillZerobss>

08000916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000918:	3204      	adds	r2, #4

0800091a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800091a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800091c:	d3fb      	bcc.n	8000916 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800091e:	f7ff ff01 	bl	8000724 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000922:	f001 ffbd 	bl	80028a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000926:	f7ff fcd9 	bl	80002dc <main>
  bx lr
 800092a:	4770      	bx	lr
  ldr r0, =_sdata
 800092c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000930:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000934:	08003270 	.word	0x08003270
  ldr r2, =_sbss
 8000938:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 800093c:	2000021c 	.word	0x2000021c

08000940 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000940:	e7fe      	b.n	8000940 <ADC1_2_IRQHandler>
	...

08000944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000948:	4b08      	ldr	r3, [pc, #32]	; (800096c <HAL_Init+0x28>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a07      	ldr	r2, [pc, #28]	; (800096c <HAL_Init+0x28>)
 800094e:	f043 0310 	orr.w	r3, r3, #16
 8000952:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000954:	2003      	movs	r0, #3
 8000956:	f000 f947 	bl	8000be8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800095a:	200f      	movs	r0, #15
 800095c:	f000 f808 	bl	8000970 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000960:	f7ff fe46 	bl	80005f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000964:	2300      	movs	r3, #0
}
 8000966:	4618      	mov	r0, r3
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40022000 	.word	0x40022000

08000970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000978:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <HAL_InitTick+0x54>)
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	4b12      	ldr	r3, [pc, #72]	; (80009c8 <HAL_InitTick+0x58>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4619      	mov	r1, r3
 8000982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000986:	fbb3 f3f1 	udiv	r3, r3, r1
 800098a:	fbb2 f3f3 	udiv	r3, r2, r3
 800098e:	4618      	mov	r0, r3
 8000990:	f000 f95f 	bl	8000c52 <HAL_SYSTICK_Config>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800099a:	2301      	movs	r3, #1
 800099c:	e00e      	b.n	80009bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	2b0f      	cmp	r3, #15
 80009a2:	d80a      	bhi.n	80009ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a4:	2200      	movs	r2, #0
 80009a6:	6879      	ldr	r1, [r7, #4]
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	f000 f927 	bl	8000bfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009b0:	4a06      	ldr	r2, [pc, #24]	; (80009cc <HAL_InitTick+0x5c>)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009b6:	2300      	movs	r3, #0
 80009b8:	e000      	b.n	80009bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	2000002c 	.word	0x2000002c
 80009c8:	20000034 	.word	0x20000034
 80009cc:	20000030 	.word	0x20000030

080009d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <HAL_IncTick+0x1c>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	461a      	mov	r2, r3
 80009da:	4b05      	ldr	r3, [pc, #20]	; (80009f0 <HAL_IncTick+0x20>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4413      	add	r3, r2
 80009e0:	4a03      	ldr	r2, [pc, #12]	; (80009f0 <HAL_IncTick+0x20>)
 80009e2:	6013      	str	r3, [r2, #0]
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr
 80009ec:	20000034 	.word	0x20000034
 80009f0:	20000208 	.word	0x20000208

080009f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  return uwTick;
 80009f8:	4b02      	ldr	r3, [pc, #8]	; (8000a04 <HAL_GetTick+0x10>)
 80009fa:	681b      	ldr	r3, [r3, #0]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr
 8000a04:	20000208 	.word	0x20000208

08000a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a10:	f7ff fff0 	bl	80009f4 <HAL_GetTick>
 8000a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a20:	d005      	beq.n	8000a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a22:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <HAL_Delay+0x44>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	461a      	mov	r2, r3
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a2e:	bf00      	nop
 8000a30:	f7ff ffe0 	bl	80009f4 <HAL_GetTick>
 8000a34:	4602      	mov	r2, r0
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	68fa      	ldr	r2, [r7, #12]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d8f7      	bhi.n	8000a30 <HAL_Delay+0x28>
  {
  }
}
 8000a40:	bf00      	nop
 8000a42:	bf00      	nop
 8000a44:	3710      	adds	r7, #16
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000034 	.word	0x20000034

08000a50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b085      	sub	sp, #20
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	f003 0307 	and.w	r3, r3, #7
 8000a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a60:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <__NVIC_SetPriorityGrouping+0x44>)
 8000a62:	68db      	ldr	r3, [r3, #12]
 8000a64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a66:	68ba      	ldr	r2, [r7, #8]
 8000a68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a82:	4a04      	ldr	r2, [pc, #16]	; (8000a94 <__NVIC_SetPriorityGrouping+0x44>)
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	60d3      	str	r3, [r2, #12]
}
 8000a88:	bf00      	nop
 8000a8a:	3714      	adds	r7, #20
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bc80      	pop	{r7}
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a9c:	4b04      	ldr	r3, [pc, #16]	; (8000ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	0a1b      	lsrs	r3, r3, #8
 8000aa2:	f003 0307 	and.w	r3, r3, #7
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bc80      	pop	{r7}
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	4603      	mov	r3, r0
 8000abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	db0b      	blt.n	8000ade <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	f003 021f 	and.w	r2, r3, #31
 8000acc:	4906      	ldr	r1, [pc, #24]	; (8000ae8 <__NVIC_EnableIRQ+0x34>)
 8000ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad2:	095b      	lsrs	r3, r3, #5
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8000ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ade:	bf00      	nop
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bc80      	pop	{r7}
 8000ae6:	4770      	bx	lr
 8000ae8:	e000e100 	.word	0xe000e100

08000aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4603      	mov	r3, r0
 8000af4:	6039      	str	r1, [r7, #0]
 8000af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	db0a      	blt.n	8000b16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	490c      	ldr	r1, [pc, #48]	; (8000b38 <__NVIC_SetPriority+0x4c>)
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	0112      	lsls	r2, r2, #4
 8000b0c:	b2d2      	uxtb	r2, r2
 8000b0e:	440b      	add	r3, r1
 8000b10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b14:	e00a      	b.n	8000b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	b2da      	uxtb	r2, r3
 8000b1a:	4908      	ldr	r1, [pc, #32]	; (8000b3c <__NVIC_SetPriority+0x50>)
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	f003 030f 	and.w	r3, r3, #15
 8000b22:	3b04      	subs	r3, #4
 8000b24:	0112      	lsls	r2, r2, #4
 8000b26:	b2d2      	uxtb	r2, r2
 8000b28:	440b      	add	r3, r1
 8000b2a:	761a      	strb	r2, [r3, #24]
}
 8000b2c:	bf00      	nop
 8000b2e:	370c      	adds	r7, #12
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bc80      	pop	{r7}
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000e100 	.word	0xe000e100
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b089      	sub	sp, #36	; 0x24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60f8      	str	r0, [r7, #12]
 8000b48:	60b9      	str	r1, [r7, #8]
 8000b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	f003 0307 	and.w	r3, r3, #7
 8000b52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b54:	69fb      	ldr	r3, [r7, #28]
 8000b56:	f1c3 0307 	rsb	r3, r3, #7
 8000b5a:	2b04      	cmp	r3, #4
 8000b5c:	bf28      	it	cs
 8000b5e:	2304      	movcs	r3, #4
 8000b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	3304      	adds	r3, #4
 8000b66:	2b06      	cmp	r3, #6
 8000b68:	d902      	bls.n	8000b70 <NVIC_EncodePriority+0x30>
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	3b03      	subs	r3, #3
 8000b6e:	e000      	b.n	8000b72 <NVIC_EncodePriority+0x32>
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b74:	f04f 32ff 	mov.w	r2, #4294967295
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	43da      	mvns	r2, r3
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	401a      	ands	r2, r3
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b88:	f04f 31ff 	mov.w	r1, #4294967295
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b92:	43d9      	mvns	r1, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b98:	4313      	orrs	r3, r2
         );
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3724      	adds	r7, #36	; 0x24
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr

08000ba4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	3b01      	subs	r3, #1
 8000bb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bb4:	d301      	bcc.n	8000bba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	e00f      	b.n	8000bda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bba:	4a0a      	ldr	r2, [pc, #40]	; (8000be4 <SysTick_Config+0x40>)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	3b01      	subs	r3, #1
 8000bc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bc2:	210f      	movs	r1, #15
 8000bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc8:	f7ff ff90 	bl	8000aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bcc:	4b05      	ldr	r3, [pc, #20]	; (8000be4 <SysTick_Config+0x40>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bd2:	4b04      	ldr	r3, [pc, #16]	; (8000be4 <SysTick_Config+0x40>)
 8000bd4:	2207      	movs	r2, #7
 8000bd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	e000e010 	.word	0xe000e010

08000be8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	f7ff ff2d 	bl	8000a50 <__NVIC_SetPriorityGrouping>
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b086      	sub	sp, #24
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	4603      	mov	r3, r0
 8000c06:	60b9      	str	r1, [r7, #8]
 8000c08:	607a      	str	r2, [r7, #4]
 8000c0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c10:	f7ff ff42 	bl	8000a98 <__NVIC_GetPriorityGrouping>
 8000c14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	68b9      	ldr	r1, [r7, #8]
 8000c1a:	6978      	ldr	r0, [r7, #20]
 8000c1c:	f7ff ff90 	bl	8000b40 <NVIC_EncodePriority>
 8000c20:	4602      	mov	r2, r0
 8000c22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c26:	4611      	mov	r1, r2
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff ff5f 	bl	8000aec <__NVIC_SetPriority>
}
 8000c2e:	bf00      	nop
 8000c30:	3718      	adds	r7, #24
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}

08000c36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c36:	b580      	push	{r7, lr}
 8000c38:	b082      	sub	sp, #8
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ff35 	bl	8000ab4 <__NVIC_EnableIRQ>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b082      	sub	sp, #8
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f7ff ffa2 	bl	8000ba4 <SysTick_Config>
 8000c60:	4603      	mov	r3, r0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
	...

08000c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b08b      	sub	sp, #44	; 0x2c
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c76:	2300      	movs	r3, #0
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c7e:	e161      	b.n	8000f44 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c80:	2201      	movs	r2, #1
 8000c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	69fa      	ldr	r2, [r7, #28]
 8000c90:	4013      	ands	r3, r2
 8000c92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c94:	69ba      	ldr	r2, [r7, #24]
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	f040 8150 	bne.w	8000f3e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	4a97      	ldr	r2, [pc, #604]	; (8000f00 <HAL_GPIO_Init+0x294>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d05e      	beq.n	8000d66 <HAL_GPIO_Init+0xfa>
 8000ca8:	4a95      	ldr	r2, [pc, #596]	; (8000f00 <HAL_GPIO_Init+0x294>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d875      	bhi.n	8000d9a <HAL_GPIO_Init+0x12e>
 8000cae:	4a95      	ldr	r2, [pc, #596]	; (8000f04 <HAL_GPIO_Init+0x298>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d058      	beq.n	8000d66 <HAL_GPIO_Init+0xfa>
 8000cb4:	4a93      	ldr	r2, [pc, #588]	; (8000f04 <HAL_GPIO_Init+0x298>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d86f      	bhi.n	8000d9a <HAL_GPIO_Init+0x12e>
 8000cba:	4a93      	ldr	r2, [pc, #588]	; (8000f08 <HAL_GPIO_Init+0x29c>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d052      	beq.n	8000d66 <HAL_GPIO_Init+0xfa>
 8000cc0:	4a91      	ldr	r2, [pc, #580]	; (8000f08 <HAL_GPIO_Init+0x29c>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d869      	bhi.n	8000d9a <HAL_GPIO_Init+0x12e>
 8000cc6:	4a91      	ldr	r2, [pc, #580]	; (8000f0c <HAL_GPIO_Init+0x2a0>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d04c      	beq.n	8000d66 <HAL_GPIO_Init+0xfa>
 8000ccc:	4a8f      	ldr	r2, [pc, #572]	; (8000f0c <HAL_GPIO_Init+0x2a0>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d863      	bhi.n	8000d9a <HAL_GPIO_Init+0x12e>
 8000cd2:	4a8f      	ldr	r2, [pc, #572]	; (8000f10 <HAL_GPIO_Init+0x2a4>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d046      	beq.n	8000d66 <HAL_GPIO_Init+0xfa>
 8000cd8:	4a8d      	ldr	r2, [pc, #564]	; (8000f10 <HAL_GPIO_Init+0x2a4>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d85d      	bhi.n	8000d9a <HAL_GPIO_Init+0x12e>
 8000cde:	2b12      	cmp	r3, #18
 8000ce0:	d82a      	bhi.n	8000d38 <HAL_GPIO_Init+0xcc>
 8000ce2:	2b12      	cmp	r3, #18
 8000ce4:	d859      	bhi.n	8000d9a <HAL_GPIO_Init+0x12e>
 8000ce6:	a201      	add	r2, pc, #4	; (adr r2, 8000cec <HAL_GPIO_Init+0x80>)
 8000ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cec:	08000d67 	.word	0x08000d67
 8000cf0:	08000d41 	.word	0x08000d41
 8000cf4:	08000d53 	.word	0x08000d53
 8000cf8:	08000d95 	.word	0x08000d95
 8000cfc:	08000d9b 	.word	0x08000d9b
 8000d00:	08000d9b 	.word	0x08000d9b
 8000d04:	08000d9b 	.word	0x08000d9b
 8000d08:	08000d9b 	.word	0x08000d9b
 8000d0c:	08000d9b 	.word	0x08000d9b
 8000d10:	08000d9b 	.word	0x08000d9b
 8000d14:	08000d9b 	.word	0x08000d9b
 8000d18:	08000d9b 	.word	0x08000d9b
 8000d1c:	08000d9b 	.word	0x08000d9b
 8000d20:	08000d9b 	.word	0x08000d9b
 8000d24:	08000d9b 	.word	0x08000d9b
 8000d28:	08000d9b 	.word	0x08000d9b
 8000d2c:	08000d9b 	.word	0x08000d9b
 8000d30:	08000d49 	.word	0x08000d49
 8000d34:	08000d5d 	.word	0x08000d5d
 8000d38:	4a76      	ldr	r2, [pc, #472]	; (8000f14 <HAL_GPIO_Init+0x2a8>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d013      	beq.n	8000d66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d3e:	e02c      	b.n	8000d9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	623b      	str	r3, [r7, #32]
          break;
 8000d46:	e029      	b.n	8000d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	3304      	adds	r3, #4
 8000d4e:	623b      	str	r3, [r7, #32]
          break;
 8000d50:	e024      	b.n	8000d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	68db      	ldr	r3, [r3, #12]
 8000d56:	3308      	adds	r3, #8
 8000d58:	623b      	str	r3, [r7, #32]
          break;
 8000d5a:	e01f      	b.n	8000d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	330c      	adds	r3, #12
 8000d62:	623b      	str	r3, [r7, #32]
          break;
 8000d64:	e01a      	b.n	8000d9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d102      	bne.n	8000d74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d6e:	2304      	movs	r3, #4
 8000d70:	623b      	str	r3, [r7, #32]
          break;
 8000d72:	e013      	b.n	8000d9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d105      	bne.n	8000d88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d7c:	2308      	movs	r3, #8
 8000d7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	69fa      	ldr	r2, [r7, #28]
 8000d84:	611a      	str	r2, [r3, #16]
          break;
 8000d86:	e009      	b.n	8000d9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d88:	2308      	movs	r3, #8
 8000d8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	69fa      	ldr	r2, [r7, #28]
 8000d90:	615a      	str	r2, [r3, #20]
          break;
 8000d92:	e003      	b.n	8000d9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d94:	2300      	movs	r3, #0
 8000d96:	623b      	str	r3, [r7, #32]
          break;
 8000d98:	e000      	b.n	8000d9c <HAL_GPIO_Init+0x130>
          break;
 8000d9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	2bff      	cmp	r3, #255	; 0xff
 8000da0:	d801      	bhi.n	8000da6 <HAL_GPIO_Init+0x13a>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	e001      	b.n	8000daa <HAL_GPIO_Init+0x13e>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	3304      	adds	r3, #4
 8000daa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	2bff      	cmp	r3, #255	; 0xff
 8000db0:	d802      	bhi.n	8000db8 <HAL_GPIO_Init+0x14c>
 8000db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	e002      	b.n	8000dbe <HAL_GPIO_Init+0x152>
 8000db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dba:	3b08      	subs	r3, #8
 8000dbc:	009b      	lsls	r3, r3, #2
 8000dbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	210f      	movs	r1, #15
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	401a      	ands	r2, r3
 8000dd0:	6a39      	ldr	r1, [r7, #32]
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd8:	431a      	orrs	r2, r3
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	f000 80a9 	beq.w	8000f3e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dec:	4b4a      	ldr	r3, [pc, #296]	; (8000f18 <HAL_GPIO_Init+0x2ac>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	4a49      	ldr	r2, [pc, #292]	; (8000f18 <HAL_GPIO_Init+0x2ac>)
 8000df2:	f043 0301 	orr.w	r3, r3, #1
 8000df6:	6193      	str	r3, [r2, #24]
 8000df8:	4b47      	ldr	r3, [pc, #284]	; (8000f18 <HAL_GPIO_Init+0x2ac>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	f003 0301 	and.w	r3, r3, #1
 8000e00:	60bb      	str	r3, [r7, #8]
 8000e02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e04:	4a45      	ldr	r2, [pc, #276]	; (8000f1c <HAL_GPIO_Init+0x2b0>)
 8000e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e08:	089b      	lsrs	r3, r3, #2
 8000e0a:	3302      	adds	r3, #2
 8000e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e14:	f003 0303 	and.w	r3, r3, #3
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	220f      	movs	r2, #15
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	43db      	mvns	r3, r3
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	4013      	ands	r3, r2
 8000e26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	4a3d      	ldr	r2, [pc, #244]	; (8000f20 <HAL_GPIO_Init+0x2b4>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d00d      	beq.n	8000e4c <HAL_GPIO_Init+0x1e0>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	4a3c      	ldr	r2, [pc, #240]	; (8000f24 <HAL_GPIO_Init+0x2b8>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d007      	beq.n	8000e48 <HAL_GPIO_Init+0x1dc>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4a3b      	ldr	r2, [pc, #236]	; (8000f28 <HAL_GPIO_Init+0x2bc>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d101      	bne.n	8000e44 <HAL_GPIO_Init+0x1d8>
 8000e40:	2302      	movs	r3, #2
 8000e42:	e004      	b.n	8000e4e <HAL_GPIO_Init+0x1e2>
 8000e44:	2303      	movs	r3, #3
 8000e46:	e002      	b.n	8000e4e <HAL_GPIO_Init+0x1e2>
 8000e48:	2301      	movs	r3, #1
 8000e4a:	e000      	b.n	8000e4e <HAL_GPIO_Init+0x1e2>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e50:	f002 0203 	and.w	r2, r2, #3
 8000e54:	0092      	lsls	r2, r2, #2
 8000e56:	4093      	lsls	r3, r2
 8000e58:	68fa      	ldr	r2, [r7, #12]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e5e:	492f      	ldr	r1, [pc, #188]	; (8000f1c <HAL_GPIO_Init+0x2b0>)
 8000e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e62:	089b      	lsrs	r3, r3, #2
 8000e64:	3302      	adds	r3, #2
 8000e66:	68fa      	ldr	r2, [r7, #12]
 8000e68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d006      	beq.n	8000e86 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e78:	4b2c      	ldr	r3, [pc, #176]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	492b      	ldr	r1, [pc, #172]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	600b      	str	r3, [r1, #0]
 8000e84:	e006      	b.n	8000e94 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e86:	4b29      	ldr	r3, [pc, #164]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	4927      	ldr	r1, [pc, #156]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000e90:	4013      	ands	r3, r2
 8000e92:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d006      	beq.n	8000eae <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ea0:	4b22      	ldr	r3, [pc, #136]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000ea2:	685a      	ldr	r2, [r3, #4]
 8000ea4:	4921      	ldr	r1, [pc, #132]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	604b      	str	r3, [r1, #4]
 8000eac:	e006      	b.n	8000ebc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000eae:	4b1f      	ldr	r3, [pc, #124]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000eb0:	685a      	ldr	r2, [r3, #4]
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	491d      	ldr	r1, [pc, #116]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000eb8:	4013      	ands	r3, r2
 8000eba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d006      	beq.n	8000ed6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ec8:	4b18      	ldr	r3, [pc, #96]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000eca:	689a      	ldr	r2, [r3, #8]
 8000ecc:	4917      	ldr	r1, [pc, #92]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	608b      	str	r3, [r1, #8]
 8000ed4:	e006      	b.n	8000ee4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ed6:	4b15      	ldr	r3, [pc, #84]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000ed8:	689a      	ldr	r2, [r3, #8]
 8000eda:	69bb      	ldr	r3, [r7, #24]
 8000edc:	43db      	mvns	r3, r3
 8000ede:	4913      	ldr	r1, [pc, #76]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d01f      	beq.n	8000f30 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000ef2:	68da      	ldr	r2, [r3, #12]
 8000ef4:	490d      	ldr	r1, [pc, #52]	; (8000f2c <HAL_GPIO_Init+0x2c0>)
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	60cb      	str	r3, [r1, #12]
 8000efc:	e01f      	b.n	8000f3e <HAL_GPIO_Init+0x2d2>
 8000efe:	bf00      	nop
 8000f00:	10320000 	.word	0x10320000
 8000f04:	10310000 	.word	0x10310000
 8000f08:	10220000 	.word	0x10220000
 8000f0c:	10210000 	.word	0x10210000
 8000f10:	10120000 	.word	0x10120000
 8000f14:	10110000 	.word	0x10110000
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	40010000 	.word	0x40010000
 8000f20:	40010800 	.word	0x40010800
 8000f24:	40010c00 	.word	0x40010c00
 8000f28:	40011000 	.word	0x40011000
 8000f2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f30:	4b0b      	ldr	r3, [pc, #44]	; (8000f60 <HAL_GPIO_Init+0x2f4>)
 8000f32:	68da      	ldr	r2, [r3, #12]
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	43db      	mvns	r3, r3
 8000f38:	4909      	ldr	r1, [pc, #36]	; (8000f60 <HAL_GPIO_Init+0x2f4>)
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f40:	3301      	adds	r3, #1
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	f47f ae96 	bne.w	8000c80 <HAL_GPIO_Init+0x14>
  }
}
 8000f54:	bf00      	nop
 8000f56:	bf00      	nop
 8000f58:	372c      	adds	r7, #44	; 0x2c
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr
 8000f60:	40010400 	.word	0x40010400

08000f64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	807b      	strh	r3, [r7, #2]
 8000f70:	4613      	mov	r3, r2
 8000f72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f74:	787b      	ldrb	r3, [r7, #1]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f7a:	887a      	ldrh	r2, [r7, #2]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f80:	e003      	b.n	8000f8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f82:	887b      	ldrh	r3, [r7, #2]
 8000f84:	041a      	lsls	r2, r3, #16
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	611a      	str	r2, [r3, #16]
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bc80      	pop	{r7}
 8000f92:	4770      	bx	lr

08000f94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d101      	bne.n	8000fa6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e12b      	b.n	80011fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d106      	bne.n	8000fc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff f93e 	bl	800023c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2224      	movs	r2, #36	; 0x24
 8000fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f022 0201 	bic.w	r2, r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000fe6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000ff6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000ff8:	f000 fe6a 	bl	8001cd0 <HAL_RCC_GetPCLK1Freq>
 8000ffc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	4a81      	ldr	r2, [pc, #516]	; (8001208 <HAL_I2C_Init+0x274>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d807      	bhi.n	8001018 <HAL_I2C_Init+0x84>
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4a80      	ldr	r2, [pc, #512]	; (800120c <HAL_I2C_Init+0x278>)
 800100c:	4293      	cmp	r3, r2
 800100e:	bf94      	ite	ls
 8001010:	2301      	movls	r3, #1
 8001012:	2300      	movhi	r3, #0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	e006      	b.n	8001026 <HAL_I2C_Init+0x92>
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4a7d      	ldr	r2, [pc, #500]	; (8001210 <HAL_I2C_Init+0x27c>)
 800101c:	4293      	cmp	r3, r2
 800101e:	bf94      	ite	ls
 8001020:	2301      	movls	r3, #1
 8001022:	2300      	movhi	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e0e7      	b.n	80011fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4a78      	ldr	r2, [pc, #480]	; (8001214 <HAL_I2C_Init+0x280>)
 8001032:	fba2 2303 	umull	r2, r3, r2, r3
 8001036:	0c9b      	lsrs	r3, r3, #18
 8001038:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	68ba      	ldr	r2, [r7, #8]
 800104a:	430a      	orrs	r2, r1
 800104c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	6a1b      	ldr	r3, [r3, #32]
 8001054:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4a6a      	ldr	r2, [pc, #424]	; (8001208 <HAL_I2C_Init+0x274>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d802      	bhi.n	8001068 <HAL_I2C_Init+0xd4>
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	3301      	adds	r3, #1
 8001066:	e009      	b.n	800107c <HAL_I2C_Init+0xe8>
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800106e:	fb02 f303 	mul.w	r3, r2, r3
 8001072:	4a69      	ldr	r2, [pc, #420]	; (8001218 <HAL_I2C_Init+0x284>)
 8001074:	fba2 2303 	umull	r2, r3, r2, r3
 8001078:	099b      	lsrs	r3, r3, #6
 800107a:	3301      	adds	r3, #1
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	6812      	ldr	r2, [r2, #0]
 8001080:	430b      	orrs	r3, r1
 8001082:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	69db      	ldr	r3, [r3, #28]
 800108a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800108e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	495c      	ldr	r1, [pc, #368]	; (8001208 <HAL_I2C_Init+0x274>)
 8001098:	428b      	cmp	r3, r1
 800109a:	d819      	bhi.n	80010d0 <HAL_I2C_Init+0x13c>
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	1e59      	subs	r1, r3, #1
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80010aa:	1c59      	adds	r1, r3, #1
 80010ac:	f640 73fc 	movw	r3, #4092	; 0xffc
 80010b0:	400b      	ands	r3, r1
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d00a      	beq.n	80010cc <HAL_I2C_Init+0x138>
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	1e59      	subs	r1, r3, #1
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80010c4:	3301      	adds	r3, #1
 80010c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010ca:	e051      	b.n	8001170 <HAL_I2C_Init+0x1dc>
 80010cc:	2304      	movs	r3, #4
 80010ce:	e04f      	b.n	8001170 <HAL_I2C_Init+0x1dc>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d111      	bne.n	80010fc <HAL_I2C_Init+0x168>
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	1e58      	subs	r0, r3, #1
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6859      	ldr	r1, [r3, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	440b      	add	r3, r1
 80010e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80010ea:	3301      	adds	r3, #1
 80010ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	bf0c      	ite	eq
 80010f4:	2301      	moveq	r3, #1
 80010f6:	2300      	movne	r3, #0
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	e012      	b.n	8001122 <HAL_I2C_Init+0x18e>
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	1e58      	subs	r0, r3, #1
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6859      	ldr	r1, [r3, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	440b      	add	r3, r1
 800110a:	0099      	lsls	r1, r3, #2
 800110c:	440b      	add	r3, r1
 800110e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001112:	3301      	adds	r3, #1
 8001114:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001118:	2b00      	cmp	r3, #0
 800111a:	bf0c      	ite	eq
 800111c:	2301      	moveq	r3, #1
 800111e:	2300      	movne	r3, #0
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <HAL_I2C_Init+0x196>
 8001126:	2301      	movs	r3, #1
 8001128:	e022      	b.n	8001170 <HAL_I2C_Init+0x1dc>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d10e      	bne.n	8001150 <HAL_I2C_Init+0x1bc>
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	1e58      	subs	r0, r3, #1
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6859      	ldr	r1, [r3, #4]
 800113a:	460b      	mov	r3, r1
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	440b      	add	r3, r1
 8001140:	fbb0 f3f3 	udiv	r3, r0, r3
 8001144:	3301      	adds	r3, #1
 8001146:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800114a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800114e:	e00f      	b.n	8001170 <HAL_I2C_Init+0x1dc>
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	1e58      	subs	r0, r3, #1
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6859      	ldr	r1, [r3, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	440b      	add	r3, r1
 800115e:	0099      	lsls	r1, r3, #2
 8001160:	440b      	add	r3, r1
 8001162:	fbb0 f3f3 	udiv	r3, r0, r3
 8001166:	3301      	adds	r3, #1
 8001168:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800116c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001170:	6879      	ldr	r1, [r7, #4]
 8001172:	6809      	ldr	r1, [r1, #0]
 8001174:	4313      	orrs	r3, r2
 8001176:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	69da      	ldr	r2, [r3, #28]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6a1b      	ldr	r3, [r3, #32]
 800118a:	431a      	orrs	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	430a      	orrs	r2, r1
 8001192:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800119e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	6911      	ldr	r1, [r2, #16]
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	68d2      	ldr	r2, [r2, #12]
 80011aa:	4311      	orrs	r1, r2
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	6812      	ldr	r2, [r2, #0]
 80011b0:	430b      	orrs	r3, r1
 80011b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	695a      	ldr	r2, [r3, #20]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	699b      	ldr	r3, [r3, #24]
 80011c6:	431a      	orrs	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	430a      	orrs	r2, r1
 80011ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f042 0201 	orr.w	r2, r2, #1
 80011de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2200      	movs	r2, #0
 80011e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2220      	movs	r2, #32
 80011ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2200      	movs	r2, #0
 80011f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2200      	movs	r2, #0
 80011f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	000186a0 	.word	0x000186a0
 800120c:	001e847f 	.word	0x001e847f
 8001210:	003d08ff 	.word	0x003d08ff
 8001214:	431bde83 	.word	0x431bde83
 8001218:	10624dd3 	.word	0x10624dd3

0800121c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	; 0x28
 8001220:	af02      	add	r7, sp, #8
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	607a      	str	r2, [r7, #4]
 8001226:	603b      	str	r3, [r7, #0]
 8001228:	460b      	mov	r3, r1
 800122a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800122c:	f7ff fbe2 	bl	80009f4 <HAL_GetTick>
 8001230:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8001232:	2301      	movs	r3, #1
 8001234:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b20      	cmp	r3, #32
 8001240:	f040 8111 	bne.w	8001466 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	2319      	movs	r3, #25
 800124a:	2201      	movs	r2, #1
 800124c:	4988      	ldr	r1, [pc, #544]	; (8001470 <HAL_I2C_IsDeviceReady+0x254>)
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	f000 f912 	bl	8001478 <I2C_WaitOnFlagUntilTimeout>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800125a:	2302      	movs	r3, #2
 800125c:	e104      	b.n	8001468 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001264:	2b01      	cmp	r3, #1
 8001266:	d101      	bne.n	800126c <HAL_I2C_IsDeviceReady+0x50>
 8001268:	2302      	movs	r3, #2
 800126a:	e0fd      	b.n	8001468 <HAL_I2C_IsDeviceReady+0x24c>
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2201      	movs	r2, #1
 8001270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	2b01      	cmp	r3, #1
 8001280:	d007      	beq.n	8001292 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f042 0201 	orr.w	r2, r2, #1
 8001290:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80012a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	2224      	movs	r2, #36	; 0x24
 80012a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2200      	movs	r2, #0
 80012ae:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4a70      	ldr	r2, [pc, #448]	; (8001474 <HAL_I2C_IsDeviceReady+0x258>)
 80012b4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	2200      	movs	r2, #0
 80012ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80012d2:	68f8      	ldr	r0, [r7, #12]
 80012d4:	f000 f8d0 	bl	8001478 <I2C_WaitOnFlagUntilTimeout>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d00d      	beq.n	80012fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012ec:	d103      	bne.n	80012f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012f4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e0b6      	b.n	8001468 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80012fa:	897b      	ldrh	r3, [r7, #10]
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	461a      	mov	r2, r3
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001308:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800130a:	f7ff fb73 	bl	80009f4 <HAL_GetTick>
 800130e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	2b02      	cmp	r3, #2
 800131c:	bf0c      	ite	eq
 800131e:	2301      	moveq	r3, #1
 8001320:	2300      	movne	r3, #0
 8001322:	b2db      	uxtb	r3, r3
 8001324:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	695b      	ldr	r3, [r3, #20]
 800132c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001330:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001334:	bf0c      	ite	eq
 8001336:	2301      	moveq	r3, #1
 8001338:	2300      	movne	r3, #0
 800133a:	b2db      	uxtb	r3, r3
 800133c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800133e:	e025      	b.n	800138c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001340:	f7ff fb58 	bl	80009f4 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	683a      	ldr	r2, [r7, #0]
 800134c:	429a      	cmp	r2, r3
 800134e:	d302      	bcc.n	8001356 <HAL_I2C_IsDeviceReady+0x13a>
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d103      	bne.n	800135e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	22a0      	movs	r2, #160	; 0xa0
 800135a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	2b02      	cmp	r3, #2
 800136a:	bf0c      	ite	eq
 800136c:	2301      	moveq	r3, #1
 800136e:	2300      	movne	r3, #0
 8001370:	b2db      	uxtb	r3, r3
 8001372:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800137e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001382:	bf0c      	ite	eq
 8001384:	2301      	moveq	r3, #1
 8001386:	2300      	movne	r3, #0
 8001388:	b2db      	uxtb	r3, r3
 800138a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2ba0      	cmp	r3, #160	; 0xa0
 8001396:	d005      	beq.n	80013a4 <HAL_I2C_IsDeviceReady+0x188>
 8001398:	7dfb      	ldrb	r3, [r7, #23]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d102      	bne.n	80013a4 <HAL_I2C_IsDeviceReady+0x188>
 800139e:	7dbb      	ldrb	r3, [r7, #22]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d0cd      	beq.n	8001340 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2220      	movs	r2, #32
 80013a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	695b      	ldr	r3, [r3, #20]
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d129      	bne.n	800140e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013c8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	695b      	ldr	r3, [r3, #20]
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	2319      	movs	r3, #25
 80013e6:	2201      	movs	r2, #1
 80013e8:	4921      	ldr	r1, [pc, #132]	; (8001470 <HAL_I2C_IsDeviceReady+0x254>)
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f000 f844 	bl	8001478 <I2C_WaitOnFlagUntilTimeout>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e036      	b.n	8001468 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2220      	movs	r2, #32
 80013fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	2200      	movs	r2, #0
 8001406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800140a:	2300      	movs	r3, #0
 800140c:	e02c      	b.n	8001468 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800141c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001426:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2319      	movs	r3, #25
 800142e:	2201      	movs	r2, #1
 8001430:	490f      	ldr	r1, [pc, #60]	; (8001470 <HAL_I2C_IsDeviceReady+0x254>)
 8001432:	68f8      	ldr	r0, [r7, #12]
 8001434:	f000 f820 	bl	8001478 <I2C_WaitOnFlagUntilTimeout>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e012      	b.n	8001468 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	3301      	adds	r3, #1
 8001446:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	429a      	cmp	r2, r3
 800144e:	f4ff af32 	bcc.w	80012b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	2220      	movs	r2, #32
 8001456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	2200      	movs	r2, #0
 800145e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e000      	b.n	8001468 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001466:	2302      	movs	r3, #2
  }
}
 8001468:	4618      	mov	r0, r3
 800146a:	3720      	adds	r7, #32
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	00100002 	.word	0x00100002
 8001474:	ffff0000 	.word	0xffff0000

08001478 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	603b      	str	r3, [r7, #0]
 8001484:	4613      	mov	r3, r2
 8001486:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001488:	e025      	b.n	80014d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001490:	d021      	beq.n	80014d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001492:	f7ff faaf 	bl	80009f4 <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d302      	bcc.n	80014a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d116      	bne.n	80014d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2200      	movs	r2, #0
 80014ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2220      	movs	r2, #32
 80014b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	f043 0220 	orr.w	r2, r3, #32
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2200      	movs	r2, #0
 80014ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e023      	b.n	800151e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	0c1b      	lsrs	r3, r3, #16
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d10d      	bne.n	80014fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	43da      	mvns	r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	4013      	ands	r3, r2
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	bf0c      	ite	eq
 80014f2:	2301      	moveq	r3, #1
 80014f4:	2300      	movne	r3, #0
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	e00c      	b.n	8001516 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	43da      	mvns	r2, r3
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	4013      	ands	r3, r2
 8001508:	b29b      	uxth	r3, r3
 800150a:	2b00      	cmp	r3, #0
 800150c:	bf0c      	ite	eq
 800150e:	2301      	moveq	r3, #1
 8001510:	2300      	movne	r3, #0
 8001512:	b2db      	uxtb	r3, r3
 8001514:	461a      	mov	r2, r3
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	429a      	cmp	r2, r3
 800151a:	d0b6      	beq.n	800148a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e272      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	f000 8087 	beq.w	8001656 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001548:	4b92      	ldr	r3, [pc, #584]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f003 030c 	and.w	r3, r3, #12
 8001550:	2b04      	cmp	r3, #4
 8001552:	d00c      	beq.n	800156e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001554:	4b8f      	ldr	r3, [pc, #572]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f003 030c 	and.w	r3, r3, #12
 800155c:	2b08      	cmp	r3, #8
 800155e:	d112      	bne.n	8001586 <HAL_RCC_OscConfig+0x5e>
 8001560:	4b8c      	ldr	r3, [pc, #560]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001568:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800156c:	d10b      	bne.n	8001586 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800156e:	4b89      	ldr	r3, [pc, #548]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d06c      	beq.n	8001654 <HAL_RCC_OscConfig+0x12c>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d168      	bne.n	8001654 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e24c      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800158e:	d106      	bne.n	800159e <HAL_RCC_OscConfig+0x76>
 8001590:	4b80      	ldr	r3, [pc, #512]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a7f      	ldr	r2, [pc, #508]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001596:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	e02e      	b.n	80015fc <HAL_RCC_OscConfig+0xd4>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10c      	bne.n	80015c0 <HAL_RCC_OscConfig+0x98>
 80015a6:	4b7b      	ldr	r3, [pc, #492]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a7a      	ldr	r2, [pc, #488]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	4b78      	ldr	r3, [pc, #480]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a77      	ldr	r2, [pc, #476]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015bc:	6013      	str	r3, [r2, #0]
 80015be:	e01d      	b.n	80015fc <HAL_RCC_OscConfig+0xd4>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015c8:	d10c      	bne.n	80015e4 <HAL_RCC_OscConfig+0xbc>
 80015ca:	4b72      	ldr	r3, [pc, #456]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a71      	ldr	r2, [pc, #452]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015d4:	6013      	str	r3, [r2, #0]
 80015d6:	4b6f      	ldr	r3, [pc, #444]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a6e      	ldr	r2, [pc, #440]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015e0:	6013      	str	r3, [r2, #0]
 80015e2:	e00b      	b.n	80015fc <HAL_RCC_OscConfig+0xd4>
 80015e4:	4b6b      	ldr	r3, [pc, #428]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a6a      	ldr	r2, [pc, #424]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015ee:	6013      	str	r3, [r2, #0]
 80015f0:	4b68      	ldr	r3, [pc, #416]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a67      	ldr	r2, [pc, #412]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d013      	beq.n	800162c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001604:	f7ff f9f6 	bl	80009f4 <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800160c:	f7ff f9f2 	bl	80009f4 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b64      	cmp	r3, #100	; 0x64
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e200      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161e:	4b5d      	ldr	r3, [pc, #372]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0f0      	beq.n	800160c <HAL_RCC_OscConfig+0xe4>
 800162a:	e014      	b.n	8001656 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162c:	f7ff f9e2 	bl	80009f4 <HAL_GetTick>
 8001630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001632:	e008      	b.n	8001646 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001634:	f7ff f9de 	bl	80009f4 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b64      	cmp	r3, #100	; 0x64
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e1ec      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001646:	4b53      	ldr	r3, [pc, #332]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1f0      	bne.n	8001634 <HAL_RCC_OscConfig+0x10c>
 8001652:	e000      	b.n	8001656 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d063      	beq.n	800172a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001662:	4b4c      	ldr	r3, [pc, #304]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00b      	beq.n	8001686 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800166e:	4b49      	ldr	r3, [pc, #292]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f003 030c 	and.w	r3, r3, #12
 8001676:	2b08      	cmp	r3, #8
 8001678:	d11c      	bne.n	80016b4 <HAL_RCC_OscConfig+0x18c>
 800167a:	4b46      	ldr	r3, [pc, #280]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d116      	bne.n	80016b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001686:	4b43      	ldr	r3, [pc, #268]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d005      	beq.n	800169e <HAL_RCC_OscConfig+0x176>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d001      	beq.n	800169e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e1c0      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800169e:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	4939      	ldr	r1, [pc, #228]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016b2:	e03a      	b.n	800172a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d020      	beq.n	80016fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016bc:	4b36      	ldr	r3, [pc, #216]	; (8001798 <HAL_RCC_OscConfig+0x270>)
 80016be:	2201      	movs	r2, #1
 80016c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c2:	f7ff f997 	bl	80009f4 <HAL_GetTick>
 80016c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ca:	f7ff f993 	bl	80009f4 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e1a1      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016dc:	4b2d      	ldr	r3, [pc, #180]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0f0      	beq.n	80016ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e8:	4b2a      	ldr	r3, [pc, #168]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	695b      	ldr	r3, [r3, #20]
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	4927      	ldr	r1, [pc, #156]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016f8:	4313      	orrs	r3, r2
 80016fa:	600b      	str	r3, [r1, #0]
 80016fc:	e015      	b.n	800172a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016fe:	4b26      	ldr	r3, [pc, #152]	; (8001798 <HAL_RCC_OscConfig+0x270>)
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001704:	f7ff f976 	bl	80009f4 <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800170c:	f7ff f972 	bl	80009f4 <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e180      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800171e:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f0      	bne.n	800170c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0308 	and.w	r3, r3, #8
 8001732:	2b00      	cmp	r3, #0
 8001734:	d03a      	beq.n	80017ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d019      	beq.n	8001772 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800173e:	4b17      	ldr	r3, [pc, #92]	; (800179c <HAL_RCC_OscConfig+0x274>)
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001744:	f7ff f956 	bl	80009f4 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800174c:	f7ff f952 	bl	80009f4 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e160      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800175e:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d0f0      	beq.n	800174c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800176a:	2001      	movs	r0, #1
 800176c:	f000 fad8 	bl	8001d20 <RCC_Delay>
 8001770:	e01c      	b.n	80017ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001772:	4b0a      	ldr	r3, [pc, #40]	; (800179c <HAL_RCC_OscConfig+0x274>)
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001778:	f7ff f93c 	bl	80009f4 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800177e:	e00f      	b.n	80017a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001780:	f7ff f938 	bl	80009f4 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d908      	bls.n	80017a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e146      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
 8001792:	bf00      	nop
 8001794:	40021000 	.word	0x40021000
 8001798:	42420000 	.word	0x42420000
 800179c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a0:	4b92      	ldr	r3, [pc, #584]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1e9      	bne.n	8001780 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0304 	and.w	r3, r3, #4
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 80a6 	beq.w	8001906 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017ba:	2300      	movs	r3, #0
 80017bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017be:	4b8b      	ldr	r3, [pc, #556]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10d      	bne.n	80017e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ca:	4b88      	ldr	r3, [pc, #544]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	4a87      	ldr	r2, [pc, #540]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d4:	61d3      	str	r3, [r2, #28]
 80017d6:	4b85      	ldr	r3, [pc, #532]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017e2:	2301      	movs	r3, #1
 80017e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e6:	4b82      	ldr	r3, [pc, #520]	; (80019f0 <HAL_RCC_OscConfig+0x4c8>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d118      	bne.n	8001824 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017f2:	4b7f      	ldr	r3, [pc, #508]	; (80019f0 <HAL_RCC_OscConfig+0x4c8>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a7e      	ldr	r2, [pc, #504]	; (80019f0 <HAL_RCC_OscConfig+0x4c8>)
 80017f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017fe:	f7ff f8f9 	bl	80009f4 <HAL_GetTick>
 8001802:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001806:	f7ff f8f5 	bl	80009f4 <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b64      	cmp	r3, #100	; 0x64
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e103      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001818:	4b75      	ldr	r3, [pc, #468]	; (80019f0 <HAL_RCC_OscConfig+0x4c8>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0f0      	beq.n	8001806 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d106      	bne.n	800183a <HAL_RCC_OscConfig+0x312>
 800182c:	4b6f      	ldr	r3, [pc, #444]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800182e:	6a1b      	ldr	r3, [r3, #32]
 8001830:	4a6e      	ldr	r2, [pc, #440]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001832:	f043 0301 	orr.w	r3, r3, #1
 8001836:	6213      	str	r3, [r2, #32]
 8001838:	e02d      	b.n	8001896 <HAL_RCC_OscConfig+0x36e>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10c      	bne.n	800185c <HAL_RCC_OscConfig+0x334>
 8001842:	4b6a      	ldr	r3, [pc, #424]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001844:	6a1b      	ldr	r3, [r3, #32]
 8001846:	4a69      	ldr	r2, [pc, #420]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001848:	f023 0301 	bic.w	r3, r3, #1
 800184c:	6213      	str	r3, [r2, #32]
 800184e:	4b67      	ldr	r3, [pc, #412]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	4a66      	ldr	r2, [pc, #408]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001854:	f023 0304 	bic.w	r3, r3, #4
 8001858:	6213      	str	r3, [r2, #32]
 800185a:	e01c      	b.n	8001896 <HAL_RCC_OscConfig+0x36e>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	2b05      	cmp	r3, #5
 8001862:	d10c      	bne.n	800187e <HAL_RCC_OscConfig+0x356>
 8001864:	4b61      	ldr	r3, [pc, #388]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001866:	6a1b      	ldr	r3, [r3, #32]
 8001868:	4a60      	ldr	r2, [pc, #384]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800186a:	f043 0304 	orr.w	r3, r3, #4
 800186e:	6213      	str	r3, [r2, #32]
 8001870:	4b5e      	ldr	r3, [pc, #376]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	4a5d      	ldr	r2, [pc, #372]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	6213      	str	r3, [r2, #32]
 800187c:	e00b      	b.n	8001896 <HAL_RCC_OscConfig+0x36e>
 800187e:	4b5b      	ldr	r3, [pc, #364]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	4a5a      	ldr	r2, [pc, #360]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001884:	f023 0301 	bic.w	r3, r3, #1
 8001888:	6213      	str	r3, [r2, #32]
 800188a:	4b58      	ldr	r3, [pc, #352]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800188c:	6a1b      	ldr	r3, [r3, #32]
 800188e:	4a57      	ldr	r2, [pc, #348]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001890:	f023 0304 	bic.w	r3, r3, #4
 8001894:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d015      	beq.n	80018ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800189e:	f7ff f8a9 	bl	80009f4 <HAL_GetTick>
 80018a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018a4:	e00a      	b.n	80018bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018a6:	f7ff f8a5 	bl	80009f4 <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d901      	bls.n	80018bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018b8:	2303      	movs	r3, #3
 80018ba:	e0b1      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018bc:	4b4b      	ldr	r3, [pc, #300]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d0ee      	beq.n	80018a6 <HAL_RCC_OscConfig+0x37e>
 80018c8:	e014      	b.n	80018f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ca:	f7ff f893 	bl	80009f4 <HAL_GetTick>
 80018ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d0:	e00a      	b.n	80018e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018d2:	f7ff f88f 	bl	80009f4 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e09b      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018e8:	4b40      	ldr	r3, [pc, #256]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80018ea:	6a1b      	ldr	r3, [r3, #32]
 80018ec:	f003 0302 	and.w	r3, r3, #2
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d1ee      	bne.n	80018d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80018f4:	7dfb      	ldrb	r3, [r7, #23]
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d105      	bne.n	8001906 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018fa:	4b3c      	ldr	r3, [pc, #240]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	4a3b      	ldr	r2, [pc, #236]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001900:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001904:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 8087 	beq.w	8001a1e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001910:	4b36      	ldr	r3, [pc, #216]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 030c 	and.w	r3, r3, #12
 8001918:	2b08      	cmp	r3, #8
 800191a:	d061      	beq.n	80019e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	2b02      	cmp	r3, #2
 8001922:	d146      	bne.n	80019b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001924:	4b33      	ldr	r3, [pc, #204]	; (80019f4 <HAL_RCC_OscConfig+0x4cc>)
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192a:	f7ff f863 	bl	80009f4 <HAL_GetTick>
 800192e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001930:	e008      	b.n	8001944 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001932:	f7ff f85f 	bl	80009f4 <HAL_GetTick>
 8001936:	4602      	mov	r2, r0
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d901      	bls.n	8001944 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e06d      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001944:	4b29      	ldr	r3, [pc, #164]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d1f0      	bne.n	8001932 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001958:	d108      	bne.n	800196c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800195a:	4b24      	ldr	r3, [pc, #144]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	4921      	ldr	r1, [pc, #132]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001968:	4313      	orrs	r3, r2
 800196a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800196c:	4b1f      	ldr	r3, [pc, #124]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a19      	ldr	r1, [r3, #32]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800197c:	430b      	orrs	r3, r1
 800197e:	491b      	ldr	r1, [pc, #108]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001980:	4313      	orrs	r3, r2
 8001982:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001984:	4b1b      	ldr	r3, [pc, #108]	; (80019f4 <HAL_RCC_OscConfig+0x4cc>)
 8001986:	2201      	movs	r2, #1
 8001988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198a:	f7ff f833 	bl	80009f4 <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001992:	f7ff f82f 	bl	80009f4 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e03d      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019a4:	4b11      	ldr	r3, [pc, #68]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d0f0      	beq.n	8001992 <HAL_RCC_OscConfig+0x46a>
 80019b0:	e035      	b.n	8001a1e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b2:	4b10      	ldr	r3, [pc, #64]	; (80019f4 <HAL_RCC_OscConfig+0x4cc>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff f81c 	bl	80009f4 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c0:	f7ff f818 	bl	80009f4 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e026      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d2:	4b06      	ldr	r3, [pc, #24]	; (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x498>
 80019de:	e01e      	b.n	8001a1e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d107      	bne.n	80019f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e019      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
 80019ec:	40021000 	.word	0x40021000
 80019f0:	40007000 	.word	0x40007000
 80019f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019f8:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <HAL_RCC_OscConfig+0x500>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6a1b      	ldr	r3, [r3, #32]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d106      	bne.n	8001a1a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d001      	beq.n	8001a1e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e000      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40021000 	.word	0x40021000

08001a2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d101      	bne.n	8001a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e0d0      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a40:	4b6a      	ldr	r3, [pc, #424]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d910      	bls.n	8001a70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a4e:	4b67      	ldr	r3, [pc, #412]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f023 0207 	bic.w	r2, r3, #7
 8001a56:	4965      	ldr	r1, [pc, #404]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a5e:	4b63      	ldr	r3, [pc, #396]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d001      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e0b8      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d020      	beq.n	8001abe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d005      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a88:	4b59      	ldr	r3, [pc, #356]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	4a58      	ldr	r2, [pc, #352]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001a92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d005      	beq.n	8001aac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001aa0:	4b53      	ldr	r3, [pc, #332]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	4a52      	ldr	r2, [pc, #328]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001aaa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aac:	4b50      	ldr	r3, [pc, #320]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	494d      	ldr	r1, [pc, #308]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d040      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d107      	bne.n	8001ae2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad2:	4b47      	ldr	r3, [pc, #284]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d115      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e07f      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d107      	bne.n	8001afa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aea:	4b41      	ldr	r3, [pc, #260]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d109      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e073      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afa:	4b3d      	ldr	r3, [pc, #244]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e06b      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b0a:	4b39      	ldr	r3, [pc, #228]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f023 0203 	bic.w	r2, r3, #3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	4936      	ldr	r1, [pc, #216]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b1c:	f7fe ff6a 	bl	80009f4 <HAL_GetTick>
 8001b20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b22:	e00a      	b.n	8001b3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b24:	f7fe ff66 	bl	80009f4 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e053      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3a:	4b2d      	ldr	r3, [pc, #180]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 020c 	and.w	r2, r3, #12
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d1eb      	bne.n	8001b24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b4c:	4b27      	ldr	r3, [pc, #156]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d210      	bcs.n	8001b7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b5a:	4b24      	ldr	r3, [pc, #144]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f023 0207 	bic.w	r2, r3, #7
 8001b62:	4922      	ldr	r1, [pc, #136]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b6a:	4b20      	ldr	r3, [pc, #128]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d001      	beq.n	8001b7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e032      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d008      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b88:	4b19      	ldr	r3, [pc, #100]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	4916      	ldr	r1, [pc, #88]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d009      	beq.n	8001bba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ba6:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	490e      	ldr	r1, [pc, #56]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bba:	f000 f821 	bl	8001c00 <HAL_RCC_GetSysClockFreq>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	091b      	lsrs	r3, r3, #4
 8001bc6:	f003 030f 	and.w	r3, r3, #15
 8001bca:	490a      	ldr	r1, [pc, #40]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8001bcc:	5ccb      	ldrb	r3, [r1, r3]
 8001bce:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd2:	4a09      	ldr	r2, [pc, #36]	; (8001bf8 <HAL_RCC_ClockConfig+0x1cc>)
 8001bd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001bd6:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <HAL_RCC_ClockConfig+0x1d0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fec8 	bl	8000970 <HAL_InitTick>

  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40022000 	.word	0x40022000
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	0800321c 	.word	0x0800321c
 8001bf8:	2000002c 	.word	0x2000002c
 8001bfc:	20000030 	.word	0x20000030

08001c00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c00:	b490      	push	{r4, r7}
 8001c02:	b08a      	sub	sp, #40	; 0x28
 8001c04:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c06:	4b29      	ldr	r3, [pc, #164]	; (8001cac <HAL_RCC_GetSysClockFreq+0xac>)
 8001c08:	1d3c      	adds	r4, r7, #4
 8001c0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c10:	f240 2301 	movw	r3, #513	; 0x201
 8001c14:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c16:	2300      	movs	r3, #0
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61bb      	str	r3, [r7, #24]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	627b      	str	r3, [r7, #36]	; 0x24
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c2a:	4b21      	ldr	r3, [pc, #132]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f003 030c 	and.w	r3, r3, #12
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	d002      	beq.n	8001c40 <HAL_RCC_GetSysClockFreq+0x40>
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d003      	beq.n	8001c46 <HAL_RCC_GetSysClockFreq+0x46>
 8001c3e:	e02b      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c40:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001c42:	623b      	str	r3, [r7, #32]
      break;
 8001c44:	e02b      	b.n	8001c9e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	0c9b      	lsrs	r3, r3, #18
 8001c4a:	f003 030f 	and.w	r3, r3, #15
 8001c4e:	3328      	adds	r3, #40	; 0x28
 8001c50:	443b      	add	r3, r7
 8001c52:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c56:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d012      	beq.n	8001c88 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c62:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	0c5b      	lsrs	r3, r3, #17
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	3328      	adds	r3, #40	; 0x28
 8001c6e:	443b      	add	r3, r7
 8001c70:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001c74:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	4a0e      	ldr	r2, [pc, #56]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001c7a:	fb03 f202 	mul.w	r2, r3, r2
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
 8001c86:	e004      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	4a0b      	ldr	r2, [pc, #44]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c8c:	fb02 f303 	mul.w	r3, r2, r3
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	623b      	str	r3, [r7, #32]
      break;
 8001c96:	e002      	b.n	8001c9e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001c9a:	623b      	str	r3, [r7, #32]
      break;
 8001c9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c9e:	6a3b      	ldr	r3, [r7, #32]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3728      	adds	r7, #40	; 0x28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc90      	pop	{r4, r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	0800320c 	.word	0x0800320c
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	007a1200 	.word	0x007a1200
 8001cb8:	003d0900 	.word	0x003d0900

08001cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc0:	4b02      	ldr	r3, [pc, #8]	; (8001ccc <HAL_RCC_GetHCLKFreq+0x10>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	2000002c 	.word	0x2000002c

08001cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cd4:	f7ff fff2 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	0a1b      	lsrs	r3, r3, #8
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	4903      	ldr	r1, [pc, #12]	; (8001cf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ce6:	5ccb      	ldrb	r3, [r1, r3]
 8001ce8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	0800322c 	.word	0x0800322c

08001cf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cfc:	f7ff ffde 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001d00:	4602      	mov	r2, r0
 8001d02:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	0adb      	lsrs	r3, r3, #11
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	4903      	ldr	r1, [pc, #12]	; (8001d1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d0e:	5ccb      	ldrb	r3, [r1, r3]
 8001d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	0800322c 	.word	0x0800322c

08001d20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d28:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <RCC_Delay+0x34>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a0a      	ldr	r2, [pc, #40]	; (8001d58 <RCC_Delay+0x38>)
 8001d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d32:	0a5b      	lsrs	r3, r3, #9
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	fb02 f303 	mul.w	r3, r2, r3
 8001d3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d3c:	bf00      	nop
  }
  while (Delay --);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	1e5a      	subs	r2, r3, #1
 8001d42:	60fa      	str	r2, [r7, #12]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1f9      	bne.n	8001d3c <RCC_Delay+0x1c>
}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	3714      	adds	r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr
 8001d54:	2000002c 	.word	0x2000002c
 8001d58:	10624dd3 	.word	0x10624dd3

08001d5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e041      	b.n	8001df2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d106      	bne.n	8001d88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7fe fd20 	bl	80007c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3304      	adds	r3, #4
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4610      	mov	r0, r2
 8001d9c:	f000 fa6a 	bl	8002274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d001      	beq.n	8001e14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e035      	b.n	8001e80 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2202      	movs	r2, #2
 8001e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0201 	orr.w	r2, r2, #1
 8001e2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a16      	ldr	r2, [pc, #88]	; (8001e8c <HAL_TIM_Base_Start_IT+0x90>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d009      	beq.n	8001e4a <HAL_TIM_Base_Start_IT+0x4e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e3e:	d004      	beq.n	8001e4a <HAL_TIM_Base_Start_IT+0x4e>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a12      	ldr	r2, [pc, #72]	; (8001e90 <HAL_TIM_Base_Start_IT+0x94>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d111      	bne.n	8001e6e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 0307 	and.w	r3, r3, #7
 8001e54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2b06      	cmp	r3, #6
 8001e5a:	d010      	beq.n	8001e7e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f042 0201 	orr.w	r2, r2, #1
 8001e6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e6c:	e007      	b.n	8001e7e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f042 0201 	orr.w	r2, r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40012c00 	.word	0x40012c00
 8001e90:	40000400 	.word	0x40000400

08001e94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d122      	bne.n	8001ef0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d11b      	bne.n	8001ef0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f06f 0202 	mvn.w	r2, #2
 8001ec0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f9b1 	bl	800223e <HAL_TIM_IC_CaptureCallback>
 8001edc:	e005      	b.n	8001eea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 f9a4 	bl	800222c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f9b3 	bl	8002250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	f003 0304 	and.w	r3, r3, #4
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d122      	bne.n	8001f44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	2b04      	cmp	r3, #4
 8001f0a:	d11b      	bne.n	8001f44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f06f 0204 	mvn.w	r2, #4
 8001f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f987 	bl	800223e <HAL_TIM_IC_CaptureCallback>
 8001f30:	e005      	b.n	8001f3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f97a 	bl	800222c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f989 	bl	8002250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	2b08      	cmp	r3, #8
 8001f50:	d122      	bne.n	8001f98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	f003 0308 	and.w	r3, r3, #8
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	d11b      	bne.n	8001f98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f06f 0208 	mvn.w	r2, #8
 8001f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2204      	movs	r2, #4
 8001f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	f003 0303 	and.w	r3, r3, #3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f000 f95d 	bl	800223e <HAL_TIM_IC_CaptureCallback>
 8001f84:	e005      	b.n	8001f92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f950 	bl	800222c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f95f 	bl	8002250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	f003 0310 	and.w	r3, r3, #16
 8001fa2:	2b10      	cmp	r3, #16
 8001fa4:	d122      	bne.n	8001fec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	f003 0310 	and.w	r3, r3, #16
 8001fb0:	2b10      	cmp	r3, #16
 8001fb2:	d11b      	bne.n	8001fec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f06f 0210 	mvn.w	r2, #16
 8001fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2208      	movs	r2, #8
 8001fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 f933 	bl	800223e <HAL_TIM_IC_CaptureCallback>
 8001fd8:	e005      	b.n	8001fe6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f926 	bl	800222c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f935 	bl	8002250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d10e      	bne.n	8002018 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b01      	cmp	r3, #1
 8002006:	d107      	bne.n	8002018 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f06f 0201 	mvn.w	r2, #1
 8002010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7fe fa0f 	bl	8000436 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002022:	2b80      	cmp	r3, #128	; 0x80
 8002024:	d10e      	bne.n	8002044 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002030:	2b80      	cmp	r3, #128	; 0x80
 8002032:	d107      	bne.n	8002044 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800203c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 fa67 	bl	8002512 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204e:	2b40      	cmp	r3, #64	; 0x40
 8002050:	d10e      	bne.n	8002070 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800205c:	2b40      	cmp	r3, #64	; 0x40
 800205e:	d107      	bne.n	8002070 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f8f9 	bl	8002262 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	f003 0320 	and.w	r3, r3, #32
 800207a:	2b20      	cmp	r3, #32
 800207c:	d10e      	bne.n	800209c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	f003 0320 	and.w	r3, r3, #32
 8002088:	2b20      	cmp	r3, #32
 800208a:	d107      	bne.n	800209c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f06f 0220 	mvn.w	r2, #32
 8002094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 fa32 	bl	8002500 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d101      	bne.n	80020bc <HAL_TIM_ConfigClockSource+0x18>
 80020b8:	2302      	movs	r3, #2
 80020ba:	e0b3      	b.n	8002224 <HAL_TIM_ConfigClockSource+0x180>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2202      	movs	r2, #2
 80020c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80020da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80020e2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020f4:	d03e      	beq.n	8002174 <HAL_TIM_ConfigClockSource+0xd0>
 80020f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020fa:	f200 8087 	bhi.w	800220c <HAL_TIM_ConfigClockSource+0x168>
 80020fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002102:	f000 8085 	beq.w	8002210 <HAL_TIM_ConfigClockSource+0x16c>
 8002106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800210a:	d87f      	bhi.n	800220c <HAL_TIM_ConfigClockSource+0x168>
 800210c:	2b70      	cmp	r3, #112	; 0x70
 800210e:	d01a      	beq.n	8002146 <HAL_TIM_ConfigClockSource+0xa2>
 8002110:	2b70      	cmp	r3, #112	; 0x70
 8002112:	d87b      	bhi.n	800220c <HAL_TIM_ConfigClockSource+0x168>
 8002114:	2b60      	cmp	r3, #96	; 0x60
 8002116:	d050      	beq.n	80021ba <HAL_TIM_ConfigClockSource+0x116>
 8002118:	2b60      	cmp	r3, #96	; 0x60
 800211a:	d877      	bhi.n	800220c <HAL_TIM_ConfigClockSource+0x168>
 800211c:	2b50      	cmp	r3, #80	; 0x50
 800211e:	d03c      	beq.n	800219a <HAL_TIM_ConfigClockSource+0xf6>
 8002120:	2b50      	cmp	r3, #80	; 0x50
 8002122:	d873      	bhi.n	800220c <HAL_TIM_ConfigClockSource+0x168>
 8002124:	2b40      	cmp	r3, #64	; 0x40
 8002126:	d058      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x136>
 8002128:	2b40      	cmp	r3, #64	; 0x40
 800212a:	d86f      	bhi.n	800220c <HAL_TIM_ConfigClockSource+0x168>
 800212c:	2b30      	cmp	r3, #48	; 0x30
 800212e:	d064      	beq.n	80021fa <HAL_TIM_ConfigClockSource+0x156>
 8002130:	2b30      	cmp	r3, #48	; 0x30
 8002132:	d86b      	bhi.n	800220c <HAL_TIM_ConfigClockSource+0x168>
 8002134:	2b20      	cmp	r3, #32
 8002136:	d060      	beq.n	80021fa <HAL_TIM_ConfigClockSource+0x156>
 8002138:	2b20      	cmp	r3, #32
 800213a:	d867      	bhi.n	800220c <HAL_TIM_ConfigClockSource+0x168>
 800213c:	2b00      	cmp	r3, #0
 800213e:	d05c      	beq.n	80021fa <HAL_TIM_ConfigClockSource+0x156>
 8002140:	2b10      	cmp	r3, #16
 8002142:	d05a      	beq.n	80021fa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002144:	e062      	b.n	800220c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6818      	ldr	r0, [r3, #0]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	6899      	ldr	r1, [r3, #8]
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	f000 f95c 	bl	8002412 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002168:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	609a      	str	r2, [r3, #8]
      break;
 8002172:	e04e      	b.n	8002212 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6818      	ldr	r0, [r3, #0]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	6899      	ldr	r1, [r3, #8]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	f000 f945 	bl	8002412 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002196:	609a      	str	r2, [r3, #8]
      break;
 8002198:	e03b      	b.n	8002212 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6818      	ldr	r0, [r3, #0]
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	6859      	ldr	r1, [r3, #4]
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	461a      	mov	r2, r3
 80021a8:	f000 f8bc 	bl	8002324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2150      	movs	r1, #80	; 0x50
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f913 	bl	80023de <TIM_ITRx_SetConfig>
      break;
 80021b8:	e02b      	b.n	8002212 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6818      	ldr	r0, [r3, #0]
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	6859      	ldr	r1, [r3, #4]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	461a      	mov	r2, r3
 80021c8:	f000 f8da 	bl	8002380 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2160      	movs	r1, #96	; 0x60
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 f903 	bl	80023de <TIM_ITRx_SetConfig>
      break;
 80021d8:	e01b      	b.n	8002212 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6818      	ldr	r0, [r3, #0]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	6859      	ldr	r1, [r3, #4]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	461a      	mov	r2, r3
 80021e8:	f000 f89c 	bl	8002324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2140      	movs	r1, #64	; 0x40
 80021f2:	4618      	mov	r0, r3
 80021f4:	f000 f8f3 	bl	80023de <TIM_ITRx_SetConfig>
      break;
 80021f8:	e00b      	b.n	8002212 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4619      	mov	r1, r3
 8002204:	4610      	mov	r0, r2
 8002206:	f000 f8ea 	bl	80023de <TIM_ITRx_SetConfig>
        break;
 800220a:	e002      	b.n	8002212 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800220c:	bf00      	nop
 800220e:	e000      	b.n	8002212 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002210:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2201      	movs	r2, #1
 8002216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr

0800223e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800223e:	b480      	push	{r7}
 8002240:	b083      	sub	sp, #12
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr

08002250 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr

08002262 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800226a:	bf00      	nop
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr

08002274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4a25      	ldr	r2, [pc, #148]	; (800231c <TIM_Base_SetConfig+0xa8>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d007      	beq.n	800229c <TIM_Base_SetConfig+0x28>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002292:	d003      	beq.n	800229c <TIM_Base_SetConfig+0x28>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a22      	ldr	r2, [pc, #136]	; (8002320 <TIM_Base_SetConfig+0xac>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d108      	bne.n	80022ae <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a1a      	ldr	r2, [pc, #104]	; (800231c <TIM_Base_SetConfig+0xa8>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d007      	beq.n	80022c6 <TIM_Base_SetConfig+0x52>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022bc:	d003      	beq.n	80022c6 <TIM_Base_SetConfig+0x52>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a17      	ldr	r2, [pc, #92]	; (8002320 <TIM_Base_SetConfig+0xac>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d108      	bne.n	80022d8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a07      	ldr	r2, [pc, #28]	; (800231c <TIM_Base_SetConfig+0xa8>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d103      	bne.n	800230c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	691a      	ldr	r2, [r3, #16]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	615a      	str	r2, [r3, #20]
}
 8002312:	bf00      	nop
 8002314:	3714      	adds	r7, #20
 8002316:	46bd      	mov	sp, r7
 8002318:	bc80      	pop	{r7}
 800231a:	4770      	bx	lr
 800231c:	40012c00 	.word	0x40012c00
 8002320:	40000400 	.word	0x40000400

08002324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002324:	b480      	push	{r7}
 8002326:	b087      	sub	sp, #28
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6a1b      	ldr	r3, [r3, #32]
 800233a:	f023 0201 	bic.w	r2, r3, #1
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800234e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	011b      	lsls	r3, r3, #4
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	4313      	orrs	r3, r2
 8002358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f023 030a 	bic.w	r3, r3, #10
 8002360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002362:	697a      	ldr	r2, [r7, #20]
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	4313      	orrs	r3, r2
 8002368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	621a      	str	r2, [r3, #32]
}
 8002376:	bf00      	nop
 8002378:	371c      	adds	r7, #28
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr

08002380 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002380:	b480      	push	{r7}
 8002382:	b087      	sub	sp, #28
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6a1b      	ldr	r3, [r3, #32]
 8002390:	f023 0210 	bic.w	r2, r3, #16
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80023aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	031b      	lsls	r3, r3, #12
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80023bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	621a      	str	r2, [r3, #32]
}
 80023d4:	bf00      	nop
 80023d6:	371c      	adds	r7, #28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bc80      	pop	{r7}
 80023dc:	4770      	bx	lr

080023de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80023de:	b480      	push	{r7}
 80023e0:	b085      	sub	sp, #20
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
 80023e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	f043 0307 	orr.w	r3, r3, #7
 8002400:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	609a      	str	r2, [r3, #8]
}
 8002408:	bf00      	nop
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr

08002412 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002412:	b480      	push	{r7}
 8002414:	b087      	sub	sp, #28
 8002416:	af00      	add	r7, sp, #0
 8002418:	60f8      	str	r0, [r7, #12]
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
 800241e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800242c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	021a      	lsls	r2, r3, #8
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	431a      	orrs	r2, r3
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	4313      	orrs	r3, r2
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	4313      	orrs	r3, r2
 800243e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	609a      	str	r2, [r3, #8]
}
 8002446:	bf00      	nop
 8002448:	371c      	adds	r7, #28
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002460:	2b01      	cmp	r3, #1
 8002462:	d101      	bne.n	8002468 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002464:	2302      	movs	r3, #2
 8002466:	e041      	b.n	80024ec <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2202      	movs	r2, #2
 8002474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800248e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	4313      	orrs	r3, r2
 8002498:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a14      	ldr	r2, [pc, #80]	; (80024f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d009      	beq.n	80024c0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024b4:	d004      	beq.n	80024c0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a10      	ldr	r2, [pc, #64]	; (80024fc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d10c      	bne.n	80024da <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	68ba      	ldr	r2, [r7, #8]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40012c00 	.word	0x40012c00
 80024fc:	40000400 	.word	0x40000400

08002500 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr

08002512 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002512:	b480      	push	{r7}
 8002514:	b083      	sub	sp, #12
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e03f      	b.n	80025b6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d106      	bne.n	8002550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7fe f98a 	bl	8000864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2224      	movs	r2, #36	; 0x24
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f905 	bl	8002778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800257c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	695a      	ldr	r2, [r3, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800258c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800259c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2220      	movs	r2, #32
 80025a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b08a      	sub	sp, #40	; 0x28
 80025c2:	af02      	add	r7, sp, #8
 80025c4:	60f8      	str	r0, [r7, #12]
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	603b      	str	r3, [r7, #0]
 80025ca:	4613      	mov	r3, r2
 80025cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b20      	cmp	r3, #32
 80025dc:	d17c      	bne.n	80026d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d002      	beq.n	80025ea <HAL_UART_Transmit+0x2c>
 80025e4:	88fb      	ldrh	r3, [r7, #6]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e075      	b.n	80026da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_UART_Transmit+0x3e>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e06e      	b.n	80026da <HAL_UART_Transmit+0x11c>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2221      	movs	r2, #33	; 0x21
 800260e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002612:	f7fe f9ef 	bl	80009f4 <HAL_GetTick>
 8002616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	88fa      	ldrh	r2, [r7, #6]
 8002622:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800262c:	d108      	bne.n	8002640 <HAL_UART_Transmit+0x82>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d104      	bne.n	8002640 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	e003      	b.n	8002648 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002644:	2300      	movs	r3, #0
 8002646:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002650:	e02a      	b.n	80026a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	2200      	movs	r2, #0
 800265a:	2180      	movs	r1, #128	; 0x80
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f000 f840 	bl	80026e2 <UART_WaitOnFlagUntilTimeout>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e036      	b.n	80026da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10b      	bne.n	800268a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002680:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	3302      	adds	r3, #2
 8002686:	61bb      	str	r3, [r7, #24]
 8002688:	e007      	b.n	800269a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	781a      	ldrb	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	3301      	adds	r3, #1
 8002698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800269e:	b29b      	uxth	r3, r3
 80026a0:	3b01      	subs	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1cf      	bne.n	8002652 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	2200      	movs	r2, #0
 80026ba:	2140      	movs	r1, #64	; 0x40
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 f810 	bl	80026e2 <UART_WaitOnFlagUntilTimeout>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e006      	b.n	80026da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	e000      	b.n	80026da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80026d8:	2302      	movs	r3, #2
  }
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3720      	adds	r7, #32
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b084      	sub	sp, #16
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	60f8      	str	r0, [r7, #12]
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	603b      	str	r3, [r7, #0]
 80026ee:	4613      	mov	r3, r2
 80026f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026f2:	e02c      	b.n	800274e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026fa:	d028      	beq.n	800274e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d007      	beq.n	8002712 <UART_WaitOnFlagUntilTimeout+0x30>
 8002702:	f7fe f977 	bl	80009f4 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	429a      	cmp	r2, r3
 8002710:	d21d      	bcs.n	800274e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68da      	ldr	r2, [r3, #12]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002720:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	695a      	ldr	r2, [r3, #20]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 0201 	bic.w	r2, r2, #1
 8002730:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2220      	movs	r2, #32
 8002736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2220      	movs	r2, #32
 800273e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e00f      	b.n	800276e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	4013      	ands	r3, r2
 8002758:	68ba      	ldr	r2, [r7, #8]
 800275a:	429a      	cmp	r2, r3
 800275c:	bf0c      	ite	eq
 800275e:	2301      	moveq	r3, #1
 8002760:	2300      	movne	r3, #0
 8002762:	b2db      	uxtb	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	429a      	cmp	r2, r3
 800276a:	d0c3      	beq.n	80026f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689a      	ldr	r2, [r3, #8]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80027b2:	f023 030c 	bic.w	r3, r3, #12
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	68b9      	ldr	r1, [r7, #8]
 80027bc:	430b      	orrs	r3, r1
 80027be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699a      	ldr	r2, [r3, #24]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a2c      	ldr	r2, [pc, #176]	; (800288c <UART_SetConfig+0x114>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d103      	bne.n	80027e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80027e0:	f7ff fa8a 	bl	8001cf8 <HAL_RCC_GetPCLK2Freq>
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	e002      	b.n	80027ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80027e8:	f7ff fa72 	bl	8001cd0 <HAL_RCC_GetPCLK1Freq>
 80027ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	4613      	mov	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	009a      	lsls	r2, r3, #2
 80027f8:	441a      	add	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	fbb2 f3f3 	udiv	r3, r2, r3
 8002804:	4a22      	ldr	r2, [pc, #136]	; (8002890 <UART_SetConfig+0x118>)
 8002806:	fba2 2303 	umull	r2, r3, r2, r3
 800280a:	095b      	lsrs	r3, r3, #5
 800280c:	0119      	lsls	r1, r3, #4
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	009a      	lsls	r2, r3, #2
 8002818:	441a      	add	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	fbb2 f2f3 	udiv	r2, r2, r3
 8002824:	4b1a      	ldr	r3, [pc, #104]	; (8002890 <UART_SetConfig+0x118>)
 8002826:	fba3 0302 	umull	r0, r3, r3, r2
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2064      	movs	r0, #100	; 0x64
 800282e:	fb00 f303 	mul.w	r3, r0, r3
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	011b      	lsls	r3, r3, #4
 8002836:	3332      	adds	r3, #50	; 0x32
 8002838:	4a15      	ldr	r2, [pc, #84]	; (8002890 <UART_SetConfig+0x118>)
 800283a:	fba2 2303 	umull	r2, r3, r2, r3
 800283e:	095b      	lsrs	r3, r3, #5
 8002840:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002844:	4419      	add	r1, r3
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	009a      	lsls	r2, r3, #2
 8002850:	441a      	add	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	fbb2 f2f3 	udiv	r2, r2, r3
 800285c:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <UART_SetConfig+0x118>)
 800285e:	fba3 0302 	umull	r0, r3, r3, r2
 8002862:	095b      	lsrs	r3, r3, #5
 8002864:	2064      	movs	r0, #100	; 0x64
 8002866:	fb00 f303 	mul.w	r3, r0, r3
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	3332      	adds	r3, #50	; 0x32
 8002870:	4a07      	ldr	r2, [pc, #28]	; (8002890 <UART_SetConfig+0x118>)
 8002872:	fba2 2303 	umull	r2, r3, r2, r3
 8002876:	095b      	lsrs	r3, r3, #5
 8002878:	f003 020f 	and.w	r2, r3, #15
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	440a      	add	r2, r1
 8002882:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002884:	bf00      	nop
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40013800 	.word	0x40013800
 8002890:	51eb851f 	.word	0x51eb851f

08002894 <__errno>:
 8002894:	4b01      	ldr	r3, [pc, #4]	; (800289c <__errno+0x8>)
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	20000038 	.word	0x20000038

080028a0 <__libc_init_array>:
 80028a0:	b570      	push	{r4, r5, r6, lr}
 80028a2:	2600      	movs	r6, #0
 80028a4:	4d0c      	ldr	r5, [pc, #48]	; (80028d8 <__libc_init_array+0x38>)
 80028a6:	4c0d      	ldr	r4, [pc, #52]	; (80028dc <__libc_init_array+0x3c>)
 80028a8:	1b64      	subs	r4, r4, r5
 80028aa:	10a4      	asrs	r4, r4, #2
 80028ac:	42a6      	cmp	r6, r4
 80028ae:	d109      	bne.n	80028c4 <__libc_init_array+0x24>
 80028b0:	f000 fc9c 	bl	80031ec <_init>
 80028b4:	2600      	movs	r6, #0
 80028b6:	4d0a      	ldr	r5, [pc, #40]	; (80028e0 <__libc_init_array+0x40>)
 80028b8:	4c0a      	ldr	r4, [pc, #40]	; (80028e4 <__libc_init_array+0x44>)
 80028ba:	1b64      	subs	r4, r4, r5
 80028bc:	10a4      	asrs	r4, r4, #2
 80028be:	42a6      	cmp	r6, r4
 80028c0:	d105      	bne.n	80028ce <__libc_init_array+0x2e>
 80028c2:	bd70      	pop	{r4, r5, r6, pc}
 80028c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80028c8:	4798      	blx	r3
 80028ca:	3601      	adds	r6, #1
 80028cc:	e7ee      	b.n	80028ac <__libc_init_array+0xc>
 80028ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80028d2:	4798      	blx	r3
 80028d4:	3601      	adds	r6, #1
 80028d6:	e7f2      	b.n	80028be <__libc_init_array+0x1e>
 80028d8:	08003268 	.word	0x08003268
 80028dc:	08003268 	.word	0x08003268
 80028e0:	08003268 	.word	0x08003268
 80028e4:	0800326c 	.word	0x0800326c

080028e8 <memset>:
 80028e8:	4603      	mov	r3, r0
 80028ea:	4402      	add	r2, r0
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d100      	bne.n	80028f2 <memset+0xa>
 80028f0:	4770      	bx	lr
 80028f2:	f803 1b01 	strb.w	r1, [r3], #1
 80028f6:	e7f9      	b.n	80028ec <memset+0x4>

080028f8 <siprintf>:
 80028f8:	b40e      	push	{r1, r2, r3}
 80028fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80028fe:	b500      	push	{lr}
 8002900:	b09c      	sub	sp, #112	; 0x70
 8002902:	ab1d      	add	r3, sp, #116	; 0x74
 8002904:	9002      	str	r0, [sp, #8]
 8002906:	9006      	str	r0, [sp, #24]
 8002908:	9107      	str	r1, [sp, #28]
 800290a:	9104      	str	r1, [sp, #16]
 800290c:	4808      	ldr	r0, [pc, #32]	; (8002930 <siprintf+0x38>)
 800290e:	4909      	ldr	r1, [pc, #36]	; (8002934 <siprintf+0x3c>)
 8002910:	f853 2b04 	ldr.w	r2, [r3], #4
 8002914:	9105      	str	r1, [sp, #20]
 8002916:	6800      	ldr	r0, [r0, #0]
 8002918:	a902      	add	r1, sp, #8
 800291a:	9301      	str	r3, [sp, #4]
 800291c:	f000 f868 	bl	80029f0 <_svfiprintf_r>
 8002920:	2200      	movs	r2, #0
 8002922:	9b02      	ldr	r3, [sp, #8]
 8002924:	701a      	strb	r2, [r3, #0]
 8002926:	b01c      	add	sp, #112	; 0x70
 8002928:	f85d eb04 	ldr.w	lr, [sp], #4
 800292c:	b003      	add	sp, #12
 800292e:	4770      	bx	lr
 8002930:	20000038 	.word	0x20000038
 8002934:	ffff0208 	.word	0xffff0208

08002938 <__ssputs_r>:
 8002938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800293c:	688e      	ldr	r6, [r1, #8]
 800293e:	4682      	mov	sl, r0
 8002940:	429e      	cmp	r6, r3
 8002942:	460c      	mov	r4, r1
 8002944:	4690      	mov	r8, r2
 8002946:	461f      	mov	r7, r3
 8002948:	d838      	bhi.n	80029bc <__ssputs_r+0x84>
 800294a:	898a      	ldrh	r2, [r1, #12]
 800294c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002950:	d032      	beq.n	80029b8 <__ssputs_r+0x80>
 8002952:	6825      	ldr	r5, [r4, #0]
 8002954:	6909      	ldr	r1, [r1, #16]
 8002956:	3301      	adds	r3, #1
 8002958:	eba5 0901 	sub.w	r9, r5, r1
 800295c:	6965      	ldr	r5, [r4, #20]
 800295e:	444b      	add	r3, r9
 8002960:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002964:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002968:	106d      	asrs	r5, r5, #1
 800296a:	429d      	cmp	r5, r3
 800296c:	bf38      	it	cc
 800296e:	461d      	movcc	r5, r3
 8002970:	0553      	lsls	r3, r2, #21
 8002972:	d531      	bpl.n	80029d8 <__ssputs_r+0xa0>
 8002974:	4629      	mov	r1, r5
 8002976:	f000 fb6f 	bl	8003058 <_malloc_r>
 800297a:	4606      	mov	r6, r0
 800297c:	b950      	cbnz	r0, 8002994 <__ssputs_r+0x5c>
 800297e:	230c      	movs	r3, #12
 8002980:	f04f 30ff 	mov.w	r0, #4294967295
 8002984:	f8ca 3000 	str.w	r3, [sl]
 8002988:	89a3      	ldrh	r3, [r4, #12]
 800298a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800298e:	81a3      	strh	r3, [r4, #12]
 8002990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002994:	464a      	mov	r2, r9
 8002996:	6921      	ldr	r1, [r4, #16]
 8002998:	f000 face 	bl	8002f38 <memcpy>
 800299c:	89a3      	ldrh	r3, [r4, #12]
 800299e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80029a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029a6:	81a3      	strh	r3, [r4, #12]
 80029a8:	6126      	str	r6, [r4, #16]
 80029aa:	444e      	add	r6, r9
 80029ac:	6026      	str	r6, [r4, #0]
 80029ae:	463e      	mov	r6, r7
 80029b0:	6165      	str	r5, [r4, #20]
 80029b2:	eba5 0509 	sub.w	r5, r5, r9
 80029b6:	60a5      	str	r5, [r4, #8]
 80029b8:	42be      	cmp	r6, r7
 80029ba:	d900      	bls.n	80029be <__ssputs_r+0x86>
 80029bc:	463e      	mov	r6, r7
 80029be:	4632      	mov	r2, r6
 80029c0:	4641      	mov	r1, r8
 80029c2:	6820      	ldr	r0, [r4, #0]
 80029c4:	f000 fac6 	bl	8002f54 <memmove>
 80029c8:	68a3      	ldr	r3, [r4, #8]
 80029ca:	2000      	movs	r0, #0
 80029cc:	1b9b      	subs	r3, r3, r6
 80029ce:	60a3      	str	r3, [r4, #8]
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	4433      	add	r3, r6
 80029d4:	6023      	str	r3, [r4, #0]
 80029d6:	e7db      	b.n	8002990 <__ssputs_r+0x58>
 80029d8:	462a      	mov	r2, r5
 80029da:	f000 fbb1 	bl	8003140 <_realloc_r>
 80029de:	4606      	mov	r6, r0
 80029e0:	2800      	cmp	r0, #0
 80029e2:	d1e1      	bne.n	80029a8 <__ssputs_r+0x70>
 80029e4:	4650      	mov	r0, sl
 80029e6:	6921      	ldr	r1, [r4, #16]
 80029e8:	f000 face 	bl	8002f88 <_free_r>
 80029ec:	e7c7      	b.n	800297e <__ssputs_r+0x46>
	...

080029f0 <_svfiprintf_r>:
 80029f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029f4:	4698      	mov	r8, r3
 80029f6:	898b      	ldrh	r3, [r1, #12]
 80029f8:	4607      	mov	r7, r0
 80029fa:	061b      	lsls	r3, r3, #24
 80029fc:	460d      	mov	r5, r1
 80029fe:	4614      	mov	r4, r2
 8002a00:	b09d      	sub	sp, #116	; 0x74
 8002a02:	d50e      	bpl.n	8002a22 <_svfiprintf_r+0x32>
 8002a04:	690b      	ldr	r3, [r1, #16]
 8002a06:	b963      	cbnz	r3, 8002a22 <_svfiprintf_r+0x32>
 8002a08:	2140      	movs	r1, #64	; 0x40
 8002a0a:	f000 fb25 	bl	8003058 <_malloc_r>
 8002a0e:	6028      	str	r0, [r5, #0]
 8002a10:	6128      	str	r0, [r5, #16]
 8002a12:	b920      	cbnz	r0, 8002a1e <_svfiprintf_r+0x2e>
 8002a14:	230c      	movs	r3, #12
 8002a16:	603b      	str	r3, [r7, #0]
 8002a18:	f04f 30ff 	mov.w	r0, #4294967295
 8002a1c:	e0d1      	b.n	8002bc2 <_svfiprintf_r+0x1d2>
 8002a1e:	2340      	movs	r3, #64	; 0x40
 8002a20:	616b      	str	r3, [r5, #20]
 8002a22:	2300      	movs	r3, #0
 8002a24:	9309      	str	r3, [sp, #36]	; 0x24
 8002a26:	2320      	movs	r3, #32
 8002a28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a2c:	2330      	movs	r3, #48	; 0x30
 8002a2e:	f04f 0901 	mov.w	r9, #1
 8002a32:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a36:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002bdc <_svfiprintf_r+0x1ec>
 8002a3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a3e:	4623      	mov	r3, r4
 8002a40:	469a      	mov	sl, r3
 8002a42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a46:	b10a      	cbz	r2, 8002a4c <_svfiprintf_r+0x5c>
 8002a48:	2a25      	cmp	r2, #37	; 0x25
 8002a4a:	d1f9      	bne.n	8002a40 <_svfiprintf_r+0x50>
 8002a4c:	ebba 0b04 	subs.w	fp, sl, r4
 8002a50:	d00b      	beq.n	8002a6a <_svfiprintf_r+0x7a>
 8002a52:	465b      	mov	r3, fp
 8002a54:	4622      	mov	r2, r4
 8002a56:	4629      	mov	r1, r5
 8002a58:	4638      	mov	r0, r7
 8002a5a:	f7ff ff6d 	bl	8002938 <__ssputs_r>
 8002a5e:	3001      	adds	r0, #1
 8002a60:	f000 80aa 	beq.w	8002bb8 <_svfiprintf_r+0x1c8>
 8002a64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a66:	445a      	add	r2, fp
 8002a68:	9209      	str	r2, [sp, #36]	; 0x24
 8002a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 80a2 	beq.w	8002bb8 <_svfiprintf_r+0x1c8>
 8002a74:	2300      	movs	r3, #0
 8002a76:	f04f 32ff 	mov.w	r2, #4294967295
 8002a7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a7e:	f10a 0a01 	add.w	sl, sl, #1
 8002a82:	9304      	str	r3, [sp, #16]
 8002a84:	9307      	str	r3, [sp, #28]
 8002a86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a8a:	931a      	str	r3, [sp, #104]	; 0x68
 8002a8c:	4654      	mov	r4, sl
 8002a8e:	2205      	movs	r2, #5
 8002a90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a94:	4851      	ldr	r0, [pc, #324]	; (8002bdc <_svfiprintf_r+0x1ec>)
 8002a96:	f000 fa41 	bl	8002f1c <memchr>
 8002a9a:	9a04      	ldr	r2, [sp, #16]
 8002a9c:	b9d8      	cbnz	r0, 8002ad6 <_svfiprintf_r+0xe6>
 8002a9e:	06d0      	lsls	r0, r2, #27
 8002aa0:	bf44      	itt	mi
 8002aa2:	2320      	movmi	r3, #32
 8002aa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002aa8:	0711      	lsls	r1, r2, #28
 8002aaa:	bf44      	itt	mi
 8002aac:	232b      	movmi	r3, #43	; 0x2b
 8002aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ab2:	f89a 3000 	ldrb.w	r3, [sl]
 8002ab6:	2b2a      	cmp	r3, #42	; 0x2a
 8002ab8:	d015      	beq.n	8002ae6 <_svfiprintf_r+0xf6>
 8002aba:	4654      	mov	r4, sl
 8002abc:	2000      	movs	r0, #0
 8002abe:	f04f 0c0a 	mov.w	ip, #10
 8002ac2:	9a07      	ldr	r2, [sp, #28]
 8002ac4:	4621      	mov	r1, r4
 8002ac6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002aca:	3b30      	subs	r3, #48	; 0x30
 8002acc:	2b09      	cmp	r3, #9
 8002ace:	d94e      	bls.n	8002b6e <_svfiprintf_r+0x17e>
 8002ad0:	b1b0      	cbz	r0, 8002b00 <_svfiprintf_r+0x110>
 8002ad2:	9207      	str	r2, [sp, #28]
 8002ad4:	e014      	b.n	8002b00 <_svfiprintf_r+0x110>
 8002ad6:	eba0 0308 	sub.w	r3, r0, r8
 8002ada:	fa09 f303 	lsl.w	r3, r9, r3
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	46a2      	mov	sl, r4
 8002ae2:	9304      	str	r3, [sp, #16]
 8002ae4:	e7d2      	b.n	8002a8c <_svfiprintf_r+0x9c>
 8002ae6:	9b03      	ldr	r3, [sp, #12]
 8002ae8:	1d19      	adds	r1, r3, #4
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	9103      	str	r1, [sp, #12]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	bfbb      	ittet	lt
 8002af2:	425b      	neglt	r3, r3
 8002af4:	f042 0202 	orrlt.w	r2, r2, #2
 8002af8:	9307      	strge	r3, [sp, #28]
 8002afa:	9307      	strlt	r3, [sp, #28]
 8002afc:	bfb8      	it	lt
 8002afe:	9204      	strlt	r2, [sp, #16]
 8002b00:	7823      	ldrb	r3, [r4, #0]
 8002b02:	2b2e      	cmp	r3, #46	; 0x2e
 8002b04:	d10c      	bne.n	8002b20 <_svfiprintf_r+0x130>
 8002b06:	7863      	ldrb	r3, [r4, #1]
 8002b08:	2b2a      	cmp	r3, #42	; 0x2a
 8002b0a:	d135      	bne.n	8002b78 <_svfiprintf_r+0x188>
 8002b0c:	9b03      	ldr	r3, [sp, #12]
 8002b0e:	3402      	adds	r4, #2
 8002b10:	1d1a      	adds	r2, r3, #4
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	9203      	str	r2, [sp, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	bfb8      	it	lt
 8002b1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b1e:	9305      	str	r3, [sp, #20]
 8002b20:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002be0 <_svfiprintf_r+0x1f0>
 8002b24:	2203      	movs	r2, #3
 8002b26:	4650      	mov	r0, sl
 8002b28:	7821      	ldrb	r1, [r4, #0]
 8002b2a:	f000 f9f7 	bl	8002f1c <memchr>
 8002b2e:	b140      	cbz	r0, 8002b42 <_svfiprintf_r+0x152>
 8002b30:	2340      	movs	r3, #64	; 0x40
 8002b32:	eba0 000a 	sub.w	r0, r0, sl
 8002b36:	fa03 f000 	lsl.w	r0, r3, r0
 8002b3a:	9b04      	ldr	r3, [sp, #16]
 8002b3c:	3401      	adds	r4, #1
 8002b3e:	4303      	orrs	r3, r0
 8002b40:	9304      	str	r3, [sp, #16]
 8002b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b46:	2206      	movs	r2, #6
 8002b48:	4826      	ldr	r0, [pc, #152]	; (8002be4 <_svfiprintf_r+0x1f4>)
 8002b4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b4e:	f000 f9e5 	bl	8002f1c <memchr>
 8002b52:	2800      	cmp	r0, #0
 8002b54:	d038      	beq.n	8002bc8 <_svfiprintf_r+0x1d8>
 8002b56:	4b24      	ldr	r3, [pc, #144]	; (8002be8 <_svfiprintf_r+0x1f8>)
 8002b58:	bb1b      	cbnz	r3, 8002ba2 <_svfiprintf_r+0x1b2>
 8002b5a:	9b03      	ldr	r3, [sp, #12]
 8002b5c:	3307      	adds	r3, #7
 8002b5e:	f023 0307 	bic.w	r3, r3, #7
 8002b62:	3308      	adds	r3, #8
 8002b64:	9303      	str	r3, [sp, #12]
 8002b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b68:	4433      	add	r3, r6
 8002b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8002b6c:	e767      	b.n	8002a3e <_svfiprintf_r+0x4e>
 8002b6e:	460c      	mov	r4, r1
 8002b70:	2001      	movs	r0, #1
 8002b72:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b76:	e7a5      	b.n	8002ac4 <_svfiprintf_r+0xd4>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f04f 0c0a 	mov.w	ip, #10
 8002b7e:	4619      	mov	r1, r3
 8002b80:	3401      	adds	r4, #1
 8002b82:	9305      	str	r3, [sp, #20]
 8002b84:	4620      	mov	r0, r4
 8002b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b8a:	3a30      	subs	r2, #48	; 0x30
 8002b8c:	2a09      	cmp	r2, #9
 8002b8e:	d903      	bls.n	8002b98 <_svfiprintf_r+0x1a8>
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0c5      	beq.n	8002b20 <_svfiprintf_r+0x130>
 8002b94:	9105      	str	r1, [sp, #20]
 8002b96:	e7c3      	b.n	8002b20 <_svfiprintf_r+0x130>
 8002b98:	4604      	mov	r4, r0
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ba0:	e7f0      	b.n	8002b84 <_svfiprintf_r+0x194>
 8002ba2:	ab03      	add	r3, sp, #12
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	462a      	mov	r2, r5
 8002ba8:	4638      	mov	r0, r7
 8002baa:	4b10      	ldr	r3, [pc, #64]	; (8002bec <_svfiprintf_r+0x1fc>)
 8002bac:	a904      	add	r1, sp, #16
 8002bae:	f3af 8000 	nop.w
 8002bb2:	1c42      	adds	r2, r0, #1
 8002bb4:	4606      	mov	r6, r0
 8002bb6:	d1d6      	bne.n	8002b66 <_svfiprintf_r+0x176>
 8002bb8:	89ab      	ldrh	r3, [r5, #12]
 8002bba:	065b      	lsls	r3, r3, #25
 8002bbc:	f53f af2c 	bmi.w	8002a18 <_svfiprintf_r+0x28>
 8002bc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002bc2:	b01d      	add	sp, #116	; 0x74
 8002bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bc8:	ab03      	add	r3, sp, #12
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	462a      	mov	r2, r5
 8002bce:	4638      	mov	r0, r7
 8002bd0:	4b06      	ldr	r3, [pc, #24]	; (8002bec <_svfiprintf_r+0x1fc>)
 8002bd2:	a904      	add	r1, sp, #16
 8002bd4:	f000 f87c 	bl	8002cd0 <_printf_i>
 8002bd8:	e7eb      	b.n	8002bb2 <_svfiprintf_r+0x1c2>
 8002bda:	bf00      	nop
 8002bdc:	08003234 	.word	0x08003234
 8002be0:	0800323a 	.word	0x0800323a
 8002be4:	0800323e 	.word	0x0800323e
 8002be8:	00000000 	.word	0x00000000
 8002bec:	08002939 	.word	0x08002939

08002bf0 <_printf_common>:
 8002bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bf4:	4616      	mov	r6, r2
 8002bf6:	4699      	mov	r9, r3
 8002bf8:	688a      	ldr	r2, [r1, #8]
 8002bfa:	690b      	ldr	r3, [r1, #16]
 8002bfc:	4607      	mov	r7, r0
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	bfb8      	it	lt
 8002c02:	4613      	movlt	r3, r2
 8002c04:	6033      	str	r3, [r6, #0]
 8002c06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c0a:	460c      	mov	r4, r1
 8002c0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c10:	b10a      	cbz	r2, 8002c16 <_printf_common+0x26>
 8002c12:	3301      	adds	r3, #1
 8002c14:	6033      	str	r3, [r6, #0]
 8002c16:	6823      	ldr	r3, [r4, #0]
 8002c18:	0699      	lsls	r1, r3, #26
 8002c1a:	bf42      	ittt	mi
 8002c1c:	6833      	ldrmi	r3, [r6, #0]
 8002c1e:	3302      	addmi	r3, #2
 8002c20:	6033      	strmi	r3, [r6, #0]
 8002c22:	6825      	ldr	r5, [r4, #0]
 8002c24:	f015 0506 	ands.w	r5, r5, #6
 8002c28:	d106      	bne.n	8002c38 <_printf_common+0x48>
 8002c2a:	f104 0a19 	add.w	sl, r4, #25
 8002c2e:	68e3      	ldr	r3, [r4, #12]
 8002c30:	6832      	ldr	r2, [r6, #0]
 8002c32:	1a9b      	subs	r3, r3, r2
 8002c34:	42ab      	cmp	r3, r5
 8002c36:	dc28      	bgt.n	8002c8a <_printf_common+0x9a>
 8002c38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c3c:	1e13      	subs	r3, r2, #0
 8002c3e:	6822      	ldr	r2, [r4, #0]
 8002c40:	bf18      	it	ne
 8002c42:	2301      	movne	r3, #1
 8002c44:	0692      	lsls	r2, r2, #26
 8002c46:	d42d      	bmi.n	8002ca4 <_printf_common+0xb4>
 8002c48:	4649      	mov	r1, r9
 8002c4a:	4638      	mov	r0, r7
 8002c4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c50:	47c0      	blx	r8
 8002c52:	3001      	adds	r0, #1
 8002c54:	d020      	beq.n	8002c98 <_printf_common+0xa8>
 8002c56:	6823      	ldr	r3, [r4, #0]
 8002c58:	68e5      	ldr	r5, [r4, #12]
 8002c5a:	f003 0306 	and.w	r3, r3, #6
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	bf18      	it	ne
 8002c62:	2500      	movne	r5, #0
 8002c64:	6832      	ldr	r2, [r6, #0]
 8002c66:	f04f 0600 	mov.w	r6, #0
 8002c6a:	68a3      	ldr	r3, [r4, #8]
 8002c6c:	bf08      	it	eq
 8002c6e:	1aad      	subeq	r5, r5, r2
 8002c70:	6922      	ldr	r2, [r4, #16]
 8002c72:	bf08      	it	eq
 8002c74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	bfc4      	itt	gt
 8002c7c:	1a9b      	subgt	r3, r3, r2
 8002c7e:	18ed      	addgt	r5, r5, r3
 8002c80:	341a      	adds	r4, #26
 8002c82:	42b5      	cmp	r5, r6
 8002c84:	d11a      	bne.n	8002cbc <_printf_common+0xcc>
 8002c86:	2000      	movs	r0, #0
 8002c88:	e008      	b.n	8002c9c <_printf_common+0xac>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	4652      	mov	r2, sl
 8002c8e:	4649      	mov	r1, r9
 8002c90:	4638      	mov	r0, r7
 8002c92:	47c0      	blx	r8
 8002c94:	3001      	adds	r0, #1
 8002c96:	d103      	bne.n	8002ca0 <_printf_common+0xb0>
 8002c98:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ca0:	3501      	adds	r5, #1
 8002ca2:	e7c4      	b.n	8002c2e <_printf_common+0x3e>
 8002ca4:	2030      	movs	r0, #48	; 0x30
 8002ca6:	18e1      	adds	r1, r4, r3
 8002ca8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cac:	1c5a      	adds	r2, r3, #1
 8002cae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cb2:	4422      	add	r2, r4
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002cba:	e7c5      	b.n	8002c48 <_printf_common+0x58>
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	4622      	mov	r2, r4
 8002cc0:	4649      	mov	r1, r9
 8002cc2:	4638      	mov	r0, r7
 8002cc4:	47c0      	blx	r8
 8002cc6:	3001      	adds	r0, #1
 8002cc8:	d0e6      	beq.n	8002c98 <_printf_common+0xa8>
 8002cca:	3601      	adds	r6, #1
 8002ccc:	e7d9      	b.n	8002c82 <_printf_common+0x92>
	...

08002cd0 <_printf_i>:
 8002cd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cd4:	7e0f      	ldrb	r7, [r1, #24]
 8002cd6:	4691      	mov	r9, r2
 8002cd8:	2f78      	cmp	r7, #120	; 0x78
 8002cda:	4680      	mov	r8, r0
 8002cdc:	460c      	mov	r4, r1
 8002cde:	469a      	mov	sl, r3
 8002ce0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002ce2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002ce6:	d807      	bhi.n	8002cf8 <_printf_i+0x28>
 8002ce8:	2f62      	cmp	r7, #98	; 0x62
 8002cea:	d80a      	bhi.n	8002d02 <_printf_i+0x32>
 8002cec:	2f00      	cmp	r7, #0
 8002cee:	f000 80d9 	beq.w	8002ea4 <_printf_i+0x1d4>
 8002cf2:	2f58      	cmp	r7, #88	; 0x58
 8002cf4:	f000 80a4 	beq.w	8002e40 <_printf_i+0x170>
 8002cf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002cfc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d00:	e03a      	b.n	8002d78 <_printf_i+0xa8>
 8002d02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d06:	2b15      	cmp	r3, #21
 8002d08:	d8f6      	bhi.n	8002cf8 <_printf_i+0x28>
 8002d0a:	a101      	add	r1, pc, #4	; (adr r1, 8002d10 <_printf_i+0x40>)
 8002d0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d10:	08002d69 	.word	0x08002d69
 8002d14:	08002d7d 	.word	0x08002d7d
 8002d18:	08002cf9 	.word	0x08002cf9
 8002d1c:	08002cf9 	.word	0x08002cf9
 8002d20:	08002cf9 	.word	0x08002cf9
 8002d24:	08002cf9 	.word	0x08002cf9
 8002d28:	08002d7d 	.word	0x08002d7d
 8002d2c:	08002cf9 	.word	0x08002cf9
 8002d30:	08002cf9 	.word	0x08002cf9
 8002d34:	08002cf9 	.word	0x08002cf9
 8002d38:	08002cf9 	.word	0x08002cf9
 8002d3c:	08002e8b 	.word	0x08002e8b
 8002d40:	08002dad 	.word	0x08002dad
 8002d44:	08002e6d 	.word	0x08002e6d
 8002d48:	08002cf9 	.word	0x08002cf9
 8002d4c:	08002cf9 	.word	0x08002cf9
 8002d50:	08002ead 	.word	0x08002ead
 8002d54:	08002cf9 	.word	0x08002cf9
 8002d58:	08002dad 	.word	0x08002dad
 8002d5c:	08002cf9 	.word	0x08002cf9
 8002d60:	08002cf9 	.word	0x08002cf9
 8002d64:	08002e75 	.word	0x08002e75
 8002d68:	682b      	ldr	r3, [r5, #0]
 8002d6a:	1d1a      	adds	r2, r3, #4
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	602a      	str	r2, [r5, #0]
 8002d70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e0a4      	b.n	8002ec6 <_printf_i+0x1f6>
 8002d7c:	6820      	ldr	r0, [r4, #0]
 8002d7e:	6829      	ldr	r1, [r5, #0]
 8002d80:	0606      	lsls	r6, r0, #24
 8002d82:	f101 0304 	add.w	r3, r1, #4
 8002d86:	d50a      	bpl.n	8002d9e <_printf_i+0xce>
 8002d88:	680e      	ldr	r6, [r1, #0]
 8002d8a:	602b      	str	r3, [r5, #0]
 8002d8c:	2e00      	cmp	r6, #0
 8002d8e:	da03      	bge.n	8002d98 <_printf_i+0xc8>
 8002d90:	232d      	movs	r3, #45	; 0x2d
 8002d92:	4276      	negs	r6, r6
 8002d94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d98:	230a      	movs	r3, #10
 8002d9a:	485e      	ldr	r0, [pc, #376]	; (8002f14 <_printf_i+0x244>)
 8002d9c:	e019      	b.n	8002dd2 <_printf_i+0x102>
 8002d9e:	680e      	ldr	r6, [r1, #0]
 8002da0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002da4:	602b      	str	r3, [r5, #0]
 8002da6:	bf18      	it	ne
 8002da8:	b236      	sxthne	r6, r6
 8002daa:	e7ef      	b.n	8002d8c <_printf_i+0xbc>
 8002dac:	682b      	ldr	r3, [r5, #0]
 8002dae:	6820      	ldr	r0, [r4, #0]
 8002db0:	1d19      	adds	r1, r3, #4
 8002db2:	6029      	str	r1, [r5, #0]
 8002db4:	0601      	lsls	r1, r0, #24
 8002db6:	d501      	bpl.n	8002dbc <_printf_i+0xec>
 8002db8:	681e      	ldr	r6, [r3, #0]
 8002dba:	e002      	b.n	8002dc2 <_printf_i+0xf2>
 8002dbc:	0646      	lsls	r6, r0, #25
 8002dbe:	d5fb      	bpl.n	8002db8 <_printf_i+0xe8>
 8002dc0:	881e      	ldrh	r6, [r3, #0]
 8002dc2:	2f6f      	cmp	r7, #111	; 0x6f
 8002dc4:	bf0c      	ite	eq
 8002dc6:	2308      	moveq	r3, #8
 8002dc8:	230a      	movne	r3, #10
 8002dca:	4852      	ldr	r0, [pc, #328]	; (8002f14 <_printf_i+0x244>)
 8002dcc:	2100      	movs	r1, #0
 8002dce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002dd2:	6865      	ldr	r5, [r4, #4]
 8002dd4:	2d00      	cmp	r5, #0
 8002dd6:	bfa8      	it	ge
 8002dd8:	6821      	ldrge	r1, [r4, #0]
 8002dda:	60a5      	str	r5, [r4, #8]
 8002ddc:	bfa4      	itt	ge
 8002dde:	f021 0104 	bicge.w	r1, r1, #4
 8002de2:	6021      	strge	r1, [r4, #0]
 8002de4:	b90e      	cbnz	r6, 8002dea <_printf_i+0x11a>
 8002de6:	2d00      	cmp	r5, #0
 8002de8:	d04d      	beq.n	8002e86 <_printf_i+0x1b6>
 8002dea:	4615      	mov	r5, r2
 8002dec:	fbb6 f1f3 	udiv	r1, r6, r3
 8002df0:	fb03 6711 	mls	r7, r3, r1, r6
 8002df4:	5dc7      	ldrb	r7, [r0, r7]
 8002df6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002dfa:	4637      	mov	r7, r6
 8002dfc:	42bb      	cmp	r3, r7
 8002dfe:	460e      	mov	r6, r1
 8002e00:	d9f4      	bls.n	8002dec <_printf_i+0x11c>
 8002e02:	2b08      	cmp	r3, #8
 8002e04:	d10b      	bne.n	8002e1e <_printf_i+0x14e>
 8002e06:	6823      	ldr	r3, [r4, #0]
 8002e08:	07de      	lsls	r6, r3, #31
 8002e0a:	d508      	bpl.n	8002e1e <_printf_i+0x14e>
 8002e0c:	6923      	ldr	r3, [r4, #16]
 8002e0e:	6861      	ldr	r1, [r4, #4]
 8002e10:	4299      	cmp	r1, r3
 8002e12:	bfde      	ittt	le
 8002e14:	2330      	movle	r3, #48	; 0x30
 8002e16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e1e:	1b52      	subs	r2, r2, r5
 8002e20:	6122      	str	r2, [r4, #16]
 8002e22:	464b      	mov	r3, r9
 8002e24:	4621      	mov	r1, r4
 8002e26:	4640      	mov	r0, r8
 8002e28:	f8cd a000 	str.w	sl, [sp]
 8002e2c:	aa03      	add	r2, sp, #12
 8002e2e:	f7ff fedf 	bl	8002bf0 <_printf_common>
 8002e32:	3001      	adds	r0, #1
 8002e34:	d14c      	bne.n	8002ed0 <_printf_i+0x200>
 8002e36:	f04f 30ff 	mov.w	r0, #4294967295
 8002e3a:	b004      	add	sp, #16
 8002e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e40:	4834      	ldr	r0, [pc, #208]	; (8002f14 <_printf_i+0x244>)
 8002e42:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002e46:	6829      	ldr	r1, [r5, #0]
 8002e48:	6823      	ldr	r3, [r4, #0]
 8002e4a:	f851 6b04 	ldr.w	r6, [r1], #4
 8002e4e:	6029      	str	r1, [r5, #0]
 8002e50:	061d      	lsls	r5, r3, #24
 8002e52:	d514      	bpl.n	8002e7e <_printf_i+0x1ae>
 8002e54:	07df      	lsls	r7, r3, #31
 8002e56:	bf44      	itt	mi
 8002e58:	f043 0320 	orrmi.w	r3, r3, #32
 8002e5c:	6023      	strmi	r3, [r4, #0]
 8002e5e:	b91e      	cbnz	r6, 8002e68 <_printf_i+0x198>
 8002e60:	6823      	ldr	r3, [r4, #0]
 8002e62:	f023 0320 	bic.w	r3, r3, #32
 8002e66:	6023      	str	r3, [r4, #0]
 8002e68:	2310      	movs	r3, #16
 8002e6a:	e7af      	b.n	8002dcc <_printf_i+0xfc>
 8002e6c:	6823      	ldr	r3, [r4, #0]
 8002e6e:	f043 0320 	orr.w	r3, r3, #32
 8002e72:	6023      	str	r3, [r4, #0]
 8002e74:	2378      	movs	r3, #120	; 0x78
 8002e76:	4828      	ldr	r0, [pc, #160]	; (8002f18 <_printf_i+0x248>)
 8002e78:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e7c:	e7e3      	b.n	8002e46 <_printf_i+0x176>
 8002e7e:	0659      	lsls	r1, r3, #25
 8002e80:	bf48      	it	mi
 8002e82:	b2b6      	uxthmi	r6, r6
 8002e84:	e7e6      	b.n	8002e54 <_printf_i+0x184>
 8002e86:	4615      	mov	r5, r2
 8002e88:	e7bb      	b.n	8002e02 <_printf_i+0x132>
 8002e8a:	682b      	ldr	r3, [r5, #0]
 8002e8c:	6826      	ldr	r6, [r4, #0]
 8002e8e:	1d18      	adds	r0, r3, #4
 8002e90:	6961      	ldr	r1, [r4, #20]
 8002e92:	6028      	str	r0, [r5, #0]
 8002e94:	0635      	lsls	r5, r6, #24
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	d501      	bpl.n	8002e9e <_printf_i+0x1ce>
 8002e9a:	6019      	str	r1, [r3, #0]
 8002e9c:	e002      	b.n	8002ea4 <_printf_i+0x1d4>
 8002e9e:	0670      	lsls	r0, r6, #25
 8002ea0:	d5fb      	bpl.n	8002e9a <_printf_i+0x1ca>
 8002ea2:	8019      	strh	r1, [r3, #0]
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	4615      	mov	r5, r2
 8002ea8:	6123      	str	r3, [r4, #16]
 8002eaa:	e7ba      	b.n	8002e22 <_printf_i+0x152>
 8002eac:	682b      	ldr	r3, [r5, #0]
 8002eae:	2100      	movs	r1, #0
 8002eb0:	1d1a      	adds	r2, r3, #4
 8002eb2:	602a      	str	r2, [r5, #0]
 8002eb4:	681d      	ldr	r5, [r3, #0]
 8002eb6:	6862      	ldr	r2, [r4, #4]
 8002eb8:	4628      	mov	r0, r5
 8002eba:	f000 f82f 	bl	8002f1c <memchr>
 8002ebe:	b108      	cbz	r0, 8002ec4 <_printf_i+0x1f4>
 8002ec0:	1b40      	subs	r0, r0, r5
 8002ec2:	6060      	str	r0, [r4, #4]
 8002ec4:	6863      	ldr	r3, [r4, #4]
 8002ec6:	6123      	str	r3, [r4, #16]
 8002ec8:	2300      	movs	r3, #0
 8002eca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ece:	e7a8      	b.n	8002e22 <_printf_i+0x152>
 8002ed0:	462a      	mov	r2, r5
 8002ed2:	4649      	mov	r1, r9
 8002ed4:	4640      	mov	r0, r8
 8002ed6:	6923      	ldr	r3, [r4, #16]
 8002ed8:	47d0      	blx	sl
 8002eda:	3001      	adds	r0, #1
 8002edc:	d0ab      	beq.n	8002e36 <_printf_i+0x166>
 8002ede:	6823      	ldr	r3, [r4, #0]
 8002ee0:	079b      	lsls	r3, r3, #30
 8002ee2:	d413      	bmi.n	8002f0c <_printf_i+0x23c>
 8002ee4:	68e0      	ldr	r0, [r4, #12]
 8002ee6:	9b03      	ldr	r3, [sp, #12]
 8002ee8:	4298      	cmp	r0, r3
 8002eea:	bfb8      	it	lt
 8002eec:	4618      	movlt	r0, r3
 8002eee:	e7a4      	b.n	8002e3a <_printf_i+0x16a>
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	4632      	mov	r2, r6
 8002ef4:	4649      	mov	r1, r9
 8002ef6:	4640      	mov	r0, r8
 8002ef8:	47d0      	blx	sl
 8002efa:	3001      	adds	r0, #1
 8002efc:	d09b      	beq.n	8002e36 <_printf_i+0x166>
 8002efe:	3501      	adds	r5, #1
 8002f00:	68e3      	ldr	r3, [r4, #12]
 8002f02:	9903      	ldr	r1, [sp, #12]
 8002f04:	1a5b      	subs	r3, r3, r1
 8002f06:	42ab      	cmp	r3, r5
 8002f08:	dcf2      	bgt.n	8002ef0 <_printf_i+0x220>
 8002f0a:	e7eb      	b.n	8002ee4 <_printf_i+0x214>
 8002f0c:	2500      	movs	r5, #0
 8002f0e:	f104 0619 	add.w	r6, r4, #25
 8002f12:	e7f5      	b.n	8002f00 <_printf_i+0x230>
 8002f14:	08003245 	.word	0x08003245
 8002f18:	08003256 	.word	0x08003256

08002f1c <memchr>:
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	b510      	push	{r4, lr}
 8002f20:	b2c9      	uxtb	r1, r1
 8002f22:	4402      	add	r2, r0
 8002f24:	4293      	cmp	r3, r2
 8002f26:	4618      	mov	r0, r3
 8002f28:	d101      	bne.n	8002f2e <memchr+0x12>
 8002f2a:	2000      	movs	r0, #0
 8002f2c:	e003      	b.n	8002f36 <memchr+0x1a>
 8002f2e:	7804      	ldrb	r4, [r0, #0]
 8002f30:	3301      	adds	r3, #1
 8002f32:	428c      	cmp	r4, r1
 8002f34:	d1f6      	bne.n	8002f24 <memchr+0x8>
 8002f36:	bd10      	pop	{r4, pc}

08002f38 <memcpy>:
 8002f38:	440a      	add	r2, r1
 8002f3a:	4291      	cmp	r1, r2
 8002f3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f40:	d100      	bne.n	8002f44 <memcpy+0xc>
 8002f42:	4770      	bx	lr
 8002f44:	b510      	push	{r4, lr}
 8002f46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f4a:	4291      	cmp	r1, r2
 8002f4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f50:	d1f9      	bne.n	8002f46 <memcpy+0xe>
 8002f52:	bd10      	pop	{r4, pc}

08002f54 <memmove>:
 8002f54:	4288      	cmp	r0, r1
 8002f56:	b510      	push	{r4, lr}
 8002f58:	eb01 0402 	add.w	r4, r1, r2
 8002f5c:	d902      	bls.n	8002f64 <memmove+0x10>
 8002f5e:	4284      	cmp	r4, r0
 8002f60:	4623      	mov	r3, r4
 8002f62:	d807      	bhi.n	8002f74 <memmove+0x20>
 8002f64:	1e43      	subs	r3, r0, #1
 8002f66:	42a1      	cmp	r1, r4
 8002f68:	d008      	beq.n	8002f7c <memmove+0x28>
 8002f6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002f72:	e7f8      	b.n	8002f66 <memmove+0x12>
 8002f74:	4601      	mov	r1, r0
 8002f76:	4402      	add	r2, r0
 8002f78:	428a      	cmp	r2, r1
 8002f7a:	d100      	bne.n	8002f7e <memmove+0x2a>
 8002f7c:	bd10      	pop	{r4, pc}
 8002f7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002f86:	e7f7      	b.n	8002f78 <memmove+0x24>

08002f88 <_free_r>:
 8002f88:	b538      	push	{r3, r4, r5, lr}
 8002f8a:	4605      	mov	r5, r0
 8002f8c:	2900      	cmp	r1, #0
 8002f8e:	d040      	beq.n	8003012 <_free_r+0x8a>
 8002f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f94:	1f0c      	subs	r4, r1, #4
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	bfb8      	it	lt
 8002f9a:	18e4      	addlt	r4, r4, r3
 8002f9c:	f000 f910 	bl	80031c0 <__malloc_lock>
 8002fa0:	4a1c      	ldr	r2, [pc, #112]	; (8003014 <_free_r+0x8c>)
 8002fa2:	6813      	ldr	r3, [r2, #0]
 8002fa4:	b933      	cbnz	r3, 8002fb4 <_free_r+0x2c>
 8002fa6:	6063      	str	r3, [r4, #4]
 8002fa8:	6014      	str	r4, [r2, #0]
 8002faa:	4628      	mov	r0, r5
 8002fac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fb0:	f000 b90c 	b.w	80031cc <__malloc_unlock>
 8002fb4:	42a3      	cmp	r3, r4
 8002fb6:	d908      	bls.n	8002fca <_free_r+0x42>
 8002fb8:	6820      	ldr	r0, [r4, #0]
 8002fba:	1821      	adds	r1, r4, r0
 8002fbc:	428b      	cmp	r3, r1
 8002fbe:	bf01      	itttt	eq
 8002fc0:	6819      	ldreq	r1, [r3, #0]
 8002fc2:	685b      	ldreq	r3, [r3, #4]
 8002fc4:	1809      	addeq	r1, r1, r0
 8002fc6:	6021      	streq	r1, [r4, #0]
 8002fc8:	e7ed      	b.n	8002fa6 <_free_r+0x1e>
 8002fca:	461a      	mov	r2, r3
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	b10b      	cbz	r3, 8002fd4 <_free_r+0x4c>
 8002fd0:	42a3      	cmp	r3, r4
 8002fd2:	d9fa      	bls.n	8002fca <_free_r+0x42>
 8002fd4:	6811      	ldr	r1, [r2, #0]
 8002fd6:	1850      	adds	r0, r2, r1
 8002fd8:	42a0      	cmp	r0, r4
 8002fda:	d10b      	bne.n	8002ff4 <_free_r+0x6c>
 8002fdc:	6820      	ldr	r0, [r4, #0]
 8002fde:	4401      	add	r1, r0
 8002fe0:	1850      	adds	r0, r2, r1
 8002fe2:	4283      	cmp	r3, r0
 8002fe4:	6011      	str	r1, [r2, #0]
 8002fe6:	d1e0      	bne.n	8002faa <_free_r+0x22>
 8002fe8:	6818      	ldr	r0, [r3, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	4401      	add	r1, r0
 8002fee:	6011      	str	r1, [r2, #0]
 8002ff0:	6053      	str	r3, [r2, #4]
 8002ff2:	e7da      	b.n	8002faa <_free_r+0x22>
 8002ff4:	d902      	bls.n	8002ffc <_free_r+0x74>
 8002ff6:	230c      	movs	r3, #12
 8002ff8:	602b      	str	r3, [r5, #0]
 8002ffa:	e7d6      	b.n	8002faa <_free_r+0x22>
 8002ffc:	6820      	ldr	r0, [r4, #0]
 8002ffe:	1821      	adds	r1, r4, r0
 8003000:	428b      	cmp	r3, r1
 8003002:	bf01      	itttt	eq
 8003004:	6819      	ldreq	r1, [r3, #0]
 8003006:	685b      	ldreq	r3, [r3, #4]
 8003008:	1809      	addeq	r1, r1, r0
 800300a:	6021      	streq	r1, [r4, #0]
 800300c:	6063      	str	r3, [r4, #4]
 800300e:	6054      	str	r4, [r2, #4]
 8003010:	e7cb      	b.n	8002faa <_free_r+0x22>
 8003012:	bd38      	pop	{r3, r4, r5, pc}
 8003014:	2000020c 	.word	0x2000020c

08003018 <sbrk_aligned>:
 8003018:	b570      	push	{r4, r5, r6, lr}
 800301a:	4e0e      	ldr	r6, [pc, #56]	; (8003054 <sbrk_aligned+0x3c>)
 800301c:	460c      	mov	r4, r1
 800301e:	6831      	ldr	r1, [r6, #0]
 8003020:	4605      	mov	r5, r0
 8003022:	b911      	cbnz	r1, 800302a <sbrk_aligned+0x12>
 8003024:	f000 f8bc 	bl	80031a0 <_sbrk_r>
 8003028:	6030      	str	r0, [r6, #0]
 800302a:	4621      	mov	r1, r4
 800302c:	4628      	mov	r0, r5
 800302e:	f000 f8b7 	bl	80031a0 <_sbrk_r>
 8003032:	1c43      	adds	r3, r0, #1
 8003034:	d00a      	beq.n	800304c <sbrk_aligned+0x34>
 8003036:	1cc4      	adds	r4, r0, #3
 8003038:	f024 0403 	bic.w	r4, r4, #3
 800303c:	42a0      	cmp	r0, r4
 800303e:	d007      	beq.n	8003050 <sbrk_aligned+0x38>
 8003040:	1a21      	subs	r1, r4, r0
 8003042:	4628      	mov	r0, r5
 8003044:	f000 f8ac 	bl	80031a0 <_sbrk_r>
 8003048:	3001      	adds	r0, #1
 800304a:	d101      	bne.n	8003050 <sbrk_aligned+0x38>
 800304c:	f04f 34ff 	mov.w	r4, #4294967295
 8003050:	4620      	mov	r0, r4
 8003052:	bd70      	pop	{r4, r5, r6, pc}
 8003054:	20000210 	.word	0x20000210

08003058 <_malloc_r>:
 8003058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800305c:	1ccd      	adds	r5, r1, #3
 800305e:	f025 0503 	bic.w	r5, r5, #3
 8003062:	3508      	adds	r5, #8
 8003064:	2d0c      	cmp	r5, #12
 8003066:	bf38      	it	cc
 8003068:	250c      	movcc	r5, #12
 800306a:	2d00      	cmp	r5, #0
 800306c:	4607      	mov	r7, r0
 800306e:	db01      	blt.n	8003074 <_malloc_r+0x1c>
 8003070:	42a9      	cmp	r1, r5
 8003072:	d905      	bls.n	8003080 <_malloc_r+0x28>
 8003074:	230c      	movs	r3, #12
 8003076:	2600      	movs	r6, #0
 8003078:	603b      	str	r3, [r7, #0]
 800307a:	4630      	mov	r0, r6
 800307c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003080:	4e2e      	ldr	r6, [pc, #184]	; (800313c <_malloc_r+0xe4>)
 8003082:	f000 f89d 	bl	80031c0 <__malloc_lock>
 8003086:	6833      	ldr	r3, [r6, #0]
 8003088:	461c      	mov	r4, r3
 800308a:	bb34      	cbnz	r4, 80030da <_malloc_r+0x82>
 800308c:	4629      	mov	r1, r5
 800308e:	4638      	mov	r0, r7
 8003090:	f7ff ffc2 	bl	8003018 <sbrk_aligned>
 8003094:	1c43      	adds	r3, r0, #1
 8003096:	4604      	mov	r4, r0
 8003098:	d14d      	bne.n	8003136 <_malloc_r+0xde>
 800309a:	6834      	ldr	r4, [r6, #0]
 800309c:	4626      	mov	r6, r4
 800309e:	2e00      	cmp	r6, #0
 80030a0:	d140      	bne.n	8003124 <_malloc_r+0xcc>
 80030a2:	6823      	ldr	r3, [r4, #0]
 80030a4:	4631      	mov	r1, r6
 80030a6:	4638      	mov	r0, r7
 80030a8:	eb04 0803 	add.w	r8, r4, r3
 80030ac:	f000 f878 	bl	80031a0 <_sbrk_r>
 80030b0:	4580      	cmp	r8, r0
 80030b2:	d13a      	bne.n	800312a <_malloc_r+0xd2>
 80030b4:	6821      	ldr	r1, [r4, #0]
 80030b6:	3503      	adds	r5, #3
 80030b8:	1a6d      	subs	r5, r5, r1
 80030ba:	f025 0503 	bic.w	r5, r5, #3
 80030be:	3508      	adds	r5, #8
 80030c0:	2d0c      	cmp	r5, #12
 80030c2:	bf38      	it	cc
 80030c4:	250c      	movcc	r5, #12
 80030c6:	4638      	mov	r0, r7
 80030c8:	4629      	mov	r1, r5
 80030ca:	f7ff ffa5 	bl	8003018 <sbrk_aligned>
 80030ce:	3001      	adds	r0, #1
 80030d0:	d02b      	beq.n	800312a <_malloc_r+0xd2>
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	442b      	add	r3, r5
 80030d6:	6023      	str	r3, [r4, #0]
 80030d8:	e00e      	b.n	80030f8 <_malloc_r+0xa0>
 80030da:	6822      	ldr	r2, [r4, #0]
 80030dc:	1b52      	subs	r2, r2, r5
 80030de:	d41e      	bmi.n	800311e <_malloc_r+0xc6>
 80030e0:	2a0b      	cmp	r2, #11
 80030e2:	d916      	bls.n	8003112 <_malloc_r+0xba>
 80030e4:	1961      	adds	r1, r4, r5
 80030e6:	42a3      	cmp	r3, r4
 80030e8:	6025      	str	r5, [r4, #0]
 80030ea:	bf18      	it	ne
 80030ec:	6059      	strne	r1, [r3, #4]
 80030ee:	6863      	ldr	r3, [r4, #4]
 80030f0:	bf08      	it	eq
 80030f2:	6031      	streq	r1, [r6, #0]
 80030f4:	5162      	str	r2, [r4, r5]
 80030f6:	604b      	str	r3, [r1, #4]
 80030f8:	4638      	mov	r0, r7
 80030fa:	f104 060b 	add.w	r6, r4, #11
 80030fe:	f000 f865 	bl	80031cc <__malloc_unlock>
 8003102:	f026 0607 	bic.w	r6, r6, #7
 8003106:	1d23      	adds	r3, r4, #4
 8003108:	1af2      	subs	r2, r6, r3
 800310a:	d0b6      	beq.n	800307a <_malloc_r+0x22>
 800310c:	1b9b      	subs	r3, r3, r6
 800310e:	50a3      	str	r3, [r4, r2]
 8003110:	e7b3      	b.n	800307a <_malloc_r+0x22>
 8003112:	6862      	ldr	r2, [r4, #4]
 8003114:	42a3      	cmp	r3, r4
 8003116:	bf0c      	ite	eq
 8003118:	6032      	streq	r2, [r6, #0]
 800311a:	605a      	strne	r2, [r3, #4]
 800311c:	e7ec      	b.n	80030f8 <_malloc_r+0xa0>
 800311e:	4623      	mov	r3, r4
 8003120:	6864      	ldr	r4, [r4, #4]
 8003122:	e7b2      	b.n	800308a <_malloc_r+0x32>
 8003124:	4634      	mov	r4, r6
 8003126:	6876      	ldr	r6, [r6, #4]
 8003128:	e7b9      	b.n	800309e <_malloc_r+0x46>
 800312a:	230c      	movs	r3, #12
 800312c:	4638      	mov	r0, r7
 800312e:	603b      	str	r3, [r7, #0]
 8003130:	f000 f84c 	bl	80031cc <__malloc_unlock>
 8003134:	e7a1      	b.n	800307a <_malloc_r+0x22>
 8003136:	6025      	str	r5, [r4, #0]
 8003138:	e7de      	b.n	80030f8 <_malloc_r+0xa0>
 800313a:	bf00      	nop
 800313c:	2000020c 	.word	0x2000020c

08003140 <_realloc_r>:
 8003140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003144:	4680      	mov	r8, r0
 8003146:	4614      	mov	r4, r2
 8003148:	460e      	mov	r6, r1
 800314a:	b921      	cbnz	r1, 8003156 <_realloc_r+0x16>
 800314c:	4611      	mov	r1, r2
 800314e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003152:	f7ff bf81 	b.w	8003058 <_malloc_r>
 8003156:	b92a      	cbnz	r2, 8003164 <_realloc_r+0x24>
 8003158:	f7ff ff16 	bl	8002f88 <_free_r>
 800315c:	4625      	mov	r5, r4
 800315e:	4628      	mov	r0, r5
 8003160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003164:	f000 f838 	bl	80031d8 <_malloc_usable_size_r>
 8003168:	4284      	cmp	r4, r0
 800316a:	4607      	mov	r7, r0
 800316c:	d802      	bhi.n	8003174 <_realloc_r+0x34>
 800316e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003172:	d812      	bhi.n	800319a <_realloc_r+0x5a>
 8003174:	4621      	mov	r1, r4
 8003176:	4640      	mov	r0, r8
 8003178:	f7ff ff6e 	bl	8003058 <_malloc_r>
 800317c:	4605      	mov	r5, r0
 800317e:	2800      	cmp	r0, #0
 8003180:	d0ed      	beq.n	800315e <_realloc_r+0x1e>
 8003182:	42bc      	cmp	r4, r7
 8003184:	4622      	mov	r2, r4
 8003186:	4631      	mov	r1, r6
 8003188:	bf28      	it	cs
 800318a:	463a      	movcs	r2, r7
 800318c:	f7ff fed4 	bl	8002f38 <memcpy>
 8003190:	4631      	mov	r1, r6
 8003192:	4640      	mov	r0, r8
 8003194:	f7ff fef8 	bl	8002f88 <_free_r>
 8003198:	e7e1      	b.n	800315e <_realloc_r+0x1e>
 800319a:	4635      	mov	r5, r6
 800319c:	e7df      	b.n	800315e <_realloc_r+0x1e>
	...

080031a0 <_sbrk_r>:
 80031a0:	b538      	push	{r3, r4, r5, lr}
 80031a2:	2300      	movs	r3, #0
 80031a4:	4d05      	ldr	r5, [pc, #20]	; (80031bc <_sbrk_r+0x1c>)
 80031a6:	4604      	mov	r4, r0
 80031a8:	4608      	mov	r0, r1
 80031aa:	602b      	str	r3, [r5, #0]
 80031ac:	f7fd fa84 	bl	80006b8 <_sbrk>
 80031b0:	1c43      	adds	r3, r0, #1
 80031b2:	d102      	bne.n	80031ba <_sbrk_r+0x1a>
 80031b4:	682b      	ldr	r3, [r5, #0]
 80031b6:	b103      	cbz	r3, 80031ba <_sbrk_r+0x1a>
 80031b8:	6023      	str	r3, [r4, #0]
 80031ba:	bd38      	pop	{r3, r4, r5, pc}
 80031bc:	20000214 	.word	0x20000214

080031c0 <__malloc_lock>:
 80031c0:	4801      	ldr	r0, [pc, #4]	; (80031c8 <__malloc_lock+0x8>)
 80031c2:	f000 b811 	b.w	80031e8 <__retarget_lock_acquire_recursive>
 80031c6:	bf00      	nop
 80031c8:	20000218 	.word	0x20000218

080031cc <__malloc_unlock>:
 80031cc:	4801      	ldr	r0, [pc, #4]	; (80031d4 <__malloc_unlock+0x8>)
 80031ce:	f000 b80c 	b.w	80031ea <__retarget_lock_release_recursive>
 80031d2:	bf00      	nop
 80031d4:	20000218 	.word	0x20000218

080031d8 <_malloc_usable_size_r>:
 80031d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031dc:	1f18      	subs	r0, r3, #4
 80031de:	2b00      	cmp	r3, #0
 80031e0:	bfbc      	itt	lt
 80031e2:	580b      	ldrlt	r3, [r1, r0]
 80031e4:	18c0      	addlt	r0, r0, r3
 80031e6:	4770      	bx	lr

080031e8 <__retarget_lock_acquire_recursive>:
 80031e8:	4770      	bx	lr

080031ea <__retarget_lock_release_recursive>:
 80031ea:	4770      	bx	lr

080031ec <_init>:
 80031ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ee:	bf00      	nop
 80031f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f2:	bc08      	pop	{r3}
 80031f4:	469e      	mov	lr, r3
 80031f6:	4770      	bx	lr

080031f8 <_fini>:
 80031f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fa:	bf00      	nop
 80031fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031fe:	bc08      	pop	{r3}
 8003200:	469e      	mov	lr, r3
 8003202:	4770      	bx	lr
