INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/lab_1/lab_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
