module procesador();
	logic	[17:0]  address = 0;
	logic clk;
	logic	[7:0]  data;
	logic	[7:0] q;
	
	imgmem mem(address, clk, data, 0, q);

	endmodule