// Seed: 2141062951
module module_0 (
    input wor id_0,
    output wire id_1,
    input uwire id_2,
    output uwire id_3,
    input tri id_4,
    input wor id_5
    , id_27,
    output wor id_6,
    input wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    output supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output tri id_14,
    input wor id_15,
    output tri1 id_16,
    output uwire id_17,
    output uwire id_18,
    input uwire id_19,
    input supply0 id_20,
    output tri id_21,
    output tri id_22,
    input supply1 id_23,
    output wire id_24,
    output wire id_25
);
  rtran (id_23);
  tri1  id_28  =  1  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  =  1  ,  id_40  ,  id_41  ,  id_42  =  id_2  &  id_19  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ;
  assign id_68 = 1'b0;
  assign module_1.type_5 = 0;
  wire id_72;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output tri1 id_2
);
  wand id_4;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_2,
      id_2
  );
endmodule
