Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Aug 23 11:53:16 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file intellight_v2_wrapper_timing_summary_routed.rpt -pb intellight_v2_wrapper_timing_summary_routed.pb -rpx intellight_v2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : intellight_v2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.132        0.000                      0                 4266        0.065        0.000                      0                 4266        2.020        0.000                       0                  2057  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.132        0.000                      0                 4266        0.065        0.000                      0                 4266        2.020        0.000                       0                  2057  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.058ns (37.641%)  route 3.409ns (62.359%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.737     3.031    intellight_v2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[21])
                                                      1.438     4.469 f  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[21]
                         net (fo=2, routed)           1.063     5.532    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124     5.656 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           0.805     6.461    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.585 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.461     7.046    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.170 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.348     7.518    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/mr_axi_arvalid_alias
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.642 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0_comp/O
                         net (fo=11, routed)          0.393     8.035    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.159 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.340     8.498    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.524     8.703    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.630    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.058ns (37.641%)  route 3.409ns (62.359%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.737     3.031    intellight_v2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[21])
                                                      1.438     4.469 f  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[21]
                         net (fo=2, routed)           1.063     5.532    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124     5.656 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           0.805     6.461    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.585 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.461     7.046    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.170 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.348     7.518    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/mr_axi_arvalid_alias
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.642 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0_comp/O
                         net (fo=11, routed)          0.393     8.035    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.159 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.340     8.498    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.524     8.703    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.630    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.058ns (37.641%)  route 3.409ns (62.359%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.737     3.031    intellight_v2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[21])
                                                      1.438     4.469 f  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[21]
                         net (fo=2, routed)           1.063     5.532    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124     5.656 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           0.805     6.461    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.585 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.461     7.046    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.170 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.348     7.518    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/mr_axi_arvalid_alias
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.642 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0_comp/O
                         net (fo=11, routed)          0.393     8.035    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.159 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.340     8.498    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X29Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.524     8.703    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.630    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.058ns (37.641%)  route 3.409ns (62.359%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.737     3.031    intellight_v2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[21])
                                                      1.438     4.469 f  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[21]
                         net (fo=2, routed)           1.063     5.532    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124     5.656 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           0.805     6.461    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.585 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.461     7.046    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.170 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.348     7.518    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/mr_axi_arvalid_alias
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.642 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0_comp/O
                         net (fo=11, routed)          0.393     8.035    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.159 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.340     8.498    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.524     8.703    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.630    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.058ns (37.641%)  route 3.409ns (62.359%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.737     3.031    intellight_v2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[21])
                                                      1.438     4.469 f  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[21]
                         net (fo=2, routed)           1.063     5.532    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124     5.656 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           0.805     6.461    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.585 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.461     7.046    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.170 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.348     7.518    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/mr_axi_arvalid_alias
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.642 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0_comp/O
                         net (fo=11, routed)          0.393     8.035    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.159 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.340     8.498    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.524     8.703    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.630    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.058ns (37.641%)  route 3.409ns (62.359%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.737     3.031    intellight_v2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[21])
                                                      1.438     4.469 f  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[21]
                         net (fo=2, routed)           1.063     5.532    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124     5.656 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           0.805     6.461    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.585 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.461     7.046    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.170 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.348     7.518    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/mr_axi_arvalid_alias
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.642 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0_comp/O
                         net (fo=11, routed)          0.393     8.035    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.159 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.340     8.498    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.524     8.703    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.630    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.058ns (37.641%)  route 3.409ns (62.359%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.703 - 6.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.737     3.031    intellight_v2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[21])
                                                      1.438     4.469 f  intellight_v2_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[21]
                         net (fo=2, routed)           1.063     5.532    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[14]
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124     5.656 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7/O
                         net (fo=1, routed)           0.805     6.461    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_7_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.585 f  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.461     7.046    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.124     7.170 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.348     7.518    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/mr_axi_arvalid_alias
    SLICE_X26Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.642 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0_comp/O
                         net (fo=11, routed)          0.393     8.035    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.159 r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1/O
                         net (fo=7, routed)           0.340     8.498    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.524     8.703    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y92         FDRE                                         r  intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[8]/C
                         clock pessimism              0.229     8.932    
                         clock uncertainty           -0.097     8.835    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.205     8.630    intellight_v2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[8]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.548ns (29.974%)  route 3.616ns (70.026%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 8.657 - 6.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.892     3.186    intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X31Y101        FDRE                                         r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/Q
                         net (fo=2, routed)           0.510     4.152    intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[57]
    SLICE_X31Y101        LUT2 (Prop_lut2_I0_O)        0.152     4.304 r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.355     4.659    intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.332     4.991 r  intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.684     5.675    intellight_v2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  intellight_v2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=7, routed)           0.662     6.462    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.153     6.615 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=12, routed)          0.744     7.359    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.331     7.690 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[16]_i_1/O
                         net (fo=9, routed)           0.661     8.350    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[16]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.478     8.657    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[16]/C
                         clock pessimism              0.129     8.786    
                         clock uncertainty           -0.097     8.689    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.205     8.484    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[16]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[16]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.548ns (29.974%)  route 3.616ns (70.026%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 8.657 - 6.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.892     3.186    intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X31Y101        FDRE                                         r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/Q
                         net (fo=2, routed)           0.510     4.152    intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[57]
    SLICE_X31Y101        LUT2 (Prop_lut2_I0_O)        0.152     4.304 r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.355     4.659    intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.332     4.991 r  intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.684     5.675    intellight_v2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  intellight_v2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=7, routed)           0.662     6.462    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.153     6.615 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=12, routed)          0.744     7.359    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.331     7.690 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[16]_i_1/O
                         net (fo=9, routed)           0.661     8.350    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[16]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[16]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.478     8.657    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[16]_lopt_replica/C
                         clock pessimism              0.129     8.786    
                         clock uncertainty           -0.097     8.689    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.205     8.484    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[16]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.548ns (29.974%)  route 3.616ns (70.026%))
  Logic Levels:           5  (LUT2=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 8.657 - 6.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.892     3.186    intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X31Y101        FDRE                                         r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57]/Q
                         net (fo=2, routed)           0.510     4.152    intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[57]
    SLICE_X31Y101        LUT2 (Prop_lut2_I0_O)        0.152     4.304 r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[1]_INST_0/O
                         net (fo=1, routed)           0.355     4.659    intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/s_sc_send[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.332     4.991 r  intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.684     5.675    intellight_v2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/s_axi_wvalid
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  intellight_v2_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/m_axi_wvalid_INST_0/O
                         net (fo=7, routed)           0.662     6.462    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y101        LUT4 (Prop_lut4_I3_O)        0.153     6.615 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=12, routed)          0.744     7.359    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.331     7.690 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[16]_i_1/O
                         net (fo=9, routed)           0.661     8.350    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[16]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        1.478     8.657    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
                         clock pessimism              0.129     8.786    
                         clock uncertainty           -0.097     8.689    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.205     8.484    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[17]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.323ns (58.779%)  route 0.227ns (41.221%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.556     0.892    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5_reg[31]/Q
                         net (fo=1, routed)           0.227     1.246    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg5[31]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.098     1.344 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata[31]_i_5/O
                         net (fo=1, routed)           0.000     1.344    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata[31]_i_5_n_0
    SLICE_X42Y100        MUXF7 (Prop_muxf7_I1_O)      0.075     1.419 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.419    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_2_n_0
    SLICE_X42Y100        MUXF8 (Prop_muxf8_I0_O)      0.022     1.441 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.441    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X42Y100        FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.911     1.277    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg6_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.306ns (65.922%)  route 0.158ns (34.078%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.552     0.888    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y94         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg6_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg6_reg[19]/Q
                         net (fo=1, routed)           0.158     1.210    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg6[19]
    SLICE_X48Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.255 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata[19]_i_5/O
                         net (fo=1, routed)           0.000     1.255    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata[19]_i_5_n_0
    SLICE_X48Y95         MUXF7 (Prop_muxf7_I1_O)      0.074     1.329 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     1.329    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_2_n_0
    SLICE_X48Y95         MUXF8 (Prop_muxf8_I0_O)      0.023     1.352 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.352    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X48Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.824     1.190    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105     1.260    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg15_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.502%)  route 0.372ns (72.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.556     0.892    intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X33Y89         FDRE                                         r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  intellight_v2_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/Q
                         net (fo=18, routed)          0.372     1.404    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X37Y102        FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg15_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.911     1.277    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y102        FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.070     1.312    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg15_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 intellight_v2_i/QA_0/inst/Qsel_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/QA_0/inst/Qsel_reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.780%)  route 0.187ns (53.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.639     0.975    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y100        FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[31]/Q
                         net (fo=1, routed)           0.187     1.326    intellight_v2_i/QA_0/inst/Qsel_reg0[31]
    SLICE_X45Y93         FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.824     1.190    intellight_v2_i/QA_0/inst/clk
    SLICE_X45Y93         FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg1_reg[31]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.075     1.230    intellight_v2_i/QA_0/inst/Qsel_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg7_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.283ns (73.342%)  route 0.103ns (26.658%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.639     0.975    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg7_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg7_reg[27]/Q
                         net (fo=1, routed)           0.103     1.219    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg7[27]
    SLICE_X40Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.264 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata[27]_i_5/O
                         net (fo=1, routed)           0.000     1.264    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata[27]_i_5_n_0
    SLICE_X40Y99         MUXF7 (Prop_muxf7_I1_O)      0.074     1.338 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_2/O
                         net (fo=1, routed)           0.000     1.338    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_2_n_0
    SLICE_X40Y99         MUXF8 (Prop_muxf8_I0_O)      0.023     1.361 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.361    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X40Y99         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.825     1.191    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.105     1.261    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg8_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.328ns (68.194%)  route 0.153ns (31.806%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.552     0.888    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y94         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg8_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg8_reg[17]/Q
                         net (fo=1, routed)           0.153     1.189    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/slv_reg8[17]
    SLICE_X49Y95         LUT5 (Prop_lut5_I4_O)        0.099     1.288 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata[17]_i_6/O
                         net (fo=1, routed)           0.000     1.288    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata[17]_i_6_n_0
    SLICE_X49Y95         MUXF7 (Prop_muxf7_I0_O)      0.062     1.350 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_3/O
                         net (fo=1, routed)           0.000     1.350    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_3_n_0
    SLICE_X49Y95         MUXF8 (Prop_muxf8_I1_O)      0.019     1.369 r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.369    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X49Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.824     1.190    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y95         FDRE                                         r  intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.260    intellight_v2_i/intellight_0/inst/intellight_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 intellight_v2_i/QA_0/inst/Q1_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/QA_0/inst/Qsel_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.639     0.975    intellight_v2_i/QA_0/inst/clk
    SLICE_X47Y100        FDRE                                         r  intellight_v2_i/QA_0/inst/Q1_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  intellight_v2_i/QA_0/inst/Q1_reg1_reg[31]/Q
                         net (fo=1, routed)           0.056     1.172    intellight_v2_i/QA_0/inst/mux0/Q[31]
    SLICE_X46Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.217 r  intellight_v2_i/QA_0/inst/mux0/Qsel_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     1.217    intellight_v2_i/QA_0/inst/Qsel[31]
    SLICE_X46Y100        FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.911     1.277    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y100        FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[31]/C
                         clock pessimism             -0.289     0.988    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.120     1.108    intellight_v2_i/QA_0/inst/Qsel_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 intellight_v2_i/QA_0/inst/Q1_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/QA_0/inst/Qsel_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.549     0.885    intellight_v2_i/QA_0/inst/clk
    SLICE_X47Y81         FDRE                                         r  intellight_v2_i/QA_0/inst/Q1_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  intellight_v2_i/QA_0/inst/Q1_reg1_reg[10]/Q
                         net (fo=1, routed)           0.056     1.082    intellight_v2_i/QA_0/inst/mux0/Q[10]
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.127 r  intellight_v2_i/QA_0/inst/mux0/Qsel_reg0[10]_i_1/O
                         net (fo=1, routed)           0.000     1.127    intellight_v2_i/QA_0/inst/Qsel[10]
    SLICE_X46Y81         FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.815     1.181    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y81         FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[10]/C
                         clock pessimism             -0.283     0.898    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.120     1.018    intellight_v2_i/QA_0/inst/Qsel_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 intellight_v2_i/QA_0/inst/Q1_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/QA_0/inst/Qsel_reg0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.552     0.888    intellight_v2_i/QA_0/inst/clk
    SLICE_X47Y85         FDRE                                         r  intellight_v2_i/QA_0/inst/Q1_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  intellight_v2_i/QA_0/inst/Q1_reg1_reg[15]/Q
                         net (fo=1, routed)           0.056     1.085    intellight_v2_i/QA_0/inst/mux0/Q[15]
    SLICE_X46Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.130 r  intellight_v2_i/QA_0/inst/mux0/Qsel_reg0[15]_i_1/O
                         net (fo=1, routed)           0.000     1.130    intellight_v2_i/QA_0/inst/Qsel[15]
    SLICE_X46Y85         FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.819     1.185    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y85         FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[15]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.120     1.021    intellight_v2_i/QA_0/inst/Qsel_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 intellight_v2_i/QA_0/inst/Q1_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            intellight_v2_i/QA_0/inst/Qsel_reg0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.546     0.882    intellight_v2_i/QA_0/inst/clk
    SLICE_X37Y77         FDRE                                         r  intellight_v2_i/QA_0/inst/Q1_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  intellight_v2_i/QA_0/inst/Q1_reg1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.079    intellight_v2_i/QA_0/inst/mux0/Q[3]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.124 r  intellight_v2_i/QA_0/inst/mux0/Qsel_reg0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.124    intellight_v2_i/QA_0/inst/Qsel[3]
    SLICE_X36Y77         FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2057, routed)        0.811     1.177    intellight_v2_i/QA_0/inst/clk
    SLICE_X36Y77         FDRE                                         r  intellight_v2_i/QA_0/inst/Qsel_reg0_reg[3]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.120     1.015    intellight_v2_i/QA_0/inst/Qsel_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB36_X2Y15  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.000       3.056      RAMB36_X2Y15  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB36_X3Y15  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.000       3.056      RAMB36_X3Y15  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB36_X3Y17  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.000       3.056      RAMB36_X3Y17  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB36_X2Y18  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.000       3.056      RAMB36_X2Y18  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB36_X2Y16  intellight_v2_i/Action_RAM/Action_RAM1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.000       3.056      RAMB36_X2Y16  intellight_v2_i/Action_RAM/Action_RAM1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y96  intellight_v2_i/Action_RAM/Action_RAM1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y96  intellight_v2_i/Action_RAM/Action_RAM1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X38Y89  intellight_v2_i/MII_0/inst/A_reg3_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X38Y89  intellight_v2_i/MII_0/inst/A_reg3_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y96  intellight_v2_i/Action_RAM/Action_RAM1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y96  intellight_v2_i/Action_RAM/Action_RAM1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y89  intellight_v2_i/Action_RAM/Action_RAM3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X38Y89  intellight_v2_i/MII_0/inst/A_reg3_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X38Y89  intellight_v2_i/MII_0/inst/A_reg3_reg[0]_srl3/CLK



