
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jjm469' on host 'en-ec-rhel-ecelinux-08.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Wed Nov 13 22:30:58 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/jjm469/ece6775/final_project/Blowfish'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/jjm469/ece6775/final_project/Blowfish/blowfish.prj'.
INFO: [HLS 200-10] Adding design file 'blowfish.cpp' to the project
INFO: [HLS 200-10] Adding design file 'blowfish.h' to the project
INFO: [HLS 200-10] Adding design file 'initial_data.h' to the project
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jjm469/ece6775/final_project/Blowfish/blowfish.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../blowfish.cpp in debug mode
   Generating csim.exe
Key: My Key!
Size of the key: 8 bytes
Original text: Tsisss?
Size of the plaintext: 8 bytes
Encrypted text: 00b249124a39d582
Decrypted text: Tsisss?
Encryption and decryption successful!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3718 ; free virtual = 23766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3718 ; free virtual = 23766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3717 ; free virtual = 23765
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::EncryptBlock' (blowfish.cpp:186) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3717 ; free virtual = 23765
INFO: [XFORM 203-602] Inlining function 'Blowfish::Feistel' into 'Blowfish::EncryptBlock' (blowfish.cpp:186) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3703 ; free virtual = 23751
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3702 ; free virtual = 23750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish::EncryptBlock' ...
WARNING: [SYN 201-103] Top function name 'Blowfish::EncryptBlock' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'Blowfish::EncryptBlock' is not a legal RTL name and is changed to 'Blowfish_EncryptBlock'; this may result in automatic C/RTL co-simulation failure.
WARNING: [SYN 201-107] Renaming port name 'Blowfish::EncryptBlock/left' to 'Blowfish::EncryptBlock/left_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Blowfish::EncryptBlock/right' to 'Blowfish::EncryptBlock/right_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_EncryptBlock' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.26 seconds; current allocated memory: 114.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 114.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_EncryptBlock' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_EncryptBlock/Blowfish_pary_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_EncryptBlock/Blowfish_sbox_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_EncryptBlock/left_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_EncryptBlock/right_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_EncryptBlock' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_EncryptBlock'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 115.245 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3697 ; free virtual = 23747
INFO: [VHDL 208-304] Generating VHDL RTL for Blowfish_EncryptBlock.
INFO: [VLOG 209-307] Generating Verilog RTL for Blowfish_EncryptBlock.
INFO: [HLS 200-112] Total elapsed time: 8.11 seconds; peak allocated memory: 115.245 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 13 22:31:05 2024...
