// Seed: 2166386550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output supply1 id_13,
    input supply0 id_14,
    input tri0 id_15,
    input supply1 id_16,
    output tri0 id_17
);
  assign id_13 = 1'b0;
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_19
  );
  wire id_20;
endmodule
