<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='258' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getConstrainedRegClassForOperand(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='102' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='104' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='125' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='137' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='161' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='173' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='466' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='518' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='566' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='677' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1177' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1765' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2149' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1045' c='_ZNK4llvm18TargetRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2135' ll='2144' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getConstrainedRegClassForOperand(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI) const'/>
