// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "08/20/2023 20:24:47"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cronometro (
	clk,
	display0,
	display1,
	display2,
	display3,
	display4,
	display5,
	init,
	selector,
	stop,
	reset);
input 	clk;
output 	[6:0] display0;
output 	[6:0] display1;
output 	[6:0] display2;
output 	[6:0] display3;
output 	[6:0] display4;
output 	[6:0] display5;
input 	init;
input 	[1:0] selector;
input 	stop;
input 	reset;

// Design Ports Information
// display0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stop	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// init	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selector[0]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selector[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset~input_o ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \plat|rst_controller|r_sync_rst_chain~1_combout ;
wire \plat|rst_controller|r_sync_rst_chain~0_combout ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \plat|rst_controller|WideOr0~0_combout ;
wire \plat|rst_controller|r_sync_rst~q ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q ;
wire \plat|rst_controller|always2~0_combout ;
wire \plat|rst_controller|r_early_rst~q ;
wire \~GND~combout ;
wire \plat|nios2_gen2_0|cpu|Add0~1_sumout ;
wire \plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~34 ;
wire \plat|nios2_gen2_0|cpu|Add0~46 ;
wire \plat|nios2_gen2_0|cpu|Add0~37_sumout ;
wire \plat|nios2_gen2_0|cpu|F_iw~11_combout ;
wire \plat|nios2_gen2_0|cpu|D_valid~q ;
wire \plat|nios2_gen2_0|cpu|R_valid~q ;
wire \plat|nios2_gen2_0|cpu|E_new_inst~q ;
wire \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_st~q ;
wire \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|d_read_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|d_read~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ;
wire \plat|nios2_gen2_0|cpu|R_src1~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~10_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~12_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~10_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~11_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~7_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~13_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~12_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~13_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~11_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~8_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Equal0~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~7_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~8_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~2_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~6_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~10_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ;
wire \plat|nios2_gen2_0|cpu|R_src1~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_op_rdctl~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ;
wire \plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~14 ;
wire \plat|nios2_gen2_0|cpu|Add0~21_sumout ;
wire \plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~q ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[15]~15_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[31]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~q ;
wire \plat|nios2_gen2_0|cpu|Equal0~14_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~3_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[13]~9_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[9]~11_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[8]~12_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[7]~7_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[6]~8_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[5]~3_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[4]~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[3]~4_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[2]~5_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[1]~6_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~22 ;
wire \plat|nios2_gen2_0|cpu|Add0~17_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[13]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~9_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[8]~4_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~45_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[6]~13_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[5]~10_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~41_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[4]~12_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~70_cout ;
wire \plat|nios2_gen2_0|cpu|Add2~62 ;
wire \plat|nios2_gen2_0|cpu|Add2~54 ;
wire \plat|nios2_gen2_0|cpu|Add2~2 ;
wire \plat|nios2_gen2_0|cpu|Add2~6 ;
wire \plat|nios2_gen2_0|cpu|Add2~46 ;
wire \plat|nios2_gen2_0|cpu|Add2~38 ;
wire \plat|nios2_gen2_0|cpu|Add2~50 ;
wire \plat|nios2_gen2_0|cpu|Add2~42 ;
wire \plat|nios2_gen2_0|cpu|Add2~10 ;
wire \plat|nios2_gen2_0|cpu|Add2~34 ;
wire \plat|nios2_gen2_0|cpu|Add2~30 ;
wire \plat|nios2_gen2_0|cpu|Add2~14 ;
wire \plat|nios2_gen2_0|cpu|Add2~26 ;
wire \plat|nios2_gen2_0|cpu|Add2~22 ;
wire \plat|nios2_gen2_0|cpu|Add2~18 ;
wire \plat|nios2_gen2_0|cpu|Add2~86 ;
wire \plat|nios2_gen2_0|cpu|Add2~82 ;
wire \plat|nios2_gen2_0|cpu|Add2~106 ;
wire \plat|nios2_gen2_0|cpu|Add2~102 ;
wire \plat|nios2_gen2_0|cpu|Add2~98 ;
wire \plat|nios2_gen2_0|cpu|Add2~90 ;
wire \plat|nios2_gen2_0|cpu|Add2~94 ;
wire \plat|nios2_gen2_0|cpu|Add2~114 ;
wire \plat|nios2_gen2_0|cpu|Add2~110 ;
wire \plat|nios2_gen2_0|cpu|Add2~126 ;
wire \plat|nios2_gen2_0|cpu|Add2~122 ;
wire \plat|nios2_gen2_0|cpu|Add2~134 ;
wire \plat|nios2_gen2_0|cpu|Add2~130 ;
wire \plat|nios2_gen2_0|cpu|Add2~118 ;
wire \plat|nios2_gen2_0|cpu|Add2~78 ;
wire \plat|nios2_gen2_0|cpu|Add2~74 ;
wire \plat|nios2_gen2_0|cpu|Add2~65_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[31]~31_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[14]~16_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[30]~31_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~73_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[30]~32_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~77_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[29]~25_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[12]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[28]~24_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~117_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[28]~26_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[29]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[30]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[31]~7_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~129_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[27]~29_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[10]~14_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[26]~28_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~133_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[26]~30_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~121_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[25]~27_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~16_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~125_sumout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[24]~28_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[28]~3_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~109_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[23]~23_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[27]~5_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[22]~22_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~113_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[22]~24_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[26]~6_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[21]~17_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~93_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[21]~19_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[25]~4_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[20]~16_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~89_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[20]~18_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~61_sumout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~97_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[19]~20_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[18]~19_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~101_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[18]~21_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[17]~20_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~105_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[17]~22_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~6_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~81_sumout ;
wire \plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[16]~13_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[16]~16_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[15]~14_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~85_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[15]~17_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[11]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[11]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[11]~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[10]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[10]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[10]~8_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[13]~6_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[12]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[12]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[12]~7_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~29_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[9]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[9]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[9]~9_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[14]~4_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~17_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[14]~5_combout ;
wire \plat|mm_interconnect_0|router|Equal1~0_combout ;
wire \plat|mm_interconnect_0|router|always1~2_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal6~0_combout ;
wire \plat|mm_interconnect_0|router|Equal6~1_combout ;
wire \plat|mm_interconnect_0|router|src_channel[10]~0_combout ;
wire \plat|ram_0|wren~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~17_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~15_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[0]~14_combout ;
wire \plat|nios2_gen2_0|cpu|LessThan0~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[7]~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[7]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[7]~11_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|always1~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13_combout ;
wire \plat|pio_display_5|data_out[6]~feeder_combout ;
wire \plat|mm_interconnect_0|router|Equal5~0_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|pio_display_0|always0~0_combout ;
wire \plat|pio_display_5|always0~0_combout ;
wire \plat|pio_sw_init|Equal0~0_combout ;
wire \plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal8~0_combout ;
wire \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ;
wire \plat|pio_display_2|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|pio_display_4|always0~0_combout ;
wire \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6]~feeder_combout ;
wire \plat|pio_display_1|data_out[6]~feeder_combout ;
wire \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~1_combout ;
wire \plat|pio_display_1|always0~0_combout ;
wire \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6]~feeder_combout ;
wire \plat|mm_interconnect_0|router|Equal10~0_combout ;
wire \plat|pio_display_0|always0~3_combout ;
wire \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal10~1_combout ;
wire \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0_combout ;
wire \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|pio_display_0|always0~1_combout ;
wire \plat|pio_display_0|always0~2_combout ;
wire \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal7~0_combout ;
wire \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~0_combout ;
wire \plat|pio_display_3|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~37_sumout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[5]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[5]~10_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ;
wire \plat|pio_display_0|data_out[5]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \plat|pio_display_4|data_out[5]~DUPLICATE_q ;
wire \plat|pio_display_5|data_out[5]~feeder_combout ;
wire \plat|pio_display_2|data_out[5]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[8]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[8]~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal9~0_combout ;
wire \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[3]~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \plat|pio_display_2|data_out[3]~feeder_combout ;
wire \plat|pio_display_2|data_out[3]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout ;
wire \plat|pio_display_2|data_out[2]~feeder_combout ;
wire \plat|pio_display_2|data_out[2]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \plat|pio_display_4|data_out[2]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal135~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|timer_0|period_l_wr_strobe~0_combout ;
wire \plat|timer_0|force_reload~0_combout ;
wire \plat|timer_0|force_reload~DUPLICATE_q ;
wire \plat|timer_0|counter_is_running~feeder_combout ;
wire \plat|timer_0|counter_is_running~q ;
wire \plat|timer_0|force_reload~q ;
wire \plat|timer_0|always0~0_combout ;
wire \plat|timer_0|internal_counter[0]~DUPLICATE_q ;
wire \plat|timer_0|Add0~21_sumout ;
wire \plat|timer_0|internal_counter~5_combout ;
wire \plat|timer_0|Add0~22 ;
wire \plat|timer_0|Add0~17_sumout ;
wire \plat|timer_0|internal_counter~4_combout ;
wire \plat|timer_0|Add0~18 ;
wire \plat|timer_0|Add0~13_sumout ;
wire \plat|timer_0|internal_counter~3_combout ;
wire \plat|timer_0|Add0~14 ;
wire \plat|timer_0|Add0~9_sumout ;
wire \plat|timer_0|internal_counter~2_combout ;
wire \plat|timer_0|Equal0~0_combout ;
wire \plat|timer_0|Add0~10 ;
wire \plat|timer_0|Add0~5_sumout ;
wire \plat|timer_0|internal_counter~1_combout ;
wire \plat|timer_0|Add0~6 ;
wire \plat|timer_0|Add0~61_sumout ;
wire \plat|timer_0|internal_counter~15_combout ;
wire \plat|timer_0|Add0~62 ;
wire \plat|timer_0|Add0~57_sumout ;
wire \plat|timer_0|internal_counter~14_combout ;
wire \plat|timer_0|internal_counter[6]~DUPLICATE_q ;
wire \plat|timer_0|Add0~58 ;
wire \plat|timer_0|Add0~53_sumout ;
wire \plat|timer_0|internal_counter~13_combout ;
wire \plat|timer_0|internal_counter[7]~DUPLICATE_q ;
wire \plat|timer_0|Add0~54 ;
wire \plat|timer_0|Add0~49_sumout ;
wire \plat|timer_0|internal_counter~12_combout ;
wire \plat|timer_0|internal_counter[8]~DUPLICATE_q ;
wire \plat|timer_0|Add0~50 ;
wire \plat|timer_0|Add0~45_sumout ;
wire \plat|timer_0|internal_counter~11_combout ;
wire \plat|timer_0|Add0~46 ;
wire \plat|timer_0|Add0~1_sumout ;
wire \plat|timer_0|internal_counter~0_combout ;
wire \plat|timer_0|Equal0~2_combout ;
wire \plat|timer_0|internal_counter[11]~DUPLICATE_q ;
wire \plat|timer_0|Add0~2 ;
wire \plat|timer_0|Add0~41_sumout ;
wire \plat|timer_0|internal_counter~10_combout ;
wire \plat|timer_0|internal_counter[13]~DUPLICATE_q ;
wire \plat|timer_0|Add0~42 ;
wire \plat|timer_0|Add0~37_sumout ;
wire \plat|timer_0|internal_counter~9_combout ;
wire \plat|timer_0|internal_counter[12]~DUPLICATE_q ;
wire \plat|timer_0|Add0~38 ;
wire \plat|timer_0|Add0~33_sumout ;
wire \plat|timer_0|internal_counter~8_combout ;
wire \plat|timer_0|internal_counter[14]~DUPLICATE_q ;
wire \plat|timer_0|Add0~34 ;
wire \plat|timer_0|Add0~29_sumout ;
wire \plat|timer_0|internal_counter~7_combout ;
wire \plat|timer_0|internal_counter[15]~DUPLICATE_q ;
wire \plat|timer_0|Add0~30 ;
wire \plat|timer_0|Add0~25_sumout ;
wire \plat|timer_0|internal_counter~6_combout ;
wire \plat|timer_0|Equal0~1_combout ;
wire \plat|timer_0|Equal0~3_combout ;
wire \plat|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \plat|timer_0|timeout_occurred~0_combout ;
wire \plat|timer_0|timeout_occurred~1_combout ;
wire \plat|timer_0|timeout_occurred~q ;
wire \plat|timer_0|control_register~0_combout ;
wire \plat|timer_0|control_register~q ;
wire \plat|nios2_gen2_0|cpu|Equal62~14_combout ;
wire \plat|nios2_gen2_0|cpu|D_op_wrctl~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ;
wire \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[2]~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~53_sumout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[1]~15_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[1]~15_combout ;
wire \plat|pio_display_4|data_out[1]~feeder_combout ;
wire \selector[1]~input_o ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout ;
wire \plat|timer_0|read_mux_out[1]~1_combout ;
wire \plat|pio_display_5|data_out[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ;
wire \init~input_o ;
wire \plat|pio_button_stop|always1~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|router|Equal3~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|pio_sw_init|always1~0_combout ;
wire \plat|pio_sw_init|irq_mask~0_combout ;
wire \plat|pio_sw_init|irq_mask~q ;
wire \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[2]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[4]~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[4]~12_combout ;
wire \plat|mm_interconnect_0|router|always1~1_combout ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|router|Equal2~0_combout ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal2~1_combout ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ;
wire \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ;
wire \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add3~2_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_stall~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_valid_from_R~q ;
wire \plat|nios2_gen2_0|cpu|W_valid~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_valid~q ;
wire \plat|nios2_gen2_0|cpu|i_read~q ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|F_valid~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~21_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[11]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[18]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~25_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[10]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \plat|nios2_gen2_0|cpu|Equal0~4_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ;
wire \plat|nios2_gen2_0|cpu|Equal127~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~66 ;
wire \plat|nios2_gen2_0|cpu|Add2~57_sumout ;
wire \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[6]~12_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~4_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~2_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~3_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_cmp_result~q ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~38 ;
wire \plat|nios2_gen2_0|cpu|Add0~10 ;
wire \plat|nios2_gen2_0|cpu|Add0~30 ;
wire \plat|nios2_gen2_0|cpu|Add0~25_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[8]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~26 ;
wire \plat|nios2_gen2_0|cpu|Add0~13_sumout ;
wire \plat|nios2_gen2_0|cpu|F_iw~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~13_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|F_iw~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~29_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~33_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~9_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_exception~q ;
wire \plat|nios2_gen2_0|cpu|Equal132~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal133~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_estatus_reg~q ;
wire \plat|nios2_gen2_0|cpu|Equal132~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal134~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_bstatus_reg~q ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie~q ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ;
wire \selector[0]~input_o ;
wire \plat|pio_sw_init|read_mux_out~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \plat|pio_display_3|data_out[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \stop~input_o ;
wire \plat|pio_button_stop|read_mux_out~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ;
wire \plat|timer_0|read_mux_out[0]~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~41_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~49_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Equal0~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_break~q ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~2 ;
wire \plat|nios2_gen2_0|cpu|Add0~5_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~6 ;
wire \plat|nios2_gen2_0|cpu|Add0~42 ;
wire \plat|nios2_gen2_0|cpu|Add0~33_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~45_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~5_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~1_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~7_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[6]~13_combout ;
wire \plat|mm_interconnect_0|router|Equal1~1_combout ;
wire \plat|mm_interconnect_0|router|Equal1~2_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_stall~combout ;
wire \plat|nios2_gen2_0|cpu|d_write~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1_combout ;
wire \plat|pio_button_stop|always1~1_combout ;
wire \plat|pio_button_stop|irq_mask~0_combout ;
wire \plat|pio_button_stop|irq_mask~q ;
wire \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|intr_req~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~8_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~12_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ;
wire \plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wren~combout ;
wire \plat|pio_display_2|data_out[6]~DUPLICATE_q ;
wire \plat|pio_display_3|data_out[4]~DUPLICATE_q ;
wire \plat|pio_display_4|data_out[6]~DUPLICATE_q ;
wire \plat|pio_display_5|data_out[0]~DUPLICATE_q ;
wire [1:0] \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_alu_result ;
wire [0:0] \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre ;
wire [31:0] \plat|nios2_gen2_0|cpu|D_iw ;
wire [1:0] \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_shift_rot_result ;
wire [31:0] \plat|pio_button_stop|readdata ;
wire [31:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_src2 ;
wire [0:0] \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_src1 ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte0_data ;
wire [31:0] \plat|rom_0|the_altsyncram|auto_generated|q_a ;
wire [4:0] \plat|nios2_gen2_0|cpu|E_shift_rot_cnt ;
wire [31:0] \plat|ram_0|the_altsyncram|auto_generated|q_a ;
wire [31:0] \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre ;
wire [0:0] \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre ;
wire [0:0] \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|pio_sw_selector|readdata ;
wire [31:0] \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre ;
wire [1:0] \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre ;
wire [6:0] \plat|pio_display_1|data_out ;
wire [11:0] \plat|nios2_gen2_0|cpu|F_pc ;
wire [15:0] \plat|timer_0|internal_counter ;
wire [31:0] \plat|pio_sw_init|readdata ;
wire [31:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [31:0] \plat|nios2_gen2_0|cpu|d_writedata ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte3_data ;
wire [6:0] \plat|pio_display_0|data_out ;
wire [0:0] \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter ;
wire [6:0] \plat|pio_display_2|data_out ;
wire [6:0] \plat|pio_display_3|data_out ;
wire [6:0] \plat|pio_display_4|data_out ;
wire [1:0] \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \plat|pio_display_5|data_out ;
wire [1:0] \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_control_rd_data ;
wire [1:0] \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used ;
wire [4:0] \plat|rst_controller|altera_reset_synchronizer_int_chain ;
wire [0:0] \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg ;
wire [3:0] \plat|rst_controller|r_sync_rst_chain ;
wire [1:0] \plat|nios2_gen2_0|cpu|R_logic_op ;
wire [1:0] \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg ;
wire [4:0] \plat|nios2_gen2_0|cpu|R_dst_regnum ;
wire [1:0] \plat|nios2_gen2_0|cpu|av_ld_align_cycle ;
wire [31:0] \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre ;
wire [15:0] \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre ;
wire [90:0] \plat|mm_interconnect_0|rsp_mux|src_data ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte1_data ;
wire [1:0] \plat|nios2_gen2_0|cpu|R_compare_op ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_ienable_reg ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_ipending_reg ;
wire [15:0] \plat|timer_0|readdata ;
wire [3:0] \plat|nios2_gen2_0|cpu|d_byteenable ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte2_data ;
wire [1:0] \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;

wire [39:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [9:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [9:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [9:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;

assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [0] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [1] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [2] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [3] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [4] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [5] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [6] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [7] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [22] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [23] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [24] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [25] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [11] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [26] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [12] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [13] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [14] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [15] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [0] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [16] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [1] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [2] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [3] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [4] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [5] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [6] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [7] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [8] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [9] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [17] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [19] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [20] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [10] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [18] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [21] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [27] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [8] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [9] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [10] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [11] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [12] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [13] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [14] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [15] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];

assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [28] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [29] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [30] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [31] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [16] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [17] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [18] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [19] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [20] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [21] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [22] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [23] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [24] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [25] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [26] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [27] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [28] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [29] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [30] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [31] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \display0[0]~output (
	.i(\plat|pio_display_0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display0[0]),
	.obar());
// synopsys translate_off
defparam \display0[0]~output .bus_hold = "false";
defparam \display0[0]~output .open_drain_output = "false";
defparam \display0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \display0[1]~output (
	.i(\plat|pio_display_0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display0[1]),
	.obar());
// synopsys translate_off
defparam \display0[1]~output .bus_hold = "false";
defparam \display0[1]~output .open_drain_output = "false";
defparam \display0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \display0[2]~output (
	.i(\plat|pio_display_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display0[2]),
	.obar());
// synopsys translate_off
defparam \display0[2]~output .bus_hold = "false";
defparam \display0[2]~output .open_drain_output = "false";
defparam \display0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \display0[3]~output (
	.i(\plat|pio_display_0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display0[3]),
	.obar());
// synopsys translate_off
defparam \display0[3]~output .bus_hold = "false";
defparam \display0[3]~output .open_drain_output = "false";
defparam \display0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \display0[4]~output (
	.i(\plat|pio_display_0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display0[4]),
	.obar());
// synopsys translate_off
defparam \display0[4]~output .bus_hold = "false";
defparam \display0[4]~output .open_drain_output = "false";
defparam \display0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \display0[5]~output (
	.i(\plat|pio_display_0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display0[5]),
	.obar());
// synopsys translate_off
defparam \display0[5]~output .bus_hold = "false";
defparam \display0[5]~output .open_drain_output = "false";
defparam \display0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \display0[6]~output (
	.i(\plat|pio_display_0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display0[6]),
	.obar());
// synopsys translate_off
defparam \display0[6]~output .bus_hold = "false";
defparam \display0[6]~output .open_drain_output = "false";
defparam \display0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \display1[0]~output (
	.i(\plat|pio_display_1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[0]),
	.obar());
// synopsys translate_off
defparam \display1[0]~output .bus_hold = "false";
defparam \display1[0]~output .open_drain_output = "false";
defparam \display1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \display1[1]~output (
	.i(\plat|pio_display_1|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[1]),
	.obar());
// synopsys translate_off
defparam \display1[1]~output .bus_hold = "false";
defparam \display1[1]~output .open_drain_output = "false";
defparam \display1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \display1[2]~output (
	.i(\plat|pio_display_1|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[2]),
	.obar());
// synopsys translate_off
defparam \display1[2]~output .bus_hold = "false";
defparam \display1[2]~output .open_drain_output = "false";
defparam \display1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \display1[3]~output (
	.i(\plat|pio_display_1|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[3]),
	.obar());
// synopsys translate_off
defparam \display1[3]~output .bus_hold = "false";
defparam \display1[3]~output .open_drain_output = "false";
defparam \display1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \display1[4]~output (
	.i(\plat|pio_display_1|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[4]),
	.obar());
// synopsys translate_off
defparam \display1[4]~output .bus_hold = "false";
defparam \display1[4]~output .open_drain_output = "false";
defparam \display1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \display1[5]~output (
	.i(\plat|pio_display_1|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[5]),
	.obar());
// synopsys translate_off
defparam \display1[5]~output .bus_hold = "false";
defparam \display1[5]~output .open_drain_output = "false";
defparam \display1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \display1[6]~output (
	.i(\plat|pio_display_1|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[6]),
	.obar());
// synopsys translate_off
defparam \display1[6]~output .bus_hold = "false";
defparam \display1[6]~output .open_drain_output = "false";
defparam \display1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \display2[0]~output (
	.i(\plat|pio_display_2|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[0]),
	.obar());
// synopsys translate_off
defparam \display2[0]~output .bus_hold = "false";
defparam \display2[0]~output .open_drain_output = "false";
defparam \display2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \display2[1]~output (
	.i(\plat|pio_display_2|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[1]),
	.obar());
// synopsys translate_off
defparam \display2[1]~output .bus_hold = "false";
defparam \display2[1]~output .open_drain_output = "false";
defparam \display2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \display2[2]~output (
	.i(\plat|pio_display_2|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[2]),
	.obar());
// synopsys translate_off
defparam \display2[2]~output .bus_hold = "false";
defparam \display2[2]~output .open_drain_output = "false";
defparam \display2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \display2[3]~output (
	.i(\plat|pio_display_2|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[3]),
	.obar());
// synopsys translate_off
defparam \display2[3]~output .bus_hold = "false";
defparam \display2[3]~output .open_drain_output = "false";
defparam \display2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \display2[4]~output (
	.i(\plat|pio_display_2|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[4]),
	.obar());
// synopsys translate_off
defparam \display2[4]~output .bus_hold = "false";
defparam \display2[4]~output .open_drain_output = "false";
defparam \display2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \display2[5]~output (
	.i(\plat|pio_display_2|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[5]),
	.obar());
// synopsys translate_off
defparam \display2[5]~output .bus_hold = "false";
defparam \display2[5]~output .open_drain_output = "false";
defparam \display2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \display2[6]~output (
	.i(\plat|pio_display_2|data_out[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[6]),
	.obar());
// synopsys translate_off
defparam \display2[6]~output .bus_hold = "false";
defparam \display2[6]~output .open_drain_output = "false";
defparam \display2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \display3[0]~output (
	.i(\plat|pio_display_3|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3[0]),
	.obar());
// synopsys translate_off
defparam \display3[0]~output .bus_hold = "false";
defparam \display3[0]~output .open_drain_output = "false";
defparam \display3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \display3[1]~output (
	.i(\plat|pio_display_3|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3[1]),
	.obar());
// synopsys translate_off
defparam \display3[1]~output .bus_hold = "false";
defparam \display3[1]~output .open_drain_output = "false";
defparam \display3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \display3[2]~output (
	.i(\plat|pio_display_3|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3[2]),
	.obar());
// synopsys translate_off
defparam \display3[2]~output .bus_hold = "false";
defparam \display3[2]~output .open_drain_output = "false";
defparam \display3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \display3[3]~output (
	.i(\plat|pio_display_3|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3[3]),
	.obar());
// synopsys translate_off
defparam \display3[3]~output .bus_hold = "false";
defparam \display3[3]~output .open_drain_output = "false";
defparam \display3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \display3[4]~output (
	.i(\plat|pio_display_3|data_out[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3[4]),
	.obar());
// synopsys translate_off
defparam \display3[4]~output .bus_hold = "false";
defparam \display3[4]~output .open_drain_output = "false";
defparam \display3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \display3[5]~output (
	.i(\plat|pio_display_3|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3[5]),
	.obar());
// synopsys translate_off
defparam \display3[5]~output .bus_hold = "false";
defparam \display3[5]~output .open_drain_output = "false";
defparam \display3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \display3[6]~output (
	.i(\plat|pio_display_3|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display3[6]),
	.obar());
// synopsys translate_off
defparam \display3[6]~output .bus_hold = "false";
defparam \display3[6]~output .open_drain_output = "false";
defparam \display3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \display4[0]~output (
	.i(\plat|pio_display_4|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4[0]),
	.obar());
// synopsys translate_off
defparam \display4[0]~output .bus_hold = "false";
defparam \display4[0]~output .open_drain_output = "false";
defparam \display4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \display4[1]~output (
	.i(\plat|pio_display_4|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4[1]),
	.obar());
// synopsys translate_off
defparam \display4[1]~output .bus_hold = "false";
defparam \display4[1]~output .open_drain_output = "false";
defparam \display4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \display4[2]~output (
	.i(\plat|pio_display_4|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4[2]),
	.obar());
// synopsys translate_off
defparam \display4[2]~output .bus_hold = "false";
defparam \display4[2]~output .open_drain_output = "false";
defparam \display4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \display4[3]~output (
	.i(\plat|pio_display_4|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4[3]),
	.obar());
// synopsys translate_off
defparam \display4[3]~output .bus_hold = "false";
defparam \display4[3]~output .open_drain_output = "false";
defparam \display4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \display4[4]~output (
	.i(\plat|pio_display_4|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4[4]),
	.obar());
// synopsys translate_off
defparam \display4[4]~output .bus_hold = "false";
defparam \display4[4]~output .open_drain_output = "false";
defparam \display4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \display4[5]~output (
	.i(\plat|pio_display_4|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4[5]),
	.obar());
// synopsys translate_off
defparam \display4[5]~output .bus_hold = "false";
defparam \display4[5]~output .open_drain_output = "false";
defparam \display4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \display4[6]~output (
	.i(\plat|pio_display_4|data_out[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display4[6]),
	.obar());
// synopsys translate_off
defparam \display4[6]~output .bus_hold = "false";
defparam \display4[6]~output .open_drain_output = "false";
defparam \display4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \display5[0]~output (
	.i(\plat|pio_display_5|data_out[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5[0]),
	.obar());
// synopsys translate_off
defparam \display5[0]~output .bus_hold = "false";
defparam \display5[0]~output .open_drain_output = "false";
defparam \display5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \display5[1]~output (
	.i(\plat|pio_display_5|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5[1]),
	.obar());
// synopsys translate_off
defparam \display5[1]~output .bus_hold = "false";
defparam \display5[1]~output .open_drain_output = "false";
defparam \display5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \display5[2]~output (
	.i(\plat|pio_display_5|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5[2]),
	.obar());
// synopsys translate_off
defparam \display5[2]~output .bus_hold = "false";
defparam \display5[2]~output .open_drain_output = "false";
defparam \display5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \display5[3]~output (
	.i(\plat|pio_display_5|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5[3]),
	.obar());
// synopsys translate_off
defparam \display5[3]~output .bus_hold = "false";
defparam \display5[3]~output .open_drain_output = "false";
defparam \display5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \display5[4]~output (
	.i(\plat|pio_display_5|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5[4]),
	.obar());
// synopsys translate_off
defparam \display5[4]~output .bus_hold = "false";
defparam \display5[4]~output .open_drain_output = "false";
defparam \display5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \display5[5]~output (
	.i(\plat|pio_display_5|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5[5]),
	.obar());
// synopsys translate_off
defparam \display5[5]~output .bus_hold = "false";
defparam \display5[5]~output .open_drain_output = "false";
defparam \display5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \display5[6]~output (
	.i(\plat|pio_display_5|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display5[6]),
	.obar());
// synopsys translate_off
defparam \display5[6]~output .bus_hold = "false";
defparam \display5[6]~output .open_drain_output = "false";
defparam \display5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y9_N26
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N35
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N32
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N51
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N53
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N49
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N51
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N52
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N59
dffeas \plat|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N33
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~1_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] & ( \plat|rst_controller|r_sync_rst_chain [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|r_sync_rst_chain [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N35
dffeas \plat|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N54
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~0_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] & ( \plat|rst_controller|r_sync_rst_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N55
dffeas \plat|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N17
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\plat|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N13
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N6
cyclonev_lcell_comb \plat|rst_controller|WideOr0~0 (
// Equation(s):
// \plat|rst_controller|WideOr0~0_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) # ( !\plat|rst_controller|altera_reset_synchronizer_int_chain [4] & ( (!\plat|rst_controller|r_sync_rst_chain [1] & 
// \plat|rst_controller|r_sync_rst~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|r_sync_rst_chain [1]),
	.datad(!\plat|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \plat|rst_controller|WideOr0~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \plat|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N8
dffeas \plat|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N36
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N23
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N2
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N5
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N34
dffeas \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N30
cyclonev_lcell_comb \plat|rst_controller|always2~0 (
// Equation(s):
// \plat|rst_controller|always2~0_combout  = ( \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q  & ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) ) # ( !\plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|always2~0 .extended_lut = "off";
defparam \plat|rst_controller|always2~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \plat|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N31
dffeas \plat|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~1_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \plat|nios2_gen2_0|cpu|Add0~2  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[7]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~33 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~33_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~42  ))
// \plat|nios2_gen2_0|cpu|Add0~34  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~33 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~45 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~45_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~34  ))
// \plat|nios2_gen2_0|cpu|Add0~46  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~45_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~45 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~37 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~37_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~46  ))
// \plat|nios2_gen2_0|cpu|Add0~38  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~37 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000023113F30FF3D4033C0C00C30000003FC000C14000020CF23000040102880020708007154083300833F0C0CCCC33F4CC0C0CC00F300C030203F0F3C330CFFC3F30C08800380030F0C0800000000000003F0C08CC020C3FF3300300830FFCCC00C0BFC3023300B00030C0CF0F0C0CF";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "020033C0C020C0C30083C300C0C3FFC0C0203F3C3F0333030082430C020030330C5400001030080022000002230C08FC33CC3FF0C02C3FCDC373837837F0FC0FFFFC0C080C333C30203F0000CF0FCFF0C080FC000CF0FCFF0C023FC3FC0F00D00CD0000C0341033400071C034033400104CC40D040CD000444E04048141204040300801FFFC830302030C02200000000C0C0207FFFFFFFF173FC5CFF173FFC10001004000400030081C5CFFF04000400030081C5CFFF000C0220E0E0E0E0E33C0C00C33CC0CC333C0302C3CF333333330C020CF3333C4F133F03C302222002337F03FC0C020FFCF33C360780C3F3FC00C000000000030F0004C0000400030000";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~11_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [19] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [19] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N14
dffeas \plat|nios2_gen2_0|cpu|D_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N17
dffeas \plat|nios2_gen2_0|cpu|R_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|D_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N20
dffeas \plat|nios2_gen2_0|cpu|E_new_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_new_inst .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],
\plat|nios2_gen2_0|cpu|F_pc [3],\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A8400000000000000000000000000000000000000000000000000000000000000000000000003E803FB1A262816A85014925055556A84809285555748A4642640141600047281CA5AEA81AA605AA3F4C5DEDCB3C9DC1C5DC41F711D1606ABF9F7D775DFFE2FB181A60AB60AB0F181A20000000001802F181A9816AA3EC7381605AA8FB1CE0581BFC606A605A48226E0EF835C5CF";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "880AB3C58160119605A3E350E1C7FFC5816ABFBE2F937B1605A0825816A8B16B0CA9582221605AA20000002022581ABD73CC3FF1816EBFCEC3B3E33E33F8BE0FFBFC58180E33BC606ABF9460CF8BEFF181AAFE518CF8BEFF18163FD7FC5A08880AA00028220222A8000A2A22202A800228A8888088AA0008889088942A2508891605A42BFFD471606931816980040411C58168AFFFFFFFF2A7FCA9FF2A7FFD216621485988511605A28A9FFF485988511605A28A9FFF44581694D4D4D4D4D73C5815AA3CD2CDB33C5606E3CF333333331816A8F37B3C8F233F168212220016A0BF47EC5816ABECFB3E8B83E0C3F3FE858155555559560B400995555955560000";
// synopsys translate_on

// Location: FF_X80_Y17_N28
dffeas \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_st~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [4]) # (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .lut_mask = 64'h00FC00FC00000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N1
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_write_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( \plat|nios2_gen2_0|cpu|E_new_inst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_write_nxt~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \plat|nios2_gen2_0|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N52
dffeas \plat|nios2_gen2_0|cpu|d_write~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_write~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [4] & (\plat|nios2_gen2_0|cpu|D_iw [2] & \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0003000300000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N8
dffeas \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000023002300;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N56
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N28
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_read_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_read_nxt~combout  = ( \plat|nios2_gen2_0|cpu|E_new_inst~q  & ( ((\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & \plat|nios2_gen2_0|cpu|d_read~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_new_inst~q  & ( (\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & \plat|nios2_gen2_0|cpu|d_read~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .lut_mask = 64'h000F000F555F555F;
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N59
dffeas \plat|nios2_gen2_0|cpu|d_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  = ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & ( \plat|nios2_gen2_0|cpu|d_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  = (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000F000F000F000F;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000006060;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N8
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [12] & (((\plat|nios2_gen2_0|cpu|D_iw [11] & !\plat|nios2_gen2_0|cpu|D_iw [16])) # 
// (\plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [12] & !\plat|nios2_gen2_0|cpu|D_iw [16]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h5050000010550000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .lut_mask = 64'h0000000055555555;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N35
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw [12] ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( 
// \plat|nios2_gen2_0|cpu|D_iw [12] ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [12] & !\plat|nios2_gen2_0|cpu|D_iw [16]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h0000505055555555;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (!\plat|nios2_gen2_0|cpu|D_iw [13] & \plat|nios2_gen2_0|cpu|D_iw [14])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000000004040404;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N7
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & !\plat|nios2_gen2_0|cpu|D_iw 
// [4]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8000800000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N41
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1~1_combout  = (\plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q  & \plat|nios2_gen2_0|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .lut_mask = 64'h000F000F000F000F;
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F30AC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D00000000000000000000C40000000000000000000000000000000000000000000000000100FD4534040040544054044146040000029158895000001181005124410165010654190495505D0405400210010080140081000180008000415404000000000140401051554155420010512AAAAAAAA4544001054101544010010040551004004010400041504062412110204401010";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "4455400010104440405804181000000010154001405044004058410101560000A05408691004058844611184450105000000400010114021084414C14C050100000001065148C0041540C1152050100010550304520501000101800000009535D591205254F5556448149154D75652191412553D55594866441A61469451A414004052900004000414801015402080800010164000000001400050001400001011100404440800405905000004044408004059050000200101501010101010000100140209104400004114000008008001015008044040100000090444450151401020010150020401545C1714080140100000000C0020096400000C00000011";
// synopsys translate_on

// Location: FF_X80_Y16_N34
dffeas \plat|nios2_gen2_0|cpu|D_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & (\plat|nios2_gen2_0|cpu|D_iw [16] & 
// !\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [16] & ((!\plat|nios2_gen2_0|cpu|D_iw [12]) # 
// (\plat|nios2_gen2_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h0501000004000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [11] & (\plat|nios2_gen2_0|cpu|D_iw [16] & ((\plat|nios2_gen2_0|cpu|D_iw [15])))) # 
// (\plat|nios2_gen2_0|cpu|D_iw [11] & (((\plat|nios2_gen2_0|cpu|D_iw [12])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw [15] & 
// (!\plat|nios2_gen2_0|cpu|D_iw [16] $ (!\plat|nios2_gen2_0|cpu|D_iw [11])))) # (\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & ((!\plat|nios2_gen2_0|cpu|D_iw [11]) # (\plat|nios2_gen2_0|cpu|D_iw [16])))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [16] & ((!\plat|nios2_gen2_0|cpu|D_iw [12] & ((\plat|nios2_gen2_0|cpu|D_iw [15]))) # (\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw 
// [11])))) # (\plat|nios2_gen2_0|cpu|D_iw [16] & (\plat|nios2_gen2_0|cpu|D_iw [11] & ((\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [11] $ (\plat|nios2_gen2_0|cpu|D_iw [15])))) # (\plat|nios2_gen2_0|cpu|D_iw [16] & (((\plat|nios2_gen2_0|cpu|D_iw [11] & !\plat|nios2_gen2_0|cpu|D_iw [15])) # (\plat|nios2_gen2_0|cpu|D_iw 
// [12]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h952502B30D600347;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~9_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw [4] & !\plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [2]) # 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (((!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) # 
// (!\plat|nios2_gen2_0|cpu|D_iw [5])) # (\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & ((!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ) # ((!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw 
// [5])))) # (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [5]) # (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hF8B00F0FF0D00E0E;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],
\plat|nios2_gen2_0|cpu|F_pc [3],\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000000000000000014002A00C0400880BB0B906A31B1BC2680040011BBBEC850A04F03928D00CB80220C3000C0033302BAFABBAB80283E8AAE888AAA2AA0F3002A3EFBFAFEAA8AE00CC03CE33CE3280CC002000000002A0E80CC00CCC0ABA8A2A0F3302AEA28A83CC29033003332A002A808200A8A8A";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "0FCE3203CCC8220F33006B3E828AB903CCC02A28AE2AE00F33002C3CCC0200F00800E00000F3300016805A01683CC0AFC2ACAE40CCC82A808022EB2EB2A2B82AAB903CC228AE1033002A2A8ABA2B8A40CC00A8AA2BA2B8A40CCC06EB903CC00503903803000D40E40E00C020140E438D0003080350390E3340281A0A028281A00F330A08002880F30280CCC2002808A203CCC02AAAAAAAA03AA80EAA03800206A80681AA01AA0F330080E00081AA01AA0F330080E000A83CCC2AAAAAAAAAAA003CC3C0AAA2C8B2000F30A2A2AAAAAAA80CCC02AAFB281A06040F038FEABCCC001B88A03CCC028AAA2802A2E88AE8A803EF939393935F024023DE4E43939F0005";
// synopsys translate_on

// Location: FF_X79_Y16_N49
dffeas \plat|nios2_gen2_0|cpu|D_iw[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N37
dffeas \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [22]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q  & ( 
// (\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & \plat|nios2_gen2_0|cpu|D_iw [22]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [22]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .lut_mask = 64'h00330033CCFFCCFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .lut_mask = 64'hF1F5FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N38
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N56
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N23
dffeas \plat|nios2_gen2_0|cpu|D_iw[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C000000000000000000000000000000000000000000000000000000000000000000000000000800001F800001001001000420055C0100004005530080A40050116562020000040C2000B00E2F00000000000100000000000000000FE2C00000000000000001F8B00000000001F8B0000000000000001F8B038BC00000000FE2F000000003F8B057E2C0E2F00000000040100000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "0000007F8BC0003E2F0155000000157F8BC00000000001FE2F0114F8BC001FE1100101400FE2F0015545551554F8B0001400015F8BC0000401000000000000000157F8B0000017E2C00000000000005F8B00000000000005F8BC154157F800050450044000014104001050001411405100014000504100414000150001400150FE2F000000001FE2C01F8BC0000000007F8BC000000000000000000000000004000401000100FE2F0000000001000100FE2F0000000003F8BC00000000000017F88F8000000100073E2C000000000001F8BC00000000100405FE000002A8BC00140007F8BC000000000000000000003FBBFEA95403DF04C003DFFAA1540E0000";
// synopsys translate_on

// Location: FF_X79_Y16_N52
dffeas \plat|nios2_gen2_0|cpu|D_iw[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  = (!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [19])) # (\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ((\plat|nios2_gen2_0|cpu|D_iw [24])))

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [19]),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4 .lut_mask = 64'h4477447744774477;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5 .lut_mask = 64'hFF15FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N41
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N44
dffeas \plat|nios2_gen2_0|cpu|D_iw[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~10_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [20] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [20] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N46
dffeas \plat|nios2_gen2_0|cpu|D_iw[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [20] & ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [25] ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [20] & ( 
// \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [25] ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [20] & ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [25]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [20]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  = ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7 .lut_mask = 64'hAABFFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N26
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000003511151AD516281568480410AAAAA97C052434AAAA88E501A802200008820801001A3002A43BAA43550644644115A44064444051115ABA901505149124554951AEA48009800905AEA4000000000008215AEA4EEA90C155110ABAA430554442AEA556BA93BAA58001840450504045";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "0200916AEA9451EBAA4141804145556AEA901514950111ABAA4003AEA9001AB1042150000ABAA4002000800203AEA4D49164955AEA94154441110110115254055556AEA4249116BA901516424525455AEA40545924525455AEA9156156AD22E0AE6802848BA00B9A00A1048B82B98020804422E802E600822040002000080002ABAA440555505ABA911AEA90000404116AEA9015555555509554255509555501640140590051ABAA4042555540590051ABAA4042555546AEA900404040404116AEAA411443449116ABA9414511111111AEA904511914050115AB41020122A911954556AEA9055451143001204951542AEAAAAAAAAAAB0F8022EAAAA2AAAB0028";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~12_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [21] ) ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [21] ) ) # 
// ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N16
dffeas \plat|nios2_gen2_0|cpu|D_iw[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000003940155AD5854004205234907AAAADDF0C9E94AAABB894000510040014150115141A7555A51B6A55150404545515445450440451404AB6951545141104554151ADA55055505505ADA5100000000044115ADA56DA950155110AB6A540554442ADA556B695B6A50511154454504055";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "4505556ADA94406B6A5141005041556ADA951514150115AB6A5445ADA9505AB5455404111AB6A5540014445001ADA5141145555ADA95155541511015115054155457F9A5055116B6951500114505455ADA54540054505455ADA9554156AC15440551041055011554410415511055505115505440455501444550404414100444AB6A505555511AE6951ADA94510445056ADA9555544445515444551115555555551555554551FE6A5545555555554551AB6A5545555546ADA940505040405116ADAAD51445445156AB69104551115440F9A954511514455115AB510102A9A941550156ADA9554455145441504151546AF85555000281158400415551000B0014";
// synopsys translate_on

// Location: FF_X79_Y16_N4
dffeas \plat|nios2_gen2_0|cpu|D_iw[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [26] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [26]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout  = ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3 .lut_mask = 64'hABAFFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N29
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N14
dffeas \plat|nios2_gen2_0|cpu|D_iw[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028000000000000000000000000000000000000000000000000000000000000000000000000002C006A254C4E944555D56C51D555550134012955555470645C559879106155016425100B5815D5816A49599982695995959955A615955D606A1A696659AA94A25758515651565A575800000000005455A575857560529962455D5814A65891575AA95D615D5844004918A065959A";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "0515669575645555D582B2518196AA9575606A294A166255D58001575604255208595200055D580223088C223157586966986AA575686A898266626626A5285AA2A957595962295D606A55518A528AA57581A95558A528AA57562A9AA9543B6559EB02A0CD97C65A40A802CD9567B020A2003365F196408B22000C10030400C155D5841AAA91655D61257560005415559575606AAAAAAAA166A859AA166AA91155114455445555D581859AAA4455445555D581859AAA55575605858585858629575581698199662955D6668A22222222575605A666684A122A550155111356016A568957560689A62815865196A2A8156555555559564A426195555155550000";
// synopsys translate_on

// Location: FF_X80_Y17_N55
dffeas \plat|nios2_gen2_0|cpu|D_iw[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N5
dffeas \plat|nios2_gen2_0|cpu|D_iw[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000014003F3FC08202808A02A20AFFFFFCA8AAAA02FFFBCCF0000C00010044040008000F3003FC3FFFC0FF0CCCCCC33C0CC0CCCCC0F333FFFFF03F0F3C330CFFC0F3FFFC000300030FFFFC00000000000000FFFFCFFFF003CC330FFFFC00F30CC3FFFFFFFFF3FFFC00000C0CF030C0CF";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "000033FFFFFC33FFFFC3C3C0C3CFFFFFFFF03F3C0F0333FFFFC003FFFF003FF30C03F0000FFFFC000000000003FFFC3C33CC3FFFFFFC3FCCC333033033F03C0FF3FFFFFC0C333FFFF03F3CC0CF03CFFFFFC0FCF30CF03CFFFFFF3FFFFFFC330000000000CC000000000000C000000000000030000000000000000030000C0003FFFFCC0FFFF0FFFFF33FFFF0000C0C33FFFFF03FFFFFFFF03FFC0FFF03FFFF03CC03C0F300F3FFFFC0C0FFFFC0F300F3FFFFC0C0FFFFCFFFFF00C0C0C0C0C33FFFFFC03CE0CC333FFFFF33CF33333333FFFF00F3333C0F033FFF00000333FF003FCFCFFFFF03CCF33C000300C3F3FC3FFFFFFFFFF3FF0FC003FFFFF3FFFF0000";
// synopsys translate_on

// Location: FF_X80_Y17_N41
dffeas \plat|nios2_gen2_0|cpu|D_iw[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N46
dffeas \plat|nios2_gen2_0|cpu|D_iw[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & !\plat|nios2_gen2_0|cpu|D_iw [12])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & !\plat|nios2_gen2_0|cpu|D_iw [12])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 64'h50000000C0000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw [4]) # (!\plat|nios2_gen2_0|cpu|D_iw [5])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [4] & 
// !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw [4]) # (!\plat|nios2_gen2_0|cpu|D_iw [5])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [4] & 
// (\plat|nios2_gen2_0|cpu|D_iw [5] & !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h0800A80044005400;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw [4]) # (!\plat|nios2_gen2_0|cpu|D_iw [5])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [4] & 
// !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  $ 
// (((\plat|nios2_gen2_0|cpu|D_iw [4] & \plat|nios2_gen2_0|cpu|D_iw [5]))))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [4] & 
// (\plat|nios2_gen2_0|cpu|D_iw [5] & !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h0800A90044005400;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( (\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout  & \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [15]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( (\plat|nios2_gen2_0|cpu|D_iw [15] & 
// \plat|nios2_gen2_0|cpu|Equal0~0_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N46
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~10_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// \plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .lut_mask = 64'h0000000000800000;
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~11_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// !\plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .lut_mask = 64'h0000100000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~7_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw [14] & 
// \plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .lut_mask = 64'h0000000000000004;
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~7_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal62~10_combout  & !\plat|nios2_gen2_0|cpu|Equal62~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'hF000F00000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// !\plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [16] & !\plat|nios2_gen2_0|cpu|D_iw [13])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw [16] & !\plat|nios2_gen2_0|cpu|D_iw [13])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h03000A0000004000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [16] & 
// \plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [16] & 
// \plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [16] & 
// \plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 64'h0001000000010001;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [11] $ 
// (\plat|nios2_gen2_0|cpu|D_iw [13])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [15] $ (((\plat|nios2_gen2_0|cpu|D_iw [13]) # 
// (\plat|nios2_gen2_0|cpu|D_iw [11]))))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h8700009000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [15] & 
// !\plat|nios2_gen2_0|cpu|D_iw [12]))) # (\plat|nios2_gen2_0|cpu|D_iw [11] & (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( 
// \plat|nios2_gen2_0|cpu|D_iw [16] & ( (\plat|nios2_gen2_0|cpu|D_iw [15] & ((!\plat|nios2_gen2_0|cpu|D_iw [13] & ((\plat|nios2_gen2_0|cpu|D_iw [12]))) # (\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h00000000010D0810;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [11] & (\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & 
// \plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .lut_mask = 64'h0000001000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~6_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000800000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~13_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw [11] & 
// !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .lut_mask = 64'h0000000008000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~12_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .lut_mask = 64'h0000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~13_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [4] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [5] & 
// !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~13 .lut_mask = 64'h0000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal62~13_combout  & (!\plat|nios2_gen2_0|cpu|Equal62~12_combout  & !\plat|nios2_gen2_0|cpu|Equal0~13_combout )) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~13_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hF0F0F0F080808080;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw [13] & !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw [13] & \plat|nios2_gen2_0|cpu|D_iw [16]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0004000404000400;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N29
dffeas \plat|nios2_gen2_0|cpu|D_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  $ (((\plat|nios2_gen2_0|cpu|D_iw 
// [2] & !\plat|nios2_gen2_0|cpu|D_iw [0]))))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [0] & 
// \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw [0] & 
// !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~6 .lut_mask = 64'h0000040000404510;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N50
dffeas \plat|nios2_gen2_0|cpu|D_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~11_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw [1] & ( (\plat|nios2_gen2_0|cpu|D_iw [0] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw [5] & 
// \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .lut_mask = 64'h0004000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [5] & ((!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q 
//  & !\plat|nios2_gen2_0|cpu|D_iw [0])) # (\plat|nios2_gen2_0|cpu|D_iw [2] & ((\plat|nios2_gen2_0|cpu|D_iw [0]))))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [5] & 
// (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|D_iw [0])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .lut_mask = 64'h104000000000200A;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw [0] & 
// !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [0] $ 
// (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [0] $ 
// (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [0] & 
// \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .lut_mask = 64'h0080088008800800;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~6_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~11_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~12_combout  
// & !\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~6_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~11_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~12_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .lut_mask = 64'h8000800000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~8_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [16] & (\plat|nios2_gen2_0|cpu|D_iw [13] & 
// !\plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .lut_mask = 64'h0000020000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal62~8_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~9_combout  & \plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout )) ) ) # 
// ( !\plat|nios2_gen2_0|cpu|Equal62~8_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~9_combout  & (\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout  & ((!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # (!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'h00C800C800880088;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ) # (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hFFFFFFFFF0FEF0FE;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N52
dffeas \plat|nios2_gen2_0|cpu|D_iw[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw 
// [2] & \plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .lut_mask = 64'h0000000000800000;
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~7_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw 
// [5] & !\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .lut_mask = 64'h0000000008000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~5_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [15] & 
// !\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .lut_mask = 64'h0000000008000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~4_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [15] & 
// !\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .lut_mask = 64'h0800000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout  & ( 
// (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|Equal62~4_combout ) # (\plat|nios2_gen2_0|cpu|Equal62~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~5_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~4_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~8_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .lut_mask = 64'h0000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [4] & 
// !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .lut_mask = 64'h0000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [5]) # 
// ((!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'h000000000000F0E0;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~5_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .lut_mask = 64'h0000000000800000;
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~5_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~8_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~2_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~6_combout  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~6_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'h8000800000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout  & ( ((\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ) # (\plat|nios2_gen2_0|cpu|Equal0~7_combout )) # (\plat|nios2_gen2_0|cpu|Equal0~1_combout ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout  )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .lut_mask = 64'hFFFFFFFF3FFF3FFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N25
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N31
dffeas \plat|nios2_gen2_0|cpu|E_src2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y16_N40
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~7_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N23
dffeas \plat|nios2_gen2_0|cpu|D_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~10_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw [1] & ( (!\plat|nios2_gen2_0|cpu|D_iw [4] & (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .lut_mask = 64'h0000200000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & ((!\plat|nios2_gen2_0|cpu|D_iw [12]) # 
// (\plat|nios2_gen2_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3 .lut_mask = 64'h0000000000008088;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~10_combout ) # (\plat|nios2_gen2_0|cpu|Equal0~0_combout ) 
// ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout )) # 
// (\plat|nios2_gen2_0|cpu|Equal0~10_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .lut_mask = 64'hFFFFFFFF50FF55FF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N2
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1~0_combout  = ( \plat|nios2_gen2_0|cpu|R_valid~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q  ) ) # ( !\plat|nios2_gen2_0|cpu|R_valid~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_br~q  & 
// \plat|nios2_gen2_0|cpu|E_valid_from_R~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_valid~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_br~q  & \plat|nios2_gen2_0|cpu|E_valid_from_R~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_valid~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_br~q  & \plat|nios2_gen2_0|cpu|E_valid_from_R~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .lut_mask = 64'h005500550055FFFF;
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF30FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480000000000000000000A40000000000000000000000000000000000000000000000000100F02182800A0A000A0A20208B2222222BE210E002220288E88200858040068A230A8C8040080420202A80A8888AAA82AACA8888C8222AA2200020AA82AA8AA0302A080810281021AA08088000000000061AA0800808022A8220A202008AA088288828A82002023008B0020822080AA";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = "22102AA8808208080202000E08A2A202008002E83A080008020C102008002A2ECA0080004A20207E023008C2202080A008A8222A00882AB0080802480480C080A62288830822628200026880880C0820880009A20880C0820808A2008A88008200C80080000000320022080A0823282082000200028C20800080000002024180A202008222022A22022A00802A00000AA880820A0A0A0A000A8002820022228A888A2022200008020800288820222000080208000888002008028082808282AA888882C00890240A2220068206420A02A00803A2006A1886A208928A2000080022A8BA8808028880AA000681A08282288888888880220A2C88A2222088820008";
// synopsys translate_on

// Location: FF_X80_Y15_N47
dffeas \plat|nios2_gen2_0|cpu|D_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~3_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & 
// \plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .lut_mask = 64'h0000002000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_op_rdctl (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_op_rdctl~combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal62~3_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .lut_mask = 64'h0000000033333333;
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N56
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[5]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [4]) # 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0000000011101110;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N50
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N23
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N25
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h00F000F0F000F000;
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N22
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N26
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [1] & ( (\plat|nios2_gen2_0|cpu|D_iw [3] & \plat|nios2_gen2_0|cpu|D_iw [0]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [1] & ( (\plat|nios2_gen2_0|cpu|D_iw [3] & 
// (\plat|nios2_gen2_0|cpu|D_iw [2] & \plat|nios2_gen2_0|cpu|D_iw [0])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .lut_mask = 64'h0005000500550055;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_iw [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & 
// !\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q ) # 
// (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & 
// !\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h0F00EEEE0F00BBBB;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N2
dffeas \plat|nios2_gen2_0|cpu|av_ld_aligning_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N26
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [14]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( 
// (\plat|nios2_gen2_0|cpu|D_iw [14] & \plat|nios2_gen2_0|cpu|Equal0~0_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout  = (\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N29
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[14]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N19
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[7]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y16_N28
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~13_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~26  ))
// \plat|nios2_gen2_0|cpu|Add0~14  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~21_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [10] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~14  ))
// \plat|nios2_gen2_0|cpu|Add0~22  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [10] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[15]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [21]

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .lut_mask = 64'h000C000C00CC00CC;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N22
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|nios2_gen2_0|cpu|Add2~53_sumout ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// ( ((\plat|nios2_gen2_0|cpu|Add2~53_sumout  & \plat|nios2_gen2_0|cpu|Add2~61_sumout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h05FFFF5505FFFF55;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N40
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [29] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [29] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [27]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & 
// \plat|nios2_gen2_0|cpu|Equal0~0_combout )))) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & 
// \plat|nios2_gen2_0|cpu|Equal0~0_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .lut_mask = 64'h0000000040000400;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [4]) # 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .lut_mask = 64'h0000000022202220;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( (((\plat|nios2_gen2_0|cpu|R_valid~q  & \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout )) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .lut_mask = 64'h57FF57FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N14
dffeas \plat|nios2_gen2_0|cpu|R_src2_use_imm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N40
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[0]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [1] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q ) # 
// ((\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [1] & ( (\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .lut_mask = 64'h004000F4004000F4;
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N56
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N2
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|R_dst_regnum [4],\plat|nios2_gen2_0|cpu|R_dst_regnum [3],\plat|nios2_gen2_0|cpu|R_dst_regnum [2],\plat|nios2_gen2_0|cpu|R_dst_regnum [1],\plat|nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|nios2_gen2_0|cpu|D_iw [31],\plat|nios2_gen2_0|cpu|D_iw [30],\plat|nios2_gen2_0|cpu|D_iw [29],\plat|nios2_gen2_0|cpu|D_iw [28],\plat|nios2_gen2_0|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src1[19]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src1[19]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_src1~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( \plat|nios2_gen2_0|cpu|R_src1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[19]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src1[19]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src1[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N2
dffeas \plat|nios2_gen2_0|cpu|E_src1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [5] & 
// ((\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .lut_mask = 64'h0000000020A00000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  ) # ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  & ( ((\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ) # 
// (\plat|nios2_gen2_0|cpu|Equal0~7_combout )) # (\plat|nios2_gen2_0|cpu|Equal0~1_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N28
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N28
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|R_dst_regnum [4],\plat|nios2_gen2_0|cpu|R_dst_regnum [3],\plat|nios2_gen2_0|cpu|R_dst_regnum [2],\plat|nios2_gen2_0|cpu|R_dst_regnum [1],\plat|nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|nios2_gen2_0|cpu|D_iw [26],\plat|nios2_gen2_0|cpu|D_iw [25],\plat|nios2_gen2_0|cpu|D_iw [24],\plat|nios2_gen2_0|cpu|D_iw [23],\plat|nios2_gen2_0|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[15]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[15]~15_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  
// & !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # (\plat|nios2_gen2_0|cpu|D_iw [21]))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (\plat|nios2_gen2_0|cpu|D_iw [21] & 
// (!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  & ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~15 .lut_mask = 64'h10501050D050D050;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N38
dffeas \plat|nios2_gen2_0|cpu|E_src2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[31]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[31]~30_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [31] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [31]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [31] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [31] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op [1])) # (\plat|nios2_gen2_0|cpu|E_src1 [31] & ((\plat|nios2_gen2_0|cpu|R_logic_op 
// [1]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~30 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N19
dffeas \plat|nios2_gen2_0|cpu|E_alu_sub (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~14_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [5] & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~14 .lut_mask = 64'h0000040000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~3_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .lut_mask = 64'h0000004000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// !\plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .lut_mask = 64'h0000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal62~4_combout  & ( \plat|nios2_gen2_0|cpu|Equal62~2_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~2_combout  & 
// !\plat|nios2_gen2_0|cpu|Equal0~3_combout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal62~4_combout  & ( \plat|nios2_gen2_0|cpu|Equal62~2_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~2_combout  & 
// !\plat|nios2_gen2_0|cpu|Equal0~3_combout )) ) ) ) # ( \plat|nios2_gen2_0|cpu|Equal62~4_combout  & ( !\plat|nios2_gen2_0|cpu|Equal62~2_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~2_combout  & 
// !\plat|nios2_gen2_0|cpu|Equal0~3_combout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal62~4_combout  & ( !\plat|nios2_gen2_0|cpu|Equal62~2_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~2_combout  & !\plat|nios2_gen2_0|cpu|Equal0~3_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Equal62~4_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hC0C0808080808080;
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout  = ( \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_valid~q  & ((\plat|nios2_gen2_0|cpu|Equal0~14_combout ) # (\plat|nios2_gen2_0|cpu|Equal0~8_combout ))) ) ) 
// # ( !\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout  & ( \plat|nios2_gen2_0|cpu|R_valid~q  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~14_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h0F0F0F0F050F050F;
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N58
dffeas \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[13]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[13]~9_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~9 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N32
dffeas \plat|nios2_gen2_0|cpu|E_src2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[13]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N56
dffeas \plat|nios2_gen2_0|cpu|E_src1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [17])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [17])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [17]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N43
dffeas \plat|nios2_gen2_0|cpu|E_src2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N23
dffeas \plat|nios2_gen2_0|cpu|E_src1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N20
dffeas \plat|nios2_gen2_0|cpu|E_src1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[9]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[9]~11_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [15])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~11 .lut_mask = 64'h03470347CF47CF47;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N26
dffeas \plat|nios2_gen2_0|cpu|E_src2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[8]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[8]~12_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [14])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [14])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~12 .lut_mask = 64'h04370437C4F7C4F7;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N40
dffeas \plat|nios2_gen2_0|cpu|E_src2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[8]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[7]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[7]~7_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [13])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [13])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~7 .lut_mask = 64'h04370437C4F7C4F7;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N4
dffeas \plat|nios2_gen2_0|cpu|E_src2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|E_src1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N11
dffeas \plat|nios2_gen2_0|cpu|E_src1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[6]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[6]~8_combout  = ( \plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (\plat|nios2_gen2_0|cpu|D_iw [21])) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) # (\plat|nios2_gen2_0|cpu|D_iw [12]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// \plat|nios2_gen2_0|cpu|D_iw [12]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~8 .lut_mask = 64'h00334477CCFF4477;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N8
dffeas \plat|nios2_gen2_0|cpu|E_src2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N53
dffeas \plat|nios2_gen2_0|cpu|E_src1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[5]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[5]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( \plat|nios2_gen2_0|cpu|D_iw [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [11]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( \plat|nios2_gen2_0|cpu|D_iw [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [11])) ) ) ) # ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( 
// !\plat|nios2_gen2_0|cpu|D_iw [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [11])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( !\plat|nios2_gen2_0|cpu|D_iw [21] & ( (\plat|nios2_gen2_0|cpu|D_iw [11] & \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~3 .lut_mask = 64'h1111D1D11D1DDDDD;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N52
dffeas \plat|nios2_gen2_0|cpu|E_src2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N59
dffeas \plat|nios2_gen2_0|cpu|E_src1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005305C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E8000000000000000000054000000000000000000000000000000000000000000000000000053F003F30FA28183B80882870000552FD000C20055010CE030220002000001102144034A0080300837F4C4CECD73E1CC5D4DC55F351D060203F0F3C330CFBCBFA580862AB62AB0F0C0A20000000002887F0C080C020F3FE37C030083CFF8DF00C0BFC3020300B18672E1DF8B4D4CF";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "892AB3C1802091030083C300C1C7AFD580203F7CBF833B560086000C020030330D0902140030080300000020000C08FC33CC7FF0C02C2BD8D636233623F2FE4FBBA80C09AEB3BC30283F022ACF2FEEA580A0FC08ACF2FEEA58027FC3FD5B08889AC5002C222A22B1405B0A22222B100028AC088A89AC000808F00088012200080300804BFE9825302130C02281050405C0C0212EEFFBBAA427B908FE427FE844664450489051560084908FFA50489051560084909FFA45580231E1F0E0F0E37C0C00C33CC4ECBB7C0602EBDF726663730C0208F33BBD0F433F56C301012002A23F57FC18020FFCFB6A208362CBF3FE158055005500031F1400C1540055030000";
// synopsys translate_on

// Location: FF_X75_Y15_N26
dffeas \plat|nios2_gen2_0|cpu|D_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[4]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[4]~2_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [10])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [10])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~2 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N34
dffeas \plat|nios2_gen2_0|cpu|E_src2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N50
dffeas \plat|nios2_gen2_0|cpu|E_src1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[3]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[3]~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [9] & ( ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [9] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~4 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N20
dffeas \plat|nios2_gen2_0|cpu|E_src2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N41
dffeas \plat|nios2_gen2_0|cpu|D_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[2]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[2]~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [8] & ( ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [8] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~5 .lut_mask = 64'h04C404C437F737F7;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|E_src2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y16_N22
dffeas \plat|nios2_gen2_0|cpu|E_src1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[1]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[1]~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [7])) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [21] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (\plat|nios2_gen2_0|cpu|D_iw [7])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~6 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N55
dffeas \plat|nios2_gen2_0|cpu|E_src2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y16_N10
dffeas \plat|nios2_gen2_0|cpu|E_src1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21])) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( 
// ((\plat|nios2_gen2_0|cpu|D_iw [21] & \plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( 
// !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # (\plat|nios2_gen2_0|cpu|D_iw [21]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & 
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0 .lut_mask = 64'h000AAA0A555FFF5F;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N14
dffeas \plat|nios2_gen2_0|cpu|E_src2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y16_N16
dffeas \plat|nios2_gen2_0|cpu|E_src1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [11] & (\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [14])) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw [11] & ((!\plat|nios2_gen2_0|cpu|D_iw [14]) # (\plat|nios2_gen2_0|cpu|D_iw [15]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hAA0AAA0A000A000A;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & \plat|nios2_gen2_0|cpu|D_iw [12]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0000050500000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N43
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[14]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[14]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~0 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N25
dffeas \plat|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y16_N52
dffeas \plat|nios2_gen2_0|cpu|E_src1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~17_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [11] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[13]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[13]~6_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [17])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~17_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & ((\plat|nios2_gen2_0|cpu|D_iw [17])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~17_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [17]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[13]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[13]~6 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|nios2_gen2_0|cpu|R_src1[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N34
dffeas \plat|nios2_gen2_0|cpu|E_src1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[13]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N16
dffeas \plat|nios2_gen2_0|cpu|E_src1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[12]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N13
dffeas \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~9_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~38  ))
// \plat|nios2_gen2_0|cpu|Add0~10  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[8]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[8]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|Add0~9_sumout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (\plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((\plat|nios2_gen2_0|cpu|Add0~9_sumout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( 
// !\plat|nios2_gen2_0|cpu|D_iw [12] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (!\plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((\plat|nios2_gen2_0|cpu|Add0~9_sumout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( (\plat|nios2_gen2_0|cpu|Add0~9_sumout  & \plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~4 .lut_mask = 64'h0303A3A35353F3F3;
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N52
dffeas \plat|nios2_gen2_0|cpu|E_src1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[6]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[6]~13_combout  = ( \plat|nios2_gen2_0|cpu|R_src1~1_combout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|D_iw [10]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|Add0~45_sumout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_src1~1_combout  & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout ) # (\plat|nios2_gen2_0|cpu|Add0~45_sumout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_src1~1_combout  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((\plat|nios2_gen2_0|cpu|D_iw [10]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (\plat|nios2_gen2_0|cpu|Add0~45_sumout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_src1~1_combout  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (\plat|nios2_gen2_0|cpu|Add0~45_sumout  & 
// \plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Add0~45_sumout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~13 .lut_mask = 64'h00330F33FF330F33;
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N56
dffeas \plat|nios2_gen2_0|cpu|E_src1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_src1[6]~13_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[5]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[5]~10_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [9])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~33_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [9]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~33_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~10 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N31
dffeas \plat|nios2_gen2_0|cpu|E_src1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~41 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~41_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~6  ))
// \plat|nios2_gen2_0|cpu|Add0~42  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~41_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~41 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[4]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[4]~12_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [8])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~41_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [8]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~41_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~12 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|E_src1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N10
dffeas \plat|nios2_gen2_0|cpu|E_src1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N19
dffeas \plat|nios2_gen2_0|cpu|E_src2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  = ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [7])) # 
// (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .lut_mask = 64'h2700270000000000;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .lut_mask = 64'h0008000880888088;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N10
dffeas \plat|nios2_gen2_0|cpu|E_src2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~70 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~70_cout  = CARRY(( \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\plat|nios2_gen2_0|cpu|Add2~70_cout ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~70 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~70 .lut_mask = 64'h0000000000003333;
defparam \plat|nios2_gen2_0|cpu|Add2~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~61 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~61_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [0]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [0] ) + ( \plat|nios2_gen2_0|cpu|Add2~70_cout  ))
// \plat|nios2_gen2_0|cpu|Add2~62  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [0]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [0] ) + ( \plat|nios2_gen2_0|cpu|Add2~70_cout  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~61 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~61 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~53 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~53_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~62  ))
// \plat|nios2_gen2_0|cpu|Add2~54  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~62  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~53 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~53 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~1_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [2]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [2] ) + ( \plat|nios2_gen2_0|cpu|Add2~54  ))
// \plat|nios2_gen2_0|cpu|Add2~2  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [2]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [2] ) + ( \plat|nios2_gen2_0|cpu|Add2~54  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [2]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~1 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~5_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [3] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~2  ))
// \plat|nios2_gen2_0|cpu|Add2~6  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [3] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~2  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~5 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~45 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~45_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [4] ) + ( !\plat|nios2_gen2_0|cpu|E_src2 [4] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~6  ))
// \plat|nios2_gen2_0|cpu|Add2~46  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [4] ) + ( !\plat|nios2_gen2_0|cpu|E_src2 [4] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~6  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~45_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~45 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~45 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~37 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~37_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_src2 [5] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [5] ) + ( \plat|nios2_gen2_0|cpu|Add2~46  ))
// \plat|nios2_gen2_0|cpu|Add2~38  = CARRY(( !\plat|nios2_gen2_0|cpu|E_src2 [5] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [5] ) + ( \plat|nios2_gen2_0|cpu|Add2~46  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~37 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~37 .lut_mask = 64'h0000F0F000006666;
defparam \plat|nios2_gen2_0|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~49 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~49_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [6] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [6]) ) + ( \plat|nios2_gen2_0|cpu|Add2~38  ))
// \plat|nios2_gen2_0|cpu|Add2~50  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [6] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [6]) ) + ( \plat|nios2_gen2_0|cpu|Add2~38  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [6]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~49 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~49 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~41 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~41_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [7]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [7] ) + ( \plat|nios2_gen2_0|cpu|Add2~50  ))
// \plat|nios2_gen2_0|cpu|Add2~42  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [7]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [7] ) + ( \plat|nios2_gen2_0|cpu|Add2~50  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~41 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~41 .lut_mask = 64'h0000FF00000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~9_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_src2 [8] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [8] ) + ( \plat|nios2_gen2_0|cpu|Add2~42  ))
// \plat|nios2_gen2_0|cpu|Add2~10  = CARRY(( !\plat|nios2_gen2_0|cpu|E_src2 [8] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [8] ) + ( \plat|nios2_gen2_0|cpu|Add2~42  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [8]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~9_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~9 .lut_mask = 64'h0000F0F000006666;
defparam \plat|nios2_gen2_0|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~33 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~33_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [9]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [9] ) + ( \plat|nios2_gen2_0|cpu|Add2~10  ))
// \plat|nios2_gen2_0|cpu|Add2~34  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [9]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [9] ) + ( \plat|nios2_gen2_0|cpu|Add2~10  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~33 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~33 .lut_mask = 64'h0000FF00000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~29_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [10] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [10]) ) + ( \plat|nios2_gen2_0|cpu|Add2~34  ))
// \plat|nios2_gen2_0|cpu|Add2~30  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [10] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [10]) ) + ( \plat|nios2_gen2_0|cpu|Add2~34  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~29 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~13_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~30  ))
// \plat|nios2_gen2_0|cpu|Add2~14  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~30  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~13_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~13 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~25_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_src2 [12] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [12] ) + ( \plat|nios2_gen2_0|cpu|Add2~14  ))
// \plat|nios2_gen2_0|cpu|Add2~26  = CARRY(( !\plat|nios2_gen2_0|cpu|E_src2 [12] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [12] ) + ( \plat|nios2_gen2_0|cpu|Add2~14  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~25 .lut_mask = 64'h0000F0F000006666;
defparam \plat|nios2_gen2_0|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~21_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [13] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [13]) ) + ( \plat|nios2_gen2_0|cpu|Add2~26  ))
// \plat|nios2_gen2_0|cpu|Add2~22  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [13] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [13]) ) + ( \plat|nios2_gen2_0|cpu|Add2~26  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~21 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~17_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [14] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [14]) ) + ( \plat|nios2_gen2_0|cpu|Add2~22  ))
// \plat|nios2_gen2_0|cpu|Add2~18  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [14] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [14]) ) + ( \plat|nios2_gen2_0|cpu|Add2~22  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [14]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~17_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~17 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~85 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~85_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [15] ) + ( \plat|nios2_gen2_0|cpu|Add2~18  ))
// \plat|nios2_gen2_0|cpu|Add2~86  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [15] ) + ( \plat|nios2_gen2_0|cpu|Add2~18  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~85_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~85 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~85 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~81 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~81_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [16]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [16] ) + ( \plat|nios2_gen2_0|cpu|Add2~86  ))
// \plat|nios2_gen2_0|cpu|Add2~82  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [16]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [16] ) + ( \plat|nios2_gen2_0|cpu|Add2~86  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~81 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~81 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~105 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~105_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_src2 [17] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [17] ) + ( \plat|nios2_gen2_0|cpu|Add2~82  ))
// \plat|nios2_gen2_0|cpu|Add2~106  = CARRY(( !\plat|nios2_gen2_0|cpu|E_src2 [17] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [17] ) + ( \plat|nios2_gen2_0|cpu|Add2~82  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [17]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~105_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~105 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~105 .lut_mask = 64'h0000F0F000006666;
defparam \plat|nios2_gen2_0|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~101 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~101_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [18]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [18] ) + ( \plat|nios2_gen2_0|cpu|Add2~106  ))
// \plat|nios2_gen2_0|cpu|Add2~102  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [18]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [18] ) + ( \plat|nios2_gen2_0|cpu|Add2~106  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~101_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~101 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~101 .lut_mask = 64'h0000FF00000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~97 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~97_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [19]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [19] ) + ( \plat|nios2_gen2_0|cpu|Add2~102  ))
// \plat|nios2_gen2_0|cpu|Add2~98  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [19]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [19] ) + ( \plat|nios2_gen2_0|cpu|Add2~102  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~97_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~97 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~97 .lut_mask = 64'h0000CCCC00005A5A;
defparam \plat|nios2_gen2_0|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~89 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~89_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [20] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [20]) ) + ( \plat|nios2_gen2_0|cpu|Add2~98  ))
// \plat|nios2_gen2_0|cpu|Add2~90  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [20] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [20]) ) + ( \plat|nios2_gen2_0|cpu|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~89_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~89 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~89 .lut_mask = 64'h0000F00F000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~93 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~93_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [21]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [21] ) + ( \plat|nios2_gen2_0|cpu|Add2~90  ))
// \plat|nios2_gen2_0|cpu|Add2~94  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [21]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [21] ) + ( \plat|nios2_gen2_0|cpu|Add2~90  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~93_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~93 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~93 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~113 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~113_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [22] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [22]) ) + ( \plat|nios2_gen2_0|cpu|Add2~94  ))
// \plat|nios2_gen2_0|cpu|Add2~114  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [22] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [22]) ) + ( \plat|nios2_gen2_0|cpu|Add2~94  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~113_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~113 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~113 .lut_mask = 64'h0000CC3300000F0F;
defparam \plat|nios2_gen2_0|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~109 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~109_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [23] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [23]) ) + ( \plat|nios2_gen2_0|cpu|Add2~114  ))
// \plat|nios2_gen2_0|cpu|Add2~110  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [23] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [23]) ) + ( \plat|nios2_gen2_0|cpu|Add2~114  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~109_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~109 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~109 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~125 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~125_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [24]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [24] ) + ( \plat|nios2_gen2_0|cpu|Add2~110  ))
// \plat|nios2_gen2_0|cpu|Add2~126  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [24]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [24] ) + ( \plat|nios2_gen2_0|cpu|Add2~110  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~125_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~125 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~125 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~121 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~121_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [25]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [25] ) + ( \plat|nios2_gen2_0|cpu|Add2~126  ))
// \plat|nios2_gen2_0|cpu|Add2~122  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [25]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [25] ) + ( \plat|nios2_gen2_0|cpu|Add2~126  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~121_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~121 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~121 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~133 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~133_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [26] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [26]) ) + ( \plat|nios2_gen2_0|cpu|Add2~122  ))
// \plat|nios2_gen2_0|cpu|Add2~134  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [26] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [26]) ) + ( \plat|nios2_gen2_0|cpu|Add2~122  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~133_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~133 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~133 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~129 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~129_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [27]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [27] ) + ( \plat|nios2_gen2_0|cpu|Add2~134  ))
// \plat|nios2_gen2_0|cpu|Add2~130  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [27]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [27] ) + ( \plat|nios2_gen2_0|cpu|Add2~134  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~129_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~129 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~129 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~117 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~117_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [28]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [28] ) + ( \plat|nios2_gen2_0|cpu|Add2~130  ))
// \plat|nios2_gen2_0|cpu|Add2~118  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [28]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [28] ) + ( \plat|nios2_gen2_0|cpu|Add2~130  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~117_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~117 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~117 .lut_mask = 64'h0000CCCC00005A5A;
defparam \plat|nios2_gen2_0|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~77 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~77_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [29]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [29] ) + ( \plat|nios2_gen2_0|cpu|Add2~118  ))
// \plat|nios2_gen2_0|cpu|Add2~78  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [29]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [29] ) + ( \plat|nios2_gen2_0|cpu|Add2~118  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~77_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~77 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~77 .lut_mask = 64'h0000FF0000003C3C;
defparam \plat|nios2_gen2_0|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~73 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~73_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [30]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [30] ) + ( \plat|nios2_gen2_0|cpu|Add2~78  ))
// \plat|nios2_gen2_0|cpu|Add2~74  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [30]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [30] ) + ( \plat|nios2_gen2_0|cpu|Add2~78  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~73 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~73 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~65 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~65_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (!\plat|nios2_gen2_0|cpu|E_src1 [31]) ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ 
// (\plat|nios2_gen2_0|cpu|E_src2 [31])) ) + ( \plat|nios2_gen2_0|cpu|Add2~74  ))
// \plat|nios2_gen2_0|cpu|Add2~66  = CARRY(( !\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (!\plat|nios2_gen2_0|cpu|E_src1 [31]) ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ 
// (\plat|nios2_gen2_0|cpu|E_src2 [31])) ) + ( \plat|nios2_gen2_0|cpu|Add2~74  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~65_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~65 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~65 .lut_mask = 64'h0000C33C00000FF0;
defparam \plat|nios2_gen2_0|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[31]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[31]~31_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\plat|nios2_gen2_0|cpu|Add2~65_sumout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[31]~30_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|Add2~65_sumout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[31]~30_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[31]~30_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~65_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~31 .lut_mask = 64'h028A028A57DF57DF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [31] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q )) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [31] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29 .lut_mask = 64'h05050505C505C505;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[14]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[14]~16_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [20])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [20])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [20]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~16 .lut_mask = 64'h03470347CF47CF47;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N2
dffeas \plat|nios2_gen2_0|cpu|E_src2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[14]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[30]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[30]~31_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [30] & (\plat|nios2_gen2_0|cpu|R_logic_op [1] & \plat|nios2_gen2_0|cpu|E_src1 [30])) # 
// (\plat|nios2_gen2_0|cpu|E_src2 [30] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (!\plat|nios2_gen2_0|cpu|E_src1 [30]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|E_src1 [30]) # (\plat|nios2_gen2_0|cpu|E_src2 [30]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~31 .lut_mask = 64'hA50FA50F055A055A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[30]~32 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[30]~32_combout  = ( \plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[30]~31_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[30]~31_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[30]~31_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[30]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~32 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~32 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N19
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[30]~32_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( ((\plat|nios2_gen2_0|cpu|W_alu_result [30] & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [30] & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [30]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30 .lut_mask = 64'h2000755520007555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N32
dffeas \plat|nios2_gen2_0|cpu|E_src1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N44
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[29]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [29] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src2 [29]) # (!\plat|nios2_gen2_0|cpu|R_logic_op [0]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [29] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [29] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & !\plat|nios2_gen2_0|cpu|R_logic_op [0])) # (\plat|nios2_gen2_0|cpu|E_src2 [29] & (\plat|nios2_gen2_0|cpu|R_logic_op [1])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~23 .lut_mask = 64'hA505A5050F5A0F5A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[29]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[29]~25_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout  & ( \plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout  & ( \plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~25 .lut_mask = 64'h05053535C5C5F5F5;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[29]~25_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [29] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5])) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [29] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23 .lut_mask = 64'h11111111D111D111;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[12]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[12]~10_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \plat|nios2_gen2_0|cpu|D_iw [18] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( (!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [18]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~10 .lut_mask = 64'h11DD11DD0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N22
dffeas \plat|nios2_gen2_0|cpu|E_src2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[28]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[28]~24_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src2 [28] & ( !\plat|nios2_gen2_0|cpu|E_src1 [28] $ (!\plat|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src2 [28] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src2 [28] & ( 
// (\plat|nios2_gen2_0|cpu|E_src1 [28] & \plat|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src2 [28] & ( !\plat|nios2_gen2_0|cpu|E_src1 [28] $ (\plat|nios2_gen2_0|cpu|R_logic_op 
// [1]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[28]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~24 .lut_mask = 64'h9999111133336666;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[28]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[28]~26_combout  = ( \plat|nios2_gen2_0|cpu|Add2~117_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[28]~24_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [28])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~117_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[28]~24_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [28])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[28]~24_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~26 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N31
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[28]~26_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [28] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [28] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [28]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24 .lut_mask = 64'h080008003B333B33;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[29]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[29]~2_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~2 .lut_mask = 64'h02F202F207F707F7;
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N29
dffeas \plat|nios2_gen2_0|cpu|d_writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[29]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[30]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[30]~8_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] & ( ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] & ( 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] & ( 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[30]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~8 .lut_mask = 64'h00050F05F0F5FFF5;
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|d_writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[30]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[31]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[31]~7_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout 
//  & \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~7 .lut_mask = 64'h505350535C5F5C5F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N20
dffeas \plat|nios2_gen2_0|cpu|d_writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[31]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\plat|nios2_gen2_0|cpu|d_writedata [31],\plat|nios2_gen2_0|cpu|d_writedata [30],\plat|nios2_gen2_0|cpu|d_writedata [29],\plat|nios2_gen2_0|cpu|d_writedata [28],\plat|nios2_gen2_0|cpu|d_writedata [27],\plat|nios2_gen2_0|cpu|d_writedata [26],\plat|nios2_gen2_0|cpu|d_writedata [25],
\plat|nios2_gen2_0|cpu|d_writedata [24]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [9],\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [7],
\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],\plat|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_gbm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~10_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [27] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N58
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[27]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [27] & (\plat|nios2_gen2_0|cpu|R_logic_op [1] & \plat|nios2_gen2_0|cpu|E_src1 [27])) # 
// (\plat|nios2_gen2_0|cpu|E_src2 [27] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (!\plat|nios2_gen2_0|cpu|E_src1 [27]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|E_src1 [27]) # (\plat|nios2_gen2_0|cpu|E_src2 [27]))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~27 .lut_mask = 64'hC30FC30F033C033C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[27]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[27]~29_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [27]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~29 .lut_mask = 64'h05052727AFAF2727;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N46
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[27]~29_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ((\plat|nios2_gen2_0|cpu|W_alu_result [27])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [27]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27 .lut_mask = 64'h058D058D05050505;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[10]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[10]~14_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \plat|nios2_gen2_0|cpu|D_iw [16] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( (!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~14 .lut_mask = 64'h11DD11DD0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N47
dffeas \plat|nios2_gen2_0|cpu|E_src2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[10]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[26]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[26]~28_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [26] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [26]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [26] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [26])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [26]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~28 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[26]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[26]~30_combout  = ( \plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[26]~28_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [26])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[26]~28_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [26])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[26]~28_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~30 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N1
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[26]~30_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [26] & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [26]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28 .lut_mask = 64'h4073407300330033;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N29
dffeas \plat|nios2_gen2_0|cpu|E_src1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N46
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [26] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [26] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [28]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N8
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [25] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [25] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [27]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N10
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [26] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [26] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [24]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N1
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[25]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[25]~25_combout  = (!\plat|nios2_gen2_0|cpu|E_src1 [25] & ((!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [25])) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 [25]))))) # (\plat|nios2_gen2_0|cpu|E_src1 [25] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 
// [25])))))

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~25 .lut_mask = 64'h8336833683368336;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[25]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[25]~27_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [25])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [25])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [25]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~27 .lut_mask = 64'h050505AFAFAF05AF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N59
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[25]~27_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~9_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|ram_0|the_altsyncram|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N17
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( ((\plat|nios2_gen2_0|cpu|W_alu_result [25] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [25] & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [25]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 .lut_mask = 64'h30003F0F00000F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N17
dffeas \plat|nios2_gen2_0|cpu|E_src1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N52
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~16_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [15]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~16 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N32
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N41
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [18] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [16] ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18 .lut_mask = 64'h333333330F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N34
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N40
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N50
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N53
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~23_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [21] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [19]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N49
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [20]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N22
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [21] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [23] & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25 .lut_mask = 64'h11111111DDDDDDDD;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N28
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [24]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N26
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [25] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [25] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [23] & !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29 .lut_mask = 64'h4444444477777777;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N4
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~29_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[24]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [24] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [24]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [24] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [24])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [24]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~26 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[24]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[24]~28_combout  = ( \plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~125_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[24]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~28 .lut_mask = 64'h0505C5C53535F5F5;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N13
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[24]~28_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [24] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N38
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [24] & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [24]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 .lut_mask = 64'h404F404F000F000F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[28]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[28]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[28]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~3 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N47
dffeas \plat|nios2_gen2_0|cpu|d_writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[28]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~12_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [31] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N1
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[23]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .lut_mask = 64'hF000F000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N53
dffeas \plat|nios2_gen2_0|cpu|d_writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N56
dffeas \plat|nios2_gen2_0|cpu|d_writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N32
dffeas \plat|nios2_gen2_0|cpu|d_writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|d_writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N20
dffeas \plat|nios2_gen2_0|cpu|d_writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N41
dffeas \plat|nios2_gen2_0|cpu|d_writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\plat|nios2_gen2_0|cpu|d_writedata [23],\plat|nios2_gen2_0|cpu|d_writedata [22],\plat|nios2_gen2_0|cpu|d_writedata [21],\plat|nios2_gen2_0|cpu|d_writedata [20],\plat|nios2_gen2_0|cpu|d_writedata [19],\plat|nios2_gen2_0|cpu|d_writedata [18],\plat|nios2_gen2_0|cpu|d_writedata [17],
\plat|nios2_gen2_0|cpu|d_writedata [16]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [9],\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [7],
\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],\plat|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_gbm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [23] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 .lut_mask = 64'h0300030F5350535F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N34
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N25
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[23]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout  = (!\plat|nios2_gen2_0|cpu|E_src1 [23] & ((!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [23])) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 [23]))))) # (\plat|nios2_gen2_0|cpu|E_src1 [23] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 
// [23])))))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~21 .lut_mask = 64'h9136913691369136;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[23]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[23]~23_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout  & ( \plat|nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout  & ( \plat|nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~109_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~23 .lut_mask = 64'h05053535C5C5F5F5;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N4
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [23] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [23] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7])) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [23] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [23] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21 .lut_mask = 64'h03030303CF030303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[27]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[27]~5_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [3])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[27]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~5 .lut_mask = 64'h505F505F53535353;
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N23
dffeas \plat|nios2_gen2_0|cpu|d_writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~13_combout  = (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \plat|ram_0|the_altsyncram|auto_generated|q_a [30])

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|ram_0|the_altsyncram|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 64'h0055005500550055;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N49
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~2_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [22] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~2 .lut_mask = 64'h0030003F5530553F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N19
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[22]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[22]~22_combout  = (!\plat|nios2_gen2_0|cpu|E_src2 [22] & ((!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [22])) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [22]))))) # (\plat|nios2_gen2_0|cpu|E_src2 [22] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 
// [22])))))

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~22 .lut_mask = 64'h8336833683368336;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N29
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[22]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[22]~24_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [22] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[22]~22_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [22] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( (\plat|nios2_gen2_0|cpu|E_logic_result[22]~22_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[22]~22_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~24 .lut_mask = 64'h00550F0FFF550F0F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N37
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[22]~24_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [22] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [22] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// ((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [22] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [22] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22 .lut_mask = 64'h03030303A3A30303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[26]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[26]~6_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~6 .lut_mask = 64'h0101ABAB4545EFEF;
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N20
dffeas \plat|nios2_gen2_0|cpu|d_writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [29] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N55
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q  & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data[5]~DUPLICATE_q ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3 .lut_mask = 64'h0300030F5350535F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N23
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[21]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[21]~17_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [21] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [21]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [21] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [21])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [21]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~17 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[21]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[21]~19_combout  = ( \plat|nios2_gen2_0|cpu|Add2~93_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[21]~17_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [21])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~93_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[21]~17_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [21])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[21]~17_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~19 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N1
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[21]~19_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q )) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [21] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17 .lut_mask = 64'h1111B1111111B111;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[25]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[25]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~4 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[25]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout  = (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \plat|ram_0|the_altsyncram|auto_generated|q_a [28])

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|ram_0|the_altsyncram|auto_generated|q_a [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 64'h0055005500550055;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N52
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [20] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4 .lut_mask = 64'h0030003F5530553F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N13
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[20]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[20]~16_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [20] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [20]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [20] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [20])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [20]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~16 .lut_mask = 64'h8833883333663366;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[20]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[20]~18_combout  = ( \plat|nios2_gen2_0|cpu|Add2~89_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[20]~16_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~89_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[20]~16_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[20]~16_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~18 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N34
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[20]~18_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [20] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16 .lut_mask = 64'h0055005580D580D5;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N35
dffeas \plat|nios2_gen2_0|cpu|E_src1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout  = ( \plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # (\plat|nios2_gen2_0|cpu|Add2~53_sumout ))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  $ (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout )) # 
// (\plat|nios2_gen2_0|cpu|Add2~53_sumout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h5FF55FF50FF50FF5;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N55
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data 
// [3] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [19]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1 .lut_mask = 64'h03005350030F535F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N4
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[19]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [19] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [19]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [19] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [19])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 
// [19]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~18 .lut_mask = 64'hA00FA00F0F5A0F5A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[19]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[19]~20_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout  & ( \plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout  & ( \plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~20 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N59
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[19]~20_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [19] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [19] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [19] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [19] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [19]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18 .lut_mask = 64'h0303F30303030303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[24]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout 
// )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .lut_mask = 64'h00CC11DD22EE33FF;
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N44
dffeas \plat|nios2_gen2_0|cpu|d_writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~11_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [26] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N8
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [18] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .lut_mask = 64'h0300030F5350535F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N17
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[18]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[18]~19_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [18] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [18]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [18] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [18])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [18]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~19 .lut_mask = 64'hA00FA00F0F5A0F5A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[18]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[18]~21_combout  = ( \plat|nios2_gen2_0|cpu|Add2~101_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[18]~19_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~101_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[18]~19_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[18]~19_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~21 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N5
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[18]~21_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [18] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [18] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [18] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [18] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19 .lut_mask = 64'h03038B8B03030303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N4
dffeas \plat|nios2_gen2_0|cpu|E_src1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[17]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[17]~20_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [17] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [17]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [17] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [17])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 
// [17]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~20 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N35
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~18_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[17]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[17]~22_combout  = ( \plat|nios2_gen2_0|cpu|Add2~105_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[17]~20_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~105_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[17]~20_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[17]~20_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[17]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~22 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N26
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[17]~22_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~6_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [17] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~6 .lut_mask = 64'h0030003F5530553F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N32
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \plat|nios2_gen2_0|cpu|W_alu_result [17])) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [17] & !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20 .lut_mask = 64'h20202F2F00000F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N17
dffeas \plat|nios2_gen2_0|cpu|d_writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data 
// [0] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [16]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .lut_mask = 64'h00305530003F553F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N1
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N13
dffeas \plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[16]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[16]~13_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [16] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [16] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// ((\plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~13 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[16]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[16]~16_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[16]~13_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|Add2~81_sumout )) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [16])))) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[16]~13_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  
// & ((\plat|nios2_gen2_0|cpu|Add2~81_sumout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [16])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[16]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~16 .lut_mask = 64'h058D058D27AF27AF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N22
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [16] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [16] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14 .lut_mask = 64'h000F000F880F880F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N26
dffeas \plat|nios2_gen2_0|cpu|E_src2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[15]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[15]~14_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [15] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [15]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [15] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [15])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [15]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [15]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~14 .lut_mask = 64'h8833883333663366;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N52
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[15]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[15]~17_combout  = ( \plat|nios2_gen2_0|cpu|Add2~85_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[15]~14_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~85_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[15]~14_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[15]~14_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~17 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N20
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [7] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [7] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \plat|nios2_gen2_0|cpu|W_alu_result [15])) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [15] & !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [15]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15 .lut_mask = 64'h20202F2F00000F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[11]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[11]~5_combout  = ( \plat|nios2_gen2_0|cpu|Add0~13_sumout  & ( ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # 
// (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [15]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add0~13_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [15])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~5 .lut_mask = 64'h048C048C37BF37BF;
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N14
dffeas \plat|nios2_gen2_0|cpu|E_src1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N38
dffeas \plat|nios2_gen2_0|cpu|E_src2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[11]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[11]~3_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src1 [11] & (\plat|nios2_gen2_0|cpu|E_src2 [11] & \plat|nios2_gen2_0|cpu|R_logic_op [1])) # 
// (\plat|nios2_gen2_0|cpu|E_src1 [11] & (!\plat|nios2_gen2_0|cpu|E_src2 [11] $ (!\plat|nios2_gen2_0|cpu|R_logic_op [1]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|E_src2 [11]) # (\plat|nios2_gen2_0|cpu|E_src1 [11]))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [11]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~3 .lut_mask = 64'hC03FC03F033C033C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N7
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[11]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[11]~4_combout  = ( \plat|nios2_gen2_0|cpu|Add2~13_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[11]~3_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~13_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[11]~3_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[11]~3_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~4 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N16
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[11]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (!\plat|nios2_gen2_0|cpu|Add2~53_sumout ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// ( ((\plat|nios2_gen2_0|cpu|Add2~61_sumout  & !\plat|nios2_gen2_0|cpu|Add2~53_sumout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h3F333F33FFCCFFCC;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N22
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N5
dffeas \plat|nios2_gen2_0|cpu|d_writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N26
dffeas \plat|nios2_gen2_0|cpu|d_writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N26
dffeas \plat|nios2_gen2_0|cpu|d_writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N53
dffeas \plat|nios2_gen2_0|cpu|d_writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N59
dffeas \plat|nios2_gen2_0|cpu|d_writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\plat|nios2_gen2_0|cpu|d_writedata [15],\plat|nios2_gen2_0|cpu|d_writedata [14],\plat|nios2_gen2_0|cpu|d_writedata [13],\plat|nios2_gen2_0|cpu|d_writedata [12],\plat|nios2_gen2_0|cpu|d_writedata [11],\plat|nios2_gen2_0|cpu|d_writedata [10],\plat|nios2_gen2_0|cpu|d_writedata [9],
\plat|nios2_gen2_0|cpu|d_writedata [8]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [9],\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [7],
\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],\plat|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_gbm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [6] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 .lut_mask = 64'h00305530003F553F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|W_alu_result [1]))) # (\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|W_alu_result [1]))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|W_alu_result [1])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0 .lut_mask = 64'hF0FAF0FAF8FEF8FE;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout  = (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ) # ((\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [4]))

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hAFFFAFFFAFFFAFFF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N44
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N55
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[14]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 .lut_mask = 64'h050505058D058D05;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[10]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[10]~8_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( \plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [14])) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( \plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( 
// ((\plat|nios2_gen2_0|cpu|D_iw [14] & \plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( 
// !\plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( !\plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [14] & 
// \plat|nios2_gen2_0|cpu|R_src1~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~8 .lut_mask = 64'h000CCC0C333FFF3F;
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|E_src1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_src1[10]~8_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[10]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[10]~7_combout  = (!\plat|nios2_gen2_0|cpu|E_src2 [10] & ((!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src1 [10] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src1 [10])))) # (\plat|nios2_gen2_0|cpu|E_src2 [10] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src1 [10]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q 
// )))))

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~7 .lut_mask = 64'h9516951695169516;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[10]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[10]~8_combout  = ( \plat|nios2_gen2_0|cpu|Add2~29_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[10]~7_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [10])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~29_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[10]~7_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [10])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[10]~7_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~8 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N13
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N22
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [5] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 .lut_mask = 64'h03005350030F535F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N46
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[13]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [13] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [13]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [13] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [13] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op [1])) # (\plat|nios2_gen2_0|cpu|E_src2 [13] & ((\plat|nios2_gen2_0|cpu|R_logic_op 
// [1]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~5 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[13]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[13]~6_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]) ) ) 
// ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|Add2~21_sumout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [13])) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [13]) 
// ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|Add2~21_sumout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [13])) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~6 .lut_mask = 64'h03CF030303CFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N52
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[13]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [13] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [13] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [13] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [13] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 .lut_mask = 64'h0055F05500550055;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[12]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[12]~7_combout  = ( \plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( \plat|nios2_gen2_0|cpu|Add0~21_sumout  ) ) # ( !\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_src1~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [16])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[12]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[12]~7 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|R_src1[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N17
dffeas \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[12]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[12]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[12]~6_combout  = ( \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [12]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [12] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op [1])) # (\plat|nios2_gen2_0|cpu|E_src2 [12] & 
// ((\plat|nios2_gen2_0|cpu|R_logic_op [1]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~6 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N55
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[12]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[12]~7_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[12]~6_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( 
// (\plat|nios2_gen2_0|cpu|E_logic_result[12]~6_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[12]~6_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~7 .lut_mask = 64'h00330F0FFF330F0F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N8
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[12]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [4] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 .lut_mask = 64'h00305530003F553F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N37
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [4] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [12] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [12] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 .lut_mask = 64'h080008003B333B33;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~29_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [7] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~10  ))
// \plat|nios2_gen2_0|cpu|Add0~30  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [7] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[9]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[9]~9_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( \plat|nios2_gen2_0|cpu|Add0~29_sumout  & ( ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|R_src1~0_combout )) # (\plat|nios2_gen2_0|cpu|D_iw [13]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( \plat|nios2_gen2_0|cpu|Add0~29_sumout  & ( 
// ((\plat|nios2_gen2_0|cpu|D_iw [13] & \plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( 
// !\plat|nios2_gen2_0|cpu|Add0~29_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( !\plat|nios2_gen2_0|cpu|Add0~29_sumout  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \plat|nios2_gen2_0|cpu|R_src1~1_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.dataf(!\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~9 .lut_mask = 64'h0050F0500F5FFF5F;
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N23
dffeas \plat|nios2_gen2_0|cpu|E_src1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[9]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[9]~8_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [9] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [9]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [9] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [9])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [9]))) ) 
// )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~8 .lut_mask = 64'h8585858556565656;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N25
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[9]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[9]~9_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|Add2~33_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  
// & ( \plat|nios2_gen2_0|cpu|Add2~33_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[9]~8_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\plat|nios2_gen2_0|cpu|Add2~33_sumout  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\plat|nios2_gen2_0|cpu|Add2~33_sumout  & ( (\plat|nios2_gen2_0|cpu|E_logic_result[9]~8_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) 
// ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[9]~8_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~9 .lut_mask = 64'h00553333FF553333;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N56
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~1_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [3] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~1 .lut_mask = 64'h03005350030F535F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N28
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7 .lut_mask = 64'h030303038B038B03;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N17
dffeas \plat|nios2_gen2_0|cpu|d_writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [2] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5 .lut_mask = 64'h03005350030F535F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N40
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q  & 
// ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11 .lut_mask = 64'h03038B8B03030303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N10
dffeas \plat|nios2_gen2_0|cpu|E_src2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[14]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[14]~4_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src2 [14] & ( (!\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|R_logic_op [0]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src2 [14] & ( (\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_logic_op [0]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src2 
// [14] & ( \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src2 [14] & ( (!\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op [0]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~4 .lut_mask = 64'hA0A055550505FAFA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[14]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[14]~5_combout  = ( \plat|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|E_logic_result[14]~4_combout ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[14]~4_combout  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[14]~4_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~5 .lut_mask = 64'h03530353F353F353;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N56
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[14]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N14
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N17
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[11]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal1~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [9] & ( \plat|nios2_gen2_0|cpu|W_alu_result [12] & ( (\plat|nios2_gen2_0|cpu|W_alu_result [14] & (!\plat|nios2_gen2_0|cpu|W_alu_result [10] & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result [13] & !\plat|nios2_gen2_0|cpu|W_alu_result [11]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [14]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [10]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [13]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [11]),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [9]),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal1~0 .lut_mask = 64'h0000000040000000;
defparam \plat|mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~2_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result [5] & \plat|mm_interconnect_0|router|always1~1_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datad(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~2 .lut_mask = 64'h0000000000800080;
defparam \plat|mm_interconnect_0|router|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N13
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal6~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal6~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [6] & ( !\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal6~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal6~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|router|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal6~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal6~1_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|router|Equal1~0_combout  & (\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & \plat|mm_interconnect_0|router|Equal6~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal6~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal6~1 .lut_mask = 64'h0010001000000000;
defparam \plat|mm_interconnect_0|router|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[10]~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[10]~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|W_alu_result [7]))) # (\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|W_alu_result 
// [7]))))) # (\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|W_alu_result [7])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[10]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[10]~0 .lut_mask = 64'h000000001BA80000;
defparam \plat|mm_interconnect_0|router|src_channel[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N30
cyclonev_lcell_comb \plat|ram_0|wren~0 (
// Equation(s):
// \plat|ram_0|wren~0_combout  = ( \plat|mm_interconnect_0|router|Equal1~2_combout  & ( \plat|mm_interconnect_0|router|src_channel[10]~0_combout  ) ) # ( !\plat|mm_interconnect_0|router|Equal1~2_combout  & ( 
// \plat|mm_interconnect_0|router|src_channel[10]~0_combout  ) ) # ( \plat|mm_interconnect_0|router|Equal1~2_combout  & ( !\plat|mm_interconnect_0|router|src_channel[10]~0_combout  ) ) # ( !\plat|mm_interconnect_0|router|Equal1~2_combout  & ( 
// !\plat|mm_interconnect_0|router|src_channel[10]~0_combout  & ( (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ) # (((\plat|mm_interconnect_0|router|Equal6~1_combout ) # (\plat|mm_interconnect_0|router|always1~2_combout )) # 
// (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1])) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal6~1_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal1~2_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|ram_0|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|ram_0|wren~0 .extended_lut = "off";
defparam \plat|ram_0|wren~0 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \plat|ram_0|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [1] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [9]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6 .lut_mask = 64'h00305530003F553F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N7
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((\plat|nios2_gen2_0|cpu|W_alu_result [9])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [9]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12 .lut_mask = 64'h038B038B03030303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N5
dffeas \plat|nios2_gen2_0|cpu|E_src1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N31
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N43
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [29]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N32
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~17_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [30]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~17 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N59
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~17_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [16] & (\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & 
// \plat|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .lut_mask = 64'h0000000000200000;
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout  = ( \plat|nios2_gen2_0|cpu|Equal62~1_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N52
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw [16] & (\plat|nios2_gen2_0|cpu|D_iw [12] & ((!\plat|nios2_gen2_0|cpu|D_iw [14]) # 
// (\plat|nios2_gen2_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h0000000000D00000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw [16] & (\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw [14] & 
// !\plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .lut_mask = 64'h0000000002000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal62~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal62~0_combout  & ( (\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  & 
// \plat|nios2_gen2_0|cpu|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N56
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q  & ((\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result 
// [31]))) ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & (!\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h500050005F005F00;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~15_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [1]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~15 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N16
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~15_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[0]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [0] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # (!\plat|nios2_gen2_0|cpu|E_src1 [0]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [0] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & !\plat|nios2_gen2_0|cpu|E_src1 [0])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [0]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~29 .lut_mask = 64'hA00FA00F0F5A0F5A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[0]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[0]~14_combout  = ( \plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]) ) ) 
// ) # ( !\plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [0])) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [0])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [0]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~14 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N41
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[0]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|LessThan0~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|LessThan0~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) # ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|W_alu_result [0])) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_alu_result [0] & !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .lut_mask = 64'h22002200FF22FF22;
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [7] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7 .lut_mask = 64'h03005350030F535F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N10
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N16
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_fill_bit~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q  & \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .lut_mask = 64'h0505050500550055;
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [0] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [8]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .lut_mask = 64'h00305530003F553F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N25
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [0] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[7]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[7]~11_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [11])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~37_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [11]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~37_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~11 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N44
dffeas \plat|nios2_gen2_0|cpu|E_src1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_src1[7]~11_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[7]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[7]~10_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [7] & (\plat|nios2_gen2_0|cpu|E_src1 [7] & \plat|nios2_gen2_0|cpu|R_logic_op [1])) # 
// (\plat|nios2_gen2_0|cpu|E_src2 [7] & (!\plat|nios2_gen2_0|cpu|E_src1 [7] $ (!\plat|nios2_gen2_0|cpu|R_logic_op [1]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((\plat|nios2_gen2_0|cpu|E_src1 
// [7]) # (\plat|nios2_gen2_0|cpu|E_src2 [7]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~10 .lut_mask = 64'hA05FA05F055A055A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N50
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N5
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [6] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [4] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9 .lut_mask = 64'h555555550F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N38
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [5] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [5] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N23
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [8] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [6] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10 .lut_mask = 64'h0F0F0F0F55555555;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N19
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[7]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[7]~11_combout  = ( \plat|nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[7]~10_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[7]~10_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[7]~10_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~11 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N20
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[7]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~0_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~0 .lut_mask = 64'h00000000C000C000;
defparam \plat|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout  = ( !\plat|mm_interconnect_0|router|Equal1~2_combout  & ( !\plat|mm_interconnect_0|router|src_channel[10]~0_combout  & ( (!\plat|mm_interconnect_0|router|Equal6~1_combout  & 
// ((!\plat|mm_interconnect_0|router|always1~1_combout ) # (!\plat|mm_interconnect_0|router|always1~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datab(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal6~1_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|router|Equal1~2_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'hE0E0000000000000;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3_combout  ) # ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3_combout  & ( 
// (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00AF00AFFFFFFFFF;
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N32
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout )))) ) ) # ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( 
// (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FC00FC10FC10FC;
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N50
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|router|Equal6~1_combout  & ( !\plat|mm_interconnect_0|router|src_channel[10]~0_combout  & ( 
// (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|router|Equal1~2_combout  & ((!\plat|mm_interconnect_0|router|always1~1_combout ) # (!\plat|mm_interconnect_0|router|always1~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal1~2_combout ),
	.datad(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal6~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'hA080000000000000;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N35
dffeas \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~3_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N50
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # (!\plat|nios2_gen2_0|cpu|Add2~53_sumout ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( 
// ((!\plat|nios2_gen2_0|cpu|Add2~53_sumout  & !\plat|nios2_gen2_0|cpu|Add2~61_sumout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .lut_mask = 64'hF333F333FCFCFCFC;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N44
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N26
dffeas \plat|nios2_gen2_0|cpu|d_writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N14
dffeas \plat|nios2_gen2_0|cpu|d_writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|d_writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N53
dffeas \plat|nios2_gen2_0|cpu|d_writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N59
dffeas \plat|nios2_gen2_0|cpu|d_writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N29
dffeas \plat|nios2_gen2_0|cpu|d_writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\plat|nios2_gen2_0|cpu|d_writedata [7],\plat|nios2_gen2_0|cpu|d_writedata [6],\plat|nios2_gen2_0|cpu|d_writedata [5],\plat|nios2_gen2_0|cpu|d_writedata [4],\plat|nios2_gen2_0|cpu|d_writedata [3],\plat|nios2_gen2_0|cpu|d_writedata [2],\plat|nios2_gen2_0|cpu|d_writedata [1],
\plat|nios2_gen2_0|cpu|d_writedata [0]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [9],\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],
\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],\plat|nios2_gen2_0|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_gbm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [7] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N17
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((\plat|nios2_gen2_0|cpu|W_alu_result [7])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13 .lut_mask = 64'h038B0303038B0303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N35
dffeas \plat|nios2_gen2_0|cpu|d_writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \plat|pio_display_5|data_out[6]~feeder (
// Equation(s):
// \plat|pio_display_5|data_out[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_5|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_5|data_out[6]~feeder .extended_lut = "off";
defparam \plat|pio_display_5|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_display_5|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal5~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [4] & ( \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal5~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal5~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|router|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ((\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [1]))) # 
// (\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1 .lut_mask = 64'h00000000010A010A;
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N43
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000600060;
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N47
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0]) # (\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h33FF33FF333F333F;
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N32
dffeas \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N44
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N28
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h04040404C8C8C8C8;
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|router|Equal5~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & 
// (\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0] & (\plat|mm_interconnect_0|router|always1~0_combout  & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000000020002;
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( ((\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0])))) # (\plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0_combout ) ) ) 
// # ( !\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( (\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00EE00EE0FEF0FEF;
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N38
dffeas \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & (\plat|mm_interconnect_0|router|Equal5~0_combout  & !\plat|nios2_gen2_0|cpu|W_alu_result [8]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.datae(!\plat|mm_interconnect_0|pio_display_5_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0 .lut_mask = 64'h0000000008000000;
defparam \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( (\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0_combout  & !\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000050005000;
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N29
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N33
cyclonev_lcell_comb \plat|pio_display_0|always0~0 (
// Equation(s):
// \plat|pio_display_0|always0~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [2] & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|W_alu_result [3])) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_0|always0~0 .extended_lut = "off";
defparam \plat|pio_display_0|always0~0 .lut_mask = 64'h0A000A0000000000;
defparam \plat|pio_display_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N15
cyclonev_lcell_comb \plat|pio_display_5|always0~0 (
// Equation(s):
// \plat|pio_display_5|always0~0_combout  = ( \plat|pio_display_0|always0~0_combout  & ( \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|pio_display_0|always0~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_5|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_5|always0~0 .extended_lut = "off";
defparam \plat|pio_display_5|always0~0 .lut_mask = 64'h0000000000000808;
defparam \plat|pio_display_5|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N19
dffeas \plat|pio_display_5|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_5|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N15
cyclonev_lcell_comb \plat|pio_sw_init|Equal0~0 (
// Equation(s):
// \plat|pio_sw_init|Equal0~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [3] & ( \plat|nios2_gen2_0|cpu|W_alu_result [2] ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [3] & ( \plat|nios2_gen2_0|cpu|W_alu_result [2] ) ) # ( 
// \plat|nios2_gen2_0|cpu|W_alu_result [3] & ( !\plat|nios2_gen2_0|cpu|W_alu_result [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_sw_init|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_sw_init|Equal0~0 .extended_lut = "off";
defparam \plat|pio_sw_init|Equal0~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|pio_sw_init|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N55
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_5|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ))) ) ) # ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h2222222228282828;
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N56
dffeas \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0_combout  ) # ( 
// !\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N43
dffeas \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal8~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal8~0_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal1~1_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & (\plat|nios2_gen2_0|cpu|W_alu_result [7] & 
// !\plat|nios2_gen2_0|cpu|W_alu_result [8]))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal8~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal8~0 .lut_mask = 64'h0000000004000400;
defparam \plat|mm_interconnect_0|router|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal8~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|router|Equal8~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (\plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0_combout  & 
// (\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [0] & !\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|router|Equal8~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFF00100FFF0;
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N55
dffeas \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( \plat|nios2_gen2_0|cpu|W_alu_result [7] & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [8] & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & 
// (\plat|mm_interconnect_0|router|Equal1~1_combout  & !\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_2_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0 .lut_mask = 64'h0000000000000800;
defparam \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout 
//  & (\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0500050000000000;
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N41
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001440144;
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N38
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000280028;
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N17
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N29
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N51
cyclonev_lcell_comb \plat|pio_display_2|always0~0 (
// Equation(s):
// \plat|pio_display_2|always0~0_combout  = ( \plat|pio_display_0|always0~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\plat|pio_display_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_2|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_2|always0~0 .extended_lut = "off";
defparam \plat|pio_display_2|always0~0 .lut_mask = 64'h0000000000080008;
defparam \plat|pio_display_2|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N20
dffeas \plat|pio_display_2|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N29
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_2|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~23_combout  = ( \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [6] & ( ((\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [6] & 
// \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [6] & ( 
// (\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [6] & \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [6]),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 64'h003300330F3F0F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [0]) # (\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h55FF55FF555F555F;
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N38
dffeas \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0] & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout )) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000050501010000;
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N52
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0]))) ) ) # ( !\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h3030303060606060;
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal6~1_combout  & ( 
// (!\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|router|Equal6~1_combout  & ( (\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & \plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0_combout ))) ) ) ) # ( \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|router|Equal6~1_combout  & ( (!\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000EEEE0004EEEE;
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N2
dffeas \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal6~0_combout  & ( (\plat|mm_interconnect_0|router|Equal1~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_display_4_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0 .lut_mask = 64'h0000000004000000;
defparam \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0300030000000000;
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N41
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0006000600000000;
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N14
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N3
cyclonev_lcell_comb \plat|pio_display_4|always0~0 (
// Equation(s):
// \plat|pio_display_4|always0~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0] & (\plat|pio_display_0|always0~0_combout  & \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|pio_display_0|always0~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_4|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_4|always0~0 .extended_lut = "off";
defparam \plat|pio_display_4|always0~0 .lut_mask = 64'h0000000000080008;
defparam \plat|pio_display_4|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N14
dffeas \plat|pio_display_4|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6]~feeder_combout  = \plat|pio_display_4|data_out [6]

	.dataa(gnd),
	.datab(!\plat|pio_display_4|data_out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N26
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N3
cyclonev_lcell_comb \plat|pio_display_1|data_out[6]~feeder (
// Equation(s):
// \plat|pio_display_1|data_out[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_1|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_1|data_out[6]~feeder .extended_lut = "off";
defparam \plat|pio_display_1|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_display_1|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N32
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter 
// [1] & ( \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000000030F00;
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N50
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N24
cyclonev_lcell_comb \plat|pio_display_1|always0~0 (
// Equation(s):
// \plat|pio_display_1|always0~0_combout  = ( \plat|pio_display_0|always0~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|pio_display_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_1|always0~0 .extended_lut = "off";
defparam \plat|pio_display_1|always0~0 .lut_mask = 64'h0000000000200020;
defparam \plat|pio_display_1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N4
dffeas \plat|pio_display_1|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_1|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_1|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_display_1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6]~feeder_combout  = ( \plat|pio_display_1|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_display_1|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N41
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal10~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal10~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [4] & ( (\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_alu_result [5] & !\plat|nios2_gen2_0|cpu|W_alu_result [6])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal10~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal10~0 .lut_mask = 64'h0500050000000000;
defparam \plat|mm_interconnect_0|router|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N27
cyclonev_lcell_comb \plat|pio_display_0|always0~3 (
// Equation(s):
// \plat|pio_display_0|always0~3_combout  = ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|router|Equal1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_0|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_0|always0~3 .extended_lut = "off";
defparam \plat|pio_display_0|always0~3 .lut_mask = 64'h0000000000C000C0;
defparam \plat|pio_display_0|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N38
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( (\plat|pio_display_0|always0~3_combout  & 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|pio_display_0|always0~3_combout ),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000031003100;
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N58
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [0] & ( 
// (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & \plat|pio_display_0|always0~3_combout )) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// \plat|pio_display_0|always0~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|pio_display_0|always0~3_combout ),
	.datae(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000F00030000;
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N37
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N59
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal10~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal10~1_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal10~0_combout  & !\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal10~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal10~1 .lut_mask = 64'h000000000F000F00;
defparam \plat|mm_interconnect_0|router|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0_combout  = ( \plat|mm_interconnect_0|router|Equal10~1_combout  & ( \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ) ) ) ) # ( \plat|mm_interconnect_0|router|Equal10~1_combout  & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1] & ( (!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  $ 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|Equal10~1_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0 .lut_mask = 64'h00000AA0000000AA;
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0_combout  & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h000000000000CCCC;
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N29
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0_combout  ) # ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N46
dffeas \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [0] & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|write~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0005FFFF0000AAAA;
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N13
dffeas \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N54
cyclonev_lcell_comb \plat|pio_display_0|always0~1 (
// Equation(s):
// \plat|pio_display_0|always0~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [1] & 
// !\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [0]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_0|always0~1 .extended_lut = "off";
defparam \plat|pio_display_0|always0~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \plat|pio_display_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \plat|pio_display_0|always0~2 (
// Equation(s):
// \plat|pio_display_0|always0~2_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & ( \plat|pio_display_0|always0~1_combout  & ( (\plat|pio_display_0|always0~0_combout  & (\plat|mm_interconnect_0|router|Equal10~0_combout  & 
// (\plat|mm_interconnect_0|router|Equal1~0_combout  & !\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|pio_display_0|always0~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.dataf(!\plat|pio_display_0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_0|always0~2 .extended_lut = "off";
defparam \plat|pio_display_0|always0~2 .lut_mask = 64'h0000000001000000;
defparam \plat|pio_display_0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N50
dffeas \plat|pio_display_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_0|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_display_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N22
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_0|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N34
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h55F555F555FF55FF;
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N19
dffeas \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal7~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal7~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_alu_result 
// [6] & (!\plat|nios2_gen2_0|cpu|W_alu_result [7] & \plat|nios2_gen2_0|cpu|W_alu_result [4]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal7~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal7~0 .lut_mask = 64'h0000000000000020;
defparam \plat|mm_interconnect_0|router|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & 
// (\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [0] & (\plat|mm_interconnect_0|router|Equal7~0_combout  & \plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0001FFFF0000CCCC;
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N58
dffeas \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal7~0_combout  & ( !\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N59
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h03000300FC00FC00;
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0_combout  & !\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000030003000;
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N32
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N9
cyclonev_lcell_comb \plat|pio_display_3|always0~0 (
// Equation(s):
// \plat|pio_display_3|always0~0_combout  = ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal7~0_combout  & ( (\plat|pio_display_0|always0~0_combout  & 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|pio_display_0|always0~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_3|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_3|always0~0 .extended_lut = "off";
defparam \plat|pio_display_3|always0~0 .lut_mask = 64'h0000000004000000;
defparam \plat|pio_display_3|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N35
dffeas \plat|pio_display_3|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N20
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_3|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~22_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [6] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [6]) # 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [6] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [6] & ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [6]),
	.datac(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [6]),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [6]),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [6] ) ) # ( 
// !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # 
// ((\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [6]))) # (\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ) ) ) ) # ( 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # 
// ((\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [6]))) # (\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) # 
// ((\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [6]))) # (\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [6]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'hFF57FF57FF57FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N43
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N22
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data[6]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6])) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [6] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h0505C5050505C505;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N46
dffeas \plat|nios2_gen2_0|cpu|E_src2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N37
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~9_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N47
dffeas \plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[5]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[5]~9_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src1 [5] & (\plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_logic_op [1])) # 
// (\plat|nios2_gen2_0|cpu|E_src1 [5] & (!\plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|R_logic_op [1]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|E_src1 [5]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~9 .lut_mask = 64'hA05FA05F055A055A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[5]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[5]~10_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[5]~9_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|Add2~37_sumout )) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[5]~9_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|Add2~37_sumout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~10 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N25
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N52
dffeas \plat|pio_display_1|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_1|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_display_1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N17
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_1|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \plat|pio_display_0|data_out[5]~feeder (
// Equation(s):
// \plat|pio_display_0|data_out[5]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_0|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_0|data_out[5]~feeder .extended_lut = "off";
defparam \plat|pio_display_0|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_display_0|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N55
dffeas \plat|pio_display_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_0|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_0|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_display_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N32
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_0|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N5
dffeas \plat|pio_display_3|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N14
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_3|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~20_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [5] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [5])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [5] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [5]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [5] & ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [5]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [5] & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [5]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [5]),
	.datac(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [5]),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N38
dffeas \plat|pio_display_4|data_out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N4
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_4|data_out[5]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N30
cyclonev_lcell_comb \plat|pio_display_5|data_out[5]~feeder (
// Equation(s):
// \plat|pio_display_5|data_out[5]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_5|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_5|data_out[5]~feeder .extended_lut = "off";
defparam \plat|pio_display_5|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_display_5|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N31
dffeas \plat|pio_display_5|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_5|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N8
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_5|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N23
dffeas \plat|pio_display_2|data_out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N11
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_2|data_out[5]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~21_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [5] & ( 
// (\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [5] & ( 
// \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [5] & ( 
// !\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 64'h000000FF333333FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) 
// # (((\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [5])) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # ((\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout 
// ) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) ) ) ) # ( \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # ((\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # (\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [5])) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout 
// ) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [5]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.datae(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'hAAFFBBFFAFFFBFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N40
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [5] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N53
dffeas \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N29
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [16] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [14] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14 .lut_mask = 64'h555555550F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N53
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [15] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [13] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4 .lut_mask = 64'h0F0F0F0F55555555;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N28
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~5_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q  ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [12] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~5 .lut_mask = 64'h555555550F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N11
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [11] & !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6 .lut_mask = 64'h3300330033FF33FF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N56
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [12] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [10] ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3 .lut_mask = 64'h333333330F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N8
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]))

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N59
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [10] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [8] ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8 .lut_mask = 64'h0F0F0F0F33333333;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N26
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N20
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [7] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [7] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [9]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N49
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N5
dffeas \plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[8]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[8]~2_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [8] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [8] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// ((\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~2 .lut_mask = 64'hA055A055555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[8]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[8]~3_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[8]~2_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|Add2~9_sumout ) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q )) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[8]~2_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & \plat|nios2_gen2_0|cpu|Add2~9_sumout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[8]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~3 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0_combout  = ( !\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1] & ( 
// !\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (((!\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h0F3C0F3C00000000;
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0_combout  ) # ( 
// !\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00AF00AFFFFFFFFF;
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N44
dffeas \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal9~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal9~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [7] & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [4] & (\plat|mm_interconnect_0|router|Equal1~1_combout  & 
// !\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datab(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal9~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal9~0 .lut_mask = 64'h0000000000001010;
defparam \plat|mm_interconnect_0|router|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal9~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|router|Equal9~0_combout  & ( (\plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0_combout  & (\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [0] & 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ))) ) ) ) # ( \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|router|Equal9~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(!\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FCFC0010FCFC;
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N50
dffeas \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1] & (\plat|nios2_gen2_0|cpu|W_alu_result [7] & \plat|nios2_gen2_0|cpu|W_alu_result [4]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datae(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0 .lut_mask = 64'h0000000000000008;
defparam \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [0])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0300030000000000;
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N31
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & !\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & !\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0100010002000200;
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N29
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N34
dffeas \plat|pio_display_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_0|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_display_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N25
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_0|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N10
dffeas \plat|pio_display_1|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_1|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_display_1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4]~feeder_combout  = ( \plat|pio_display_1|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_display_1|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N35
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N47
dffeas \plat|pio_display_3|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N5
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_3|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~18_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [4] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [4])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [4] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [4]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [4] & ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [4]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [4] & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [4]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [4]),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [4]),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [4]),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N16
dffeas \plat|pio_display_4|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N52
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_4|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N5
dffeas \plat|pio_display_5|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N59
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_5|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N22
dffeas \plat|pio_display_2|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4]~feeder_combout  = ( \plat|pio_display_2|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_display_2|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N53
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  = ( \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [4] & ( ((\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [4])) # (\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [4] & ( 
// (\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [4]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [4]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 64'h003300330F3F0F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [4] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  & ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # (((\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [4])) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) ) ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [4] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # 
// ((\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [4])) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [4]),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'hAABBFFFFAFBFFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N47
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [4] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \plat|nios2_gen2_0|cpu|W_alu_result [4]))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte0_data [4] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [4] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h0800080008FF08FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [7])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~5_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [7]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~5_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~3 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N17
dffeas \plat|nios2_gen2_0|cpu|E_src1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[3]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [3] & (\plat|nios2_gen2_0|cpu|E_src1 [3] & \plat|nios2_gen2_0|cpu|R_logic_op [1])) # 
// (\plat|nios2_gen2_0|cpu|E_src2 [3] & (!\plat|nios2_gen2_0|cpu|E_src1 [3] $ (!\plat|nios2_gen2_0|cpu|R_logic_op [1]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((\plat|nios2_gen2_0|cpu|E_src1 
// [3]) # (\plat|nios2_gen2_0|cpu|E_src2 [3]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [3]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~1 .lut_mask = 64'hA05FA05F055A055A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[3]~2_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout 
// ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~2 .lut_mask = 64'h00553355FF553355;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N40
dffeas \plat|pio_display_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_0|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_display_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N16
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_0|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N16
dffeas \plat|pio_display_1|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_1|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_display_1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N11
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_1|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N40
dffeas \plat|pio_display_3|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N8
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_3|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~16_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [3] & (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [3])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [3] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [3]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [3] & ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [3]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [3] & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [3]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [3]),
	.datab(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [3]),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N0
cyclonev_lcell_comb \plat|pio_display_2|data_out[3]~feeder (
// Equation(s):
// \plat|pio_display_2|data_out[3]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_2|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_2|data_out[3]~feeder .extended_lut = "off";
defparam \plat|pio_display_2|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_display_2|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N2
dffeas \plat|pio_display_2|data_out[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_2|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N50
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_2|data_out[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N46
dffeas \plat|pio_display_5|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N53
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_5|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~17_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [3]) # (\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [3] & ( 
// \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [3] ) ) ) # ( \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [3] & ( 
// !\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [3]),
	.datae(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 64'h0000555500FF55FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N35
dffeas \plat|pio_display_4|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N16
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_4|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [3] ) ) # ( 
// !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ) # 
// (((\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [3] & \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout )) ) ) ) # ( 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ) # 
// (((\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [3] & \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout )) ) ) ) # ( 
// !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ) # 
// (((\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [3] & \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.datac(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [3]),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'hBBBFBBBFBBBFFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N14
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [3] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [3] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [3] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h080008003B333B33;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [8] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [8] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & \plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1 .lut_mask = 64'h0008000888088808;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N20
dffeas \plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[2]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op [1] & \plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (!\plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~0 .lut_mask = 64'hC30FC30F033C033C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[2]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & ( \plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & ( \plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~0 .lut_mask = 64'h05053535C5C5F5F5;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N23
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N45
cyclonev_lcell_comb \plat|pio_display_2|data_out[2]~feeder (
// Equation(s):
// \plat|pio_display_2|data_out[2]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_2|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_2|data_out[2]~feeder .extended_lut = "off";
defparam \plat|pio_display_2|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_display_2|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N47
dffeas \plat|pio_display_2|data_out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_2|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N14
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_2|data_out[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y14_N40
dffeas \plat|pio_display_5|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N17
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_5|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~15_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [2]) # (\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [2] & ( 
// \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [2] ) ) ) # ( \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [2] & ( 
// !\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [2]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 64'h000055550F0F5F5F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N58
dffeas \plat|pio_display_1|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_1|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_display_1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N1
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_1|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N31
dffeas \plat|pio_display_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_0|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_display_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N59
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_0|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N11
dffeas \plat|pio_display_3|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N56
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_3|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~14_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [2] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [2]) # 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [2] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [2]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [2]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [2] & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [2]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [2]),
	.datac(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [2]),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N42
cyclonev_lcell_comb \plat|pio_display_4|data_out[2]~feeder (
// Equation(s):
// \plat|pio_display_4|data_out[2]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_4|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_4|data_out[2]~feeder .extended_lut = "off";
defparam \plat|pio_display_4|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_display_4|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N43
dffeas \plat|pio_display_4|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_4|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N5
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_4|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [2] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ) # 
// ((\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]))) # (\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [2] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ) # 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ) ) ) ) # ( \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [2] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ) # (\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [2] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'hDDDDDDFFDFDFDFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N50
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal135~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal135~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [10] & ( (!\plat|nios2_gen2_0|cpu|D_iw [9] & (\plat|nios2_gen2_0|cpu|D_iw [6] & (\plat|nios2_gen2_0|cpu|D_iw [7] & !\plat|nios2_gen2_0|cpu|D_iw [8]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal135~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal135~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal135~0 .lut_mask = 64'h0200020000000000;
defparam \plat|nios2_gen2_0|cpu|Equal135~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N55
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N6
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~0 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & ( 
// (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~0 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~0 .lut_mask = 64'h0000000000000080;
defparam \plat|timer_0|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N33
cyclonev_lcell_comb \plat|timer_0|force_reload~0 (
// Equation(s):
// \plat|timer_0|force_reload~0_combout  = ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [3] & !\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|force_reload~0 .extended_lut = "off";
defparam \plat|timer_0|force_reload~0 .lut_mask = 64'h0000000033003300;
defparam \plat|timer_0|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N34
dffeas \plat|timer_0|force_reload~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N21
cyclonev_lcell_comb \plat|timer_0|counter_is_running~feeder (
// Equation(s):
// \plat|timer_0|counter_is_running~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|counter_is_running~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~feeder .extended_lut = "off";
defparam \plat|timer_0|counter_is_running~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|timer_0|counter_is_running~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N23
dffeas \plat|timer_0|counter_is_running (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N35
dffeas \plat|timer_0|force_reload (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N51
cyclonev_lcell_comb \plat|timer_0|always0~0 (
// Equation(s):
// \plat|timer_0|always0~0_combout  = ( \plat|timer_0|force_reload~q  ) # ( !\plat|timer_0|force_reload~q  & ( \plat|timer_0|counter_is_running~q  ) )

	.dataa(!\plat|timer_0|counter_is_running~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|always0~0 .extended_lut = "off";
defparam \plat|timer_0|always0~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|timer_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N56
dffeas \plat|timer_0|internal_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N0
cyclonev_lcell_comb \plat|timer_0|Add0~21 (
// Equation(s):
// \plat|timer_0|Add0~21_sumout  = SUM(( !\plat|timer_0|internal_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \plat|timer_0|Add0~22  = CARRY(( !\plat|timer_0|internal_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~21_sumout ),
	.cout(\plat|timer_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~21 .extended_lut = "off";
defparam \plat|timer_0|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~5 (
// Equation(s):
// \plat|timer_0|internal_counter~5_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~DUPLICATE_q  & !\plat|timer_0|Add0~21_sumout ) ) )

	.dataa(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~5 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~5 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|timer_0|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N55
dffeas \plat|timer_0|internal_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N3
cyclonev_lcell_comb \plat|timer_0|Add0~17 (
// Equation(s):
// \plat|timer_0|Add0~17_sumout  = SUM(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))
// \plat|timer_0|Add0~18  = CARRY(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~17_sumout ),
	.cout(\plat|timer_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~17 .extended_lut = "off";
defparam \plat|timer_0|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~4 (
// Equation(s):
// \plat|timer_0|internal_counter~4_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~DUPLICATE_q  & !\plat|timer_0|Add0~17_sumout ) ) )

	.dataa(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~4 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~4 .lut_mask = 64'hAA00AA0000000000;
defparam \plat|timer_0|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N59
dffeas \plat|timer_0|internal_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \plat|timer_0|Add0~13 (
// Equation(s):
// \plat|timer_0|Add0~13_sumout  = SUM(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))
// \plat|timer_0|Add0~14  = CARRY(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~13_sumout ),
	.cout(\plat|timer_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~13 .extended_lut = "off";
defparam \plat|timer_0|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N48
cyclonev_lcell_comb \plat|timer_0|internal_counter~3 (
// Equation(s):
// \plat|timer_0|internal_counter~3_combout  = ( !\plat|timer_0|Add0~13_sumout  & ( (!\plat|timer_0|force_reload~DUPLICATE_q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~3 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~3 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|timer_0|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N50
dffeas \plat|timer_0|internal_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N9
cyclonev_lcell_comb \plat|timer_0|Add0~9 (
// Equation(s):
// \plat|timer_0|Add0~9_sumout  = SUM(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))
// \plat|timer_0|Add0~10  = CARRY(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~9_sumout ),
	.cout(\plat|timer_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~9 .extended_lut = "off";
defparam \plat|timer_0|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N51
cyclonev_lcell_comb \plat|timer_0|internal_counter~2 (
// Equation(s):
// \plat|timer_0|internal_counter~2_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~DUPLICATE_q  & !\plat|timer_0|Add0~9_sumout ) ) )

	.dataa(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~2 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~2 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|timer_0|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N52
dffeas \plat|timer_0|internal_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N42
cyclonev_lcell_comb \plat|timer_0|Equal0~0 (
// Equation(s):
// \plat|timer_0|Equal0~0_combout  = ( \plat|timer_0|internal_counter [2] & ( \plat|timer_0|internal_counter [3] & ( (\plat|timer_0|internal_counter [0] & \plat|timer_0|internal_counter [1]) ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter [0]),
	.datac(!\plat|timer_0|internal_counter [1]),
	.datad(gnd),
	.datae(!\plat|timer_0|internal_counter [2]),
	.dataf(!\plat|timer_0|internal_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~0 .extended_lut = "off";
defparam \plat|timer_0|Equal0~0 .lut_mask = 64'h0000000000000303;
defparam \plat|timer_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N12
cyclonev_lcell_comb \plat|timer_0|Add0~5 (
// Equation(s):
// \plat|timer_0|Add0~5_sumout  = SUM(( \plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))
// \plat|timer_0|Add0~6  = CARRY(( \plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~5_sumout ),
	.cout(\plat|timer_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~5 .extended_lut = "off";
defparam \plat|timer_0|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N45
cyclonev_lcell_comb \plat|timer_0|internal_counter~1 (
// Equation(s):
// \plat|timer_0|internal_counter~1_combout  = ( !\plat|timer_0|force_reload~q  & ( (!\plat|timer_0|Equal0~3_combout  & \plat|timer_0|Add0~5_sumout ) ) )

	.dataa(!\plat|timer_0|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~1 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \plat|timer_0|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N46
dffeas \plat|timer_0|internal_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N15
cyclonev_lcell_comb \plat|timer_0|Add0~61 (
// Equation(s):
// \plat|timer_0|Add0~61_sumout  = SUM(( \plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))
// \plat|timer_0|Add0~62  = CARRY(( \plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~61_sumout ),
	.cout(\plat|timer_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~61 .extended_lut = "off";
defparam \plat|timer_0|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N30
cyclonev_lcell_comb \plat|timer_0|internal_counter~15 (
// Equation(s):
// \plat|timer_0|internal_counter~15_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( \plat|timer_0|Add0~61_sumout  & ( !\plat|timer_0|force_reload~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~15 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~15 .lut_mask = 64'h00000000F0F00000;
defparam \plat|timer_0|internal_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N31
dffeas \plat|timer_0|internal_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N18
cyclonev_lcell_comb \plat|timer_0|Add0~57 (
// Equation(s):
// \plat|timer_0|Add0~57_sumout  = SUM(( !\plat|timer_0|internal_counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))
// \plat|timer_0|Add0~58  = CARRY(( !\plat|timer_0|internal_counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~57_sumout ),
	.cout(\plat|timer_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~57 .extended_lut = "off";
defparam \plat|timer_0|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N3
cyclonev_lcell_comb \plat|timer_0|internal_counter~14 (
// Equation(s):
// \plat|timer_0|internal_counter~14_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|Add0~57_sumout  & ( !\plat|timer_0|force_reload~DUPLICATE_q  ) ) )

	.dataa(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~14 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~14 .lut_mask = 64'hAAAA000000000000;
defparam \plat|timer_0|internal_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N4
dffeas \plat|timer_0|internal_counter[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N21
cyclonev_lcell_comb \plat|timer_0|Add0~53 (
// Equation(s):
// \plat|timer_0|Add0~53_sumout  = SUM(( \plat|timer_0|internal_counter[7]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))
// \plat|timer_0|Add0~54  = CARRY(( \plat|timer_0|internal_counter[7]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~53_sumout ),
	.cout(\plat|timer_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~53 .extended_lut = "off";
defparam \plat|timer_0|Add0~53 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N18
cyclonev_lcell_comb \plat|timer_0|internal_counter~13 (
// Equation(s):
// \plat|timer_0|internal_counter~13_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( \plat|timer_0|Add0~53_sumout  & ( !\plat|timer_0|force_reload~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~13 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~13 .lut_mask = 64'h00000000F0F00000;
defparam \plat|timer_0|internal_counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N19
dffeas \plat|timer_0|internal_counter[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N24
cyclonev_lcell_comb \plat|timer_0|Add0~49 (
// Equation(s):
// \plat|timer_0|Add0~49_sumout  = SUM(( !\plat|timer_0|internal_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))
// \plat|timer_0|Add0~50  = CARRY(( !\plat|timer_0|internal_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~49_sumout ),
	.cout(\plat|timer_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~49 .extended_lut = "off";
defparam \plat|timer_0|Add0~49 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N45
cyclonev_lcell_comb \plat|timer_0|internal_counter~12 (
// Equation(s):
// \plat|timer_0|internal_counter~12_combout  = ( !\plat|timer_0|Add0~49_sumout  & ( (!\plat|timer_0|force_reload~DUPLICATE_q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~12 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~12 .lut_mask = 64'hAA00AA0000000000;
defparam \plat|timer_0|internal_counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N46
dffeas \plat|timer_0|internal_counter[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N27
cyclonev_lcell_comb \plat|timer_0|Add0~45 (
// Equation(s):
// \plat|timer_0|Add0~45_sumout  = SUM(( !\plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))
// \plat|timer_0|Add0~46  = CARRY(( !\plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~45_sumout ),
	.cout(\plat|timer_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~45 .extended_lut = "off";
defparam \plat|timer_0|Add0~45 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N36
cyclonev_lcell_comb \plat|timer_0|internal_counter~11 (
// Equation(s):
// \plat|timer_0|internal_counter~11_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|Add0~45_sumout  & ( !\plat|timer_0|force_reload~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~3_combout ),
	.dataf(!\plat|timer_0|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~11 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~11 .lut_mask = 64'hF0F0000000000000;
defparam \plat|timer_0|internal_counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N37
dffeas \plat|timer_0|internal_counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N30
cyclonev_lcell_comb \plat|timer_0|Add0~1 (
// Equation(s):
// \plat|timer_0|Add0~1_sumout  = SUM(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))
// \plat|timer_0|Add0~2  = CARRY(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~1_sumout ),
	.cout(\plat|timer_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~1 .extended_lut = "off";
defparam \plat|timer_0|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N27
cyclonev_lcell_comb \plat|timer_0|internal_counter~0 (
// Equation(s):
// \plat|timer_0|internal_counter~0_combout  = ( !\plat|timer_0|force_reload~q  & ( (!\plat|timer_0|Equal0~3_combout  & \plat|timer_0|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(!\plat|timer_0|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~0 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~0 .lut_mask = 64'h00F000F000000000;
defparam \plat|timer_0|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N29
dffeas \plat|timer_0|internal_counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N5
dffeas \plat|timer_0|internal_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N20
dffeas \plat|timer_0|internal_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N47
dffeas \plat|timer_0|internal_counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N51
cyclonev_lcell_comb \plat|timer_0|Equal0~2 (
// Equation(s):
// \plat|timer_0|Equal0~2_combout  = ( \plat|timer_0|internal_counter [8] & ( !\plat|timer_0|internal_counter [5] & ( (\plat|timer_0|internal_counter [6] & (\plat|timer_0|internal_counter [9] & !\plat|timer_0|internal_counter [7])) ) ) )

	.dataa(!\plat|timer_0|internal_counter [6]),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [9]),
	.datad(!\plat|timer_0|internal_counter [7]),
	.datae(!\plat|timer_0|internal_counter [8]),
	.dataf(!\plat|timer_0|internal_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~2 .extended_lut = "off";
defparam \plat|timer_0|Equal0~2 .lut_mask = 64'h0000050000000000;
defparam \plat|timer_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N58
dffeas \plat|timer_0|internal_counter[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N33
cyclonev_lcell_comb \plat|timer_0|Add0~41 (
// Equation(s):
// \plat|timer_0|Add0~41_sumout  = SUM(( \plat|timer_0|internal_counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))
// \plat|timer_0|Add0~42  = CARRY(( \plat|timer_0|internal_counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~41_sumout ),
	.cout(\plat|timer_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~41 .extended_lut = "off";
defparam \plat|timer_0|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~10 (
// Equation(s):
// \plat|timer_0|internal_counter~10_combout  = ( !\plat|timer_0|force_reload~q  & ( (!\plat|timer_0|Equal0~3_combout  & \plat|timer_0|Add0~41_sumout ) ) )

	.dataa(!\plat|timer_0|Equal0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~10 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~10 .lut_mask = 64'h00AA00AA00000000;
defparam \plat|timer_0|internal_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N59
dffeas \plat|timer_0|internal_counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N40
dffeas \plat|timer_0|internal_counter[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N36
cyclonev_lcell_comb \plat|timer_0|Add0~37 (
// Equation(s):
// \plat|timer_0|Add0~37_sumout  = SUM(( \plat|timer_0|internal_counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))
// \plat|timer_0|Add0~38  = CARRY(( \plat|timer_0|internal_counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~37_sumout ),
	.cout(\plat|timer_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~37 .extended_lut = "off";
defparam \plat|timer_0|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~9 (
// Equation(s):
// \plat|timer_0|internal_counter~9_combout  = ( \plat|timer_0|Add0~37_sumout  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|force_reload~q ) ) )

	.dataa(!\plat|timer_0|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~9 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~9 .lut_mask = 64'h00000000A0A0A0A0;
defparam \plat|timer_0|internal_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N55
dffeas \plat|timer_0|internal_counter[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N39
cyclonev_lcell_comb \plat|timer_0|Add0~33 (
// Equation(s):
// \plat|timer_0|Add0~33_sumout  = SUM(( \plat|timer_0|internal_counter[13]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))
// \plat|timer_0|Add0~34  = CARRY(( \plat|timer_0|internal_counter[13]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))

	.dataa(!\plat|timer_0|internal_counter[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~33_sumout ),
	.cout(\plat|timer_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~33 .extended_lut = "off";
defparam \plat|timer_0|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \plat|timer_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N39
cyclonev_lcell_comb \plat|timer_0|internal_counter~8 (
// Equation(s):
// \plat|timer_0|internal_counter~8_combout  = ( \plat|timer_0|Add0~33_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~8 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~8 .lut_mask = 64'h0000000088888888;
defparam \plat|timer_0|internal_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N41
dffeas \plat|timer_0|internal_counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N56
dffeas \plat|timer_0|internal_counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N37
dffeas \plat|timer_0|internal_counter[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \plat|timer_0|Add0~29 (
// Equation(s):
// \plat|timer_0|Add0~29_sumout  = SUM(( !\plat|timer_0|internal_counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))
// \plat|timer_0|Add0~30  = CARRY(( !\plat|timer_0|internal_counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~29_sumout ),
	.cout(\plat|timer_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~29 .extended_lut = "off";
defparam \plat|timer_0|Add0~29 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N36
cyclonev_lcell_comb \plat|timer_0|internal_counter~7 (
// Equation(s):
// \plat|timer_0|internal_counter~7_combout  = ( !\plat|timer_0|Add0~29_sumout  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|force_reload~q ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~7 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~7 .lut_mask = 64'hC0C0C0C000000000;
defparam \plat|timer_0|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N38
dffeas \plat|timer_0|internal_counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N43
dffeas \plat|timer_0|internal_counter[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N45
cyclonev_lcell_comb \plat|timer_0|Add0~25 (
// Equation(s):
// \plat|timer_0|Add0~25_sumout  = SUM(( !\plat|timer_0|internal_counter[15]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~25 .extended_lut = "off";
defparam \plat|timer_0|Add0~25 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N42
cyclonev_lcell_comb \plat|timer_0|internal_counter~6 (
// Equation(s):
// \plat|timer_0|internal_counter~6_combout  = ( !\plat|timer_0|Add0~25_sumout  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|force_reload~q ) ) )

	.dataa(!\plat|timer_0|Equal0~3_combout ),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~6 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~6 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|timer_0|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N44
dffeas \plat|timer_0|internal_counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N24
cyclonev_lcell_comb \plat|timer_0|Equal0~1 (
// Equation(s):
// \plat|timer_0|Equal0~1_combout  = ( \plat|timer_0|internal_counter [15] & ( (!\plat|timer_0|internal_counter [11] & (!\plat|timer_0|internal_counter [13] & (!\plat|timer_0|internal_counter [12] & \plat|timer_0|internal_counter [14]))) ) )

	.dataa(!\plat|timer_0|internal_counter [11]),
	.datab(!\plat|timer_0|internal_counter [13]),
	.datac(!\plat|timer_0|internal_counter [12]),
	.datad(!\plat|timer_0|internal_counter [14]),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~1 .extended_lut = "off";
defparam \plat|timer_0|Equal0~1 .lut_mask = 64'h0000000000800080;
defparam \plat|timer_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N18
cyclonev_lcell_comb \plat|timer_0|Equal0~3 (
// Equation(s):
// \plat|timer_0|Equal0~3_combout  = ( \plat|timer_0|Equal0~1_combout  & ( (\plat|timer_0|Equal0~0_combout  & (!\plat|timer_0|internal_counter [4] & (!\plat|timer_0|internal_counter [10] & \plat|timer_0|Equal0~2_combout ))) ) )

	.dataa(!\plat|timer_0|Equal0~0_combout ),
	.datab(!\plat|timer_0|internal_counter [4]),
	.datac(!\plat|timer_0|internal_counter [10]),
	.datad(!\plat|timer_0|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~3 .extended_lut = "off";
defparam \plat|timer_0|Equal0~3 .lut_mask = 64'h0000000000400040;
defparam \plat|timer_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N19
dffeas \plat|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N3
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~0 (
// Equation(s):
// \plat|timer_0|timeout_occurred~0_combout  = ( \plat|timer_0|delayed_unxcounter_is_zeroxx0~q  & ( !\plat|timer_0|timeout_occurred~q  ) ) # ( !\plat|timer_0|delayed_unxcounter_is_zeroxx0~q  & ( (!\plat|timer_0|timeout_occurred~q  & 
// !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|timeout_occurred~q ),
	.datad(!\plat|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~0 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~0 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \plat|timer_0|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N30
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~1 (
// Equation(s):
// \plat|timer_0|timeout_occurred~1_combout  = ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (!\plat|timer_0|timeout_occurred~0_combout  & (((\plat|nios2_gen2_0|cpu|W_alu_result [2]) # (\plat|nios2_gen2_0|cpu|W_alu_result [3])) # 
// (\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ))) ) ) # ( !\plat|timer_0|period_l_wr_strobe~0_combout  & ( !\plat|timer_0|timeout_occurred~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datad(!\plat|timer_0|timeout_occurred~0_combout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~1 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~1 .lut_mask = 64'hFF00FF007F007F00;
defparam \plat|timer_0|timeout_occurred~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N32
dffeas \plat|timer_0|timeout_occurred (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \plat|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N12
cyclonev_lcell_comb \plat|timer_0|control_register~0 (
// Equation(s):
// \plat|timer_0|control_register~0_combout  = ( \plat|timer_0|control_register~q  & ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( ((!\plat|nios2_gen2_0|cpu|W_alu_result [2]) # ((\plat|nios2_gen2_0|cpu|d_writedata [0]) # 
// (\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|W_alu_result [3]) ) ) ) # ( !\plat|timer_0|control_register~q  & ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [3] & 
// (\plat|nios2_gen2_0|cpu|W_alu_result [2] & (!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|d_writedata [0]))) ) ) ) # ( \plat|timer_0|control_register~q  & ( !\plat|timer_0|period_l_wr_strobe~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.datae(!\plat|timer_0|control_register~q ),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|control_register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|control_register~0 .extended_lut = "off";
defparam \plat|timer_0|control_register~0 .lut_mask = 64'h0000FFFF0020DFFF;
defparam \plat|timer_0|control_register~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N13
dffeas \plat|timer_0|control_register (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|control_register~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|control_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|control_register .is_wysiwyg = "true";
defparam \plat|timer_0|control_register .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~14_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// !\plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .lut_mask = 64'h0000000000001000;
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_op_wrctl (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_op_wrctl~combout  = ( \plat|nios2_gen2_0|cpu|Equal62~14_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .lut_mask = 64'h0000000055555555;
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N32
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout  = (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & (\plat|nios2_gen2_0|cpu|Equal135~0_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal135~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 .lut_mask = 64'h0101010101010101;
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N46
dffeas \plat|nios2_gen2_0|cpu|W_ienable_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ienable_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1_combout  = ( \plat|nios2_gen2_0|cpu|W_ienable_reg [2] & ( (\plat|timer_0|timeout_occurred~q  & \plat|timer_0|control_register~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|timeout_occurred~q ),
	.datad(!\plat|timer_0|control_register~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_ienable_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1 .lut_mask = 64'h00000000000F000F;
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N58
dffeas \plat|nios2_gen2_0|cpu|W_ipending_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ipending_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|D_iw [8] & (!\plat|nios2_gen2_0|cpu|D_iw [9] & (!\plat|nios2_gen2_0|cpu|D_iw [10] & \plat|nios2_gen2_0|cpu|D_iw [7]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (\plat|nios2_gen2_0|cpu|D_iw [8] & (!\plat|nios2_gen2_0|cpu|D_iw [9] & (!\plat|nios2_gen2_0|cpu|D_iw [10] & !\plat|nios2_gen2_0|cpu|D_iw [7]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0 .lut_mask = 64'h4000400000800080;
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[2]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[2]~4_combout  = ( \plat|nios2_gen2_0|cpu|W_ienable_reg [2] & ( (\plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0_combout  & ((\plat|nios2_gen2_0|cpu|W_ipending_reg [2]) # (\plat|nios2_gen2_0|cpu|Equal135~0_combout ))) 
// ) ) # ( !\plat|nios2_gen2_0|cpu|W_ienable_reg [2] & ( (!\plat|nios2_gen2_0|cpu|Equal135~0_combout  & (\plat|nios2_gen2_0|cpu|W_ipending_reg [2] & \plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal135~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_ipending_reg [2]),
	.datad(!\plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_ienable_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[2]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[2]~4 .lut_mask = 64'h000C000C003F003F;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N32
dffeas \plat|nios2_gen2_0|cpu|W_control_rd_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_control_rd_data[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_control_rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\plat|nios2_gen2_0|cpu|W_control_rd_data [2]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [2])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [2])) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// ((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.datad(!\plat|nios2_gen2_0|cpu|W_control_rd_data [2]),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h474703CF03030303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N46
dffeas \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y16_N47
dffeas \plat|nios2_gen2_0|cpu|E_src1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[19]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N13
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N50
dffeas \plat|nios2_gen2_0|cpu|E_src2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[1]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[1]~15_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [1] & ((\plat|nios2_gen2_0|cpu|E_src2 [1]))) # (\plat|nios2_gen2_0|cpu|E_src1 [1] & 
// ((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [1]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [1] & 
// !\plat|nios2_gen2_0|cpu|E_src2 [1])) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1 [1] & \plat|nios2_gen2_0|cpu|E_src2 [1])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~15 .lut_mask = 64'hA005A0050FFA0FFA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[1]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[1]~15_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[1]~15_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|Add2~53_sumout )) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[1]~15_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|Add2~53_sumout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~15 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N29
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N52
dffeas \plat|pio_display_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_0|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_display_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N14
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N39
cyclonev_lcell_comb \plat|pio_display_4|data_out[1]~feeder (
// Equation(s):
// \plat|pio_display_4|data_out[1]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_display_4|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_display_4|data_out[1]~feeder .extended_lut = "off";
defparam \plat|pio_display_4|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_display_4|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N40
dffeas \plat|pio_display_4|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_4|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N11
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_4|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \selector[1]~input (
	.i(selector[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\selector[1]~input_o ));
// synopsys translate_off
defparam \selector[1]~input .bus_hold = "false";
defparam \selector[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y15_N23
dffeas \plat|pio_sw_selector|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\selector[1]~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_sw_selector|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_sw_selector|readdata[1] .is_wysiwyg = "true";
defparam \plat|pio_sw_selector|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N8
dffeas \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_sw_selector|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout  = ( \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [1] & ((!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [1]) # 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & 
// ( (!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [1] & ((!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [1]) # (!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [1]) # (!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [1] & ( 
// !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [1]) # (!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [1]),
	.datac(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [1]),
	.datae(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~5 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N48
cyclonev_lcell_comb \plat|timer_0|read_mux_out[1]~1 (
// Equation(s):
// \plat|timer_0|read_mux_out[1]~1_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [2] & ( (\plat|timer_0|counter_is_running~q  & (!\plat|nios2_gen2_0|cpu|W_alu_result [3] & !\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q )) ) )

	.dataa(!\plat|timer_0|counter_is_running~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[1]~1 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[1]~1 .lut_mask = 64'h5000500000000000;
defparam \plat|timer_0|read_mux_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N49
dffeas \plat|timer_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N59
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N55
dffeas \plat|pio_display_1|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_1|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_display_1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N47
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_1|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N35
dffeas \plat|pio_display_5|data_out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N44
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_5|data_out[1]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout  = ( \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & (!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [1]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [1]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [1] & ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.datab(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [1]),
	.datae(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~6 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N58
dffeas \plat|pio_display_2|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N38
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_2|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N47
dffeas \plat|pio_display_3|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N41
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_3|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [1]) ) ) ) # ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [1]) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [1] & ( 
// !\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [1]),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .lut_mask = 64'h005500550055FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [1] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( 
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout ) # 
// ((!\plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  
// & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout ) # (!\plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [1]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .lut_mask = 64'hFFAAFFBBFFFFFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N25
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [1]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N22
dffeas \plat|nios2_gen2_0|cpu|W_ienable_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \init~input (
	.i(init),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\init~input_o ));
// synopsys translate_off
defparam \init~input .bus_hold = "false";
defparam \init~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N9
cyclonev_lcell_comb \plat|pio_button_stop|always1~0 (
// Equation(s):
// \plat|pio_button_stop|always1~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [3] & ( (\plat|nios2_gen2_0|cpu|d_write~q  & (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|W_alu_result 
// [2])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_stop|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_stop|always1~0 .extended_lut = "off";
defparam \plat|pio_button_stop|always1~0 .lut_mask = 64'h0000000050005000;
defparam \plat|pio_button_stop|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0011001101000100;
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N58
dffeas \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N55
dffeas \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & 
// (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000004400440;
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N26
dffeas \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0_combout  ) ) # ( 
// !\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0_combout  ) ) # ( \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0000CFCFFFFFFFFF;
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N19
dffeas \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q ))) ) ) # ( !\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h00F000F030C030C0;
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal3~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [6] & ( \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|router|Equal1~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal3~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal3~0 .lut_mask = 64'h0000000000400000;
defparam \plat|mm_interconnect_0|router|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal3~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|router|Equal3~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0] & 
// (\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0] & \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0_combout ))) ) ) ) # ( \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|router|Equal3~0_combout  & ( (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FCFC0004FCFC;
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N37
dffeas \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal3~0_combout  & ( !\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0300030000000000;
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N56
dffeas \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N59
dffeas \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N30
cyclonev_lcell_comb \plat|pio_sw_init|always1~0 (
// Equation(s):
// \plat|pio_sw_init|always1~0_combout  = (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|pio_sw_init_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_sw_init|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_sw_init|always1~0 .extended_lut = "off";
defparam \plat|pio_sw_init|always1~0 .lut_mask = 64'h0300030003000300;
defparam \plat|pio_sw_init|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N12
cyclonev_lcell_comb \plat|pio_sw_init|irq_mask~0 (
// Equation(s):
// \plat|pio_sw_init|irq_mask~0_combout  = ( \plat|pio_sw_init|always1~0_combout  & ( (!\plat|pio_button_stop|always1~0_combout  & (((\plat|pio_sw_init|irq_mask~q )))) # (\plat|pio_button_stop|always1~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0] & (\plat|nios2_gen2_0|cpu|d_writedata [0])) # (\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0] & ((\plat|pio_sw_init|irq_mask~q ))))) ) ) # ( 
// !\plat|pio_sw_init|always1~0_combout  & ( \plat|pio_sw_init|irq_mask~q  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.datab(!\plat|pio_button_stop|always1~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|pio_sw_init|irq_mask~q ),
	.datae(gnd),
	.dataf(!\plat|pio_sw_init|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_sw_init|irq_mask~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_sw_init|irq_mask~0 .extended_lut = "off";
defparam \plat|pio_sw_init|irq_mask~0 .lut_mask = 64'h00FF00FF10DF10DF;
defparam \plat|pio_sw_init|irq_mask~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N14
dffeas \plat|pio_sw_init|irq_mask (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_sw_init|irq_mask~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_sw_init|irq_mask~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_sw_init|irq_mask .is_wysiwyg = "true";
defparam \plat|pio_sw_init|irq_mask .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~2_combout  = ( \plat|pio_sw_init|irq_mask~q  & ( (\plat|nios2_gen2_0|cpu|W_ienable_reg [1] & !\init~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_ienable_reg [1]),
	.datad(!\init~input_o ),
	.datae(gnd),
	.dataf(!\plat|pio_sw_init|irq_mask~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~2 .lut_mask = 64'h000000000F000F00;
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N14
dffeas \plat|nios2_gen2_0|cpu|W_ipending_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout  = (\plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal135~0_combout  & ((\plat|nios2_gen2_0|cpu|W_ipending_reg [1]))) # (\plat|nios2_gen2_0|cpu|Equal135~0_combout  
// & (\plat|nios2_gen2_0|cpu|W_ienable_reg [1]))))

	.dataa(!\plat|nios2_gen2_0|cpu|W_ienable_reg [1]),
	.datab(!\plat|nios2_gen2_0|cpu|Equal135~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_ipending_reg [1]),
	.datad(!\plat|nios2_gen2_0|cpu|W_control_rd_data[2]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~3 .lut_mask = 64'h001D001D001D001D;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N34
dffeas \plat|nios2_gen2_0|cpu|W_control_rd_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|W_control_rd_data [1] & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_control_rd_data [1] & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_control_rd_data [1] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) # (\plat|nios2_gen2_0|cpu|W_alu_result [1]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_control_rd_data [1] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [1] & 
// ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_control_rd_data [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h50335F3300330033;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[2]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[2]~2_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( \plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( \plat|nios2_gen2_0|cpu|Add0~1_sumout  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( \plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( \plat|nios2_gen2_0|cpu|Add0~1_sumout  ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( !\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [6]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( !\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & \plat|nios2_gen2_0|cpu|D_iw [6]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~2 .lut_mask = 64'h0505AFAF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N11
dffeas \plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N40
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N14
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N35
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [1])) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [3])))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N41
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N34
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [5] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [5] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N4
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N50
dffeas \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[4]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[4]~11_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_src2 [4])) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [4]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|E_src2 [4]) # (\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~11 .lut_mask = 64'hC333C333033C033C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[4]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[4]~12_combout  = ( \plat|nios2_gen2_0|cpu|Add2~45_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[4]~11_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~45_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[4]~11_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[4]~11_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~12 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N14
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~1_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [4] & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [6] & \plat|nios2_gen2_0|cpu|d_read~q 
// )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.datad(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~1 .lut_mask = 64'h000C000C00000000;
defparam \plat|mm_interconnect_0|router|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (\plat|mm_interconnect_0|router|always1~1_combout  & 
// \plat|mm_interconnect_0|router|always1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datad(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000000F000F;
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N50
dffeas \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1_combout ) ) ) # ( !\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg 
// [0] & \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FAF0FAF0FFF0FFF;
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N53
dffeas \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [0] & ( (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0] & 
// (((\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout  & \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout )) # (\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used 
// [1]))) ) ) # ( !\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF02AA02AA;
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N49
dffeas \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0_combout  = ( !\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|router|always1~2_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) ) )

	.dataa(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h0500050000000000;
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~2_combout  = ( !\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0] & ( 
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FFFF0000;
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N49
dffeas \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0_combout  & ( 
// !\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000FF00FF0;
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N19
dffeas \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|router|always1~1_combout  & ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|router|always1~0_combout ) # 
// (\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))))) ) ) ) # ( !\plat|mm_interconnect_0|router|always1~1_combout  & ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0]) ) ) ) # ( \plat|mm_interconnect_0|router|always1~1_combout  & ( 
// !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0]) ) ) ) # ( 
// !\plat|mm_interconnect_0|router|always1~1_combout  & ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h0C0C0C0C0C0C0C84;
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1_combout  = ( !\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout  & \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000F000F00000000;
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N29
dffeas \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal2~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [4] & ( !\plat|nios2_gen2_0|cpu|W_alu_result [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal2~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N8
dffeas \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0_combout  ) ) # ( 
// !\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0_combout  ) ) # ( \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0] & ( 
// !\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0000AAFFFFFFFFFF;
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N14
dffeas \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal2~1_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [8] & ( (\plat|mm_interconnect_0|router|Equal2~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & \plat|mm_interconnect_0|router|Equal1~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal2~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal2~1 .lut_mask = 64'h0000004400000000;
defparam \plat|mm_interconnect_0|router|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N49
dffeas \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ))) ) ) 
// # ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]) ) 
// )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h0A0A0A0A0AA00AA0;
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0] & 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|router|Equal2~1_combout ))) ) ) ) # ( \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout  & ( (!\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]) 
// ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FCFC0010FCFC;
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N7
dffeas \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout  = ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal2~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result [8] & \plat|nios2_gen2_0|cpu|W_alu_result [5]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1 .lut_mask = 64'h0000000000400000;
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout  
// & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0300030000000000;
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N2
dffeas \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( !\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [1] & 
// ( (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout  & (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000005A00000000;
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N56
dffeas \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = ( !\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0] & 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 64'hA000A00000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// (\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datad(!\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h000A000A00000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~8 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout  & ( 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0] & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) ) ) # ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout  & ( 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0] & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .lut_mask = 64'h0000000002020808;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~7 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|Equal3~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE_q ))) ) ) ) # ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|Equal3~0_combout  & ( 
// (\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_sw_init_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .lut_mask = 64'h0000000004000800;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~6 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|Equal10~1_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( 
// \plat|mm_interconnect_0|router|Equal10~1_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_display_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .lut_mask = 64'h0000000010004000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & ( 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & ((!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout ) # 
// (\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) ) ) ) # ( !\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & ( 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datab(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.datad(!\plat|mm_interconnect_0|pio_sw_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'hA0A080A000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q )) ) ) ) # ( !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_display_5_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_display_5_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000003003000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & \plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_display_4_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_display_4_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 64'h0002000200080008;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal7~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  $ 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_3_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 64'h0000000002200000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_1_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0010001000200020;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( \plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_display_2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0000000002080208;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  & ((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ) # (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'hA080000000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// (((!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout )) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ))) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .lut_mask = 64'h3333333331333133;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( (\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// ((\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ) # (\plat|nios2_gen2_0|cpu|d_read~q ))) ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( 
// (\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .lut_mask = 64'h0033003303330333;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N11
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N58
dffeas \plat|nios2_gen2_0|cpu|d_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & 
// (((\plat|nios2_gen2_0|cpu|d_write~q  & !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ))) # 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & (\plat|nios2_gen2_0|cpu|d_write~q  & ((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q )))) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datab(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .lut_mask = 64'h000000003B0A3B0A;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001300130;
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N58
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout )) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_display_3_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_display_3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000002020808;
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N35
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'h8000800000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  = ( \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  ) ) # ( 
// !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ((!\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ) # ((!\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ) # 
// (\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h3323332333333333;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|E_new_inst~q  & !\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q 
// )) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( ((\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|E_new_inst~q )) # (\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h05FF05FF05000500;
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( \plat|nios2_gen2_0|cpu|E_new_inst~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & 
// ( \plat|nios2_gen2_0|cpu|E_new_inst~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( !\plat|nios2_gen2_0|cpu|E_new_inst~q  & ( (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ) # (\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( 
// !\plat|nios2_gen2_0|cpu|E_new_inst~q  & ( (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & (\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .lut_mask = 64'h0005004500FF00FF;
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N37
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~3_combout  = !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] $ (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~3 .lut_mask = 64'hF00FF00FF00FF00F;
defparam \plat|nios2_gen2_0|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N29
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N28
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~2_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt 
// [0] $ (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~2 .lut_mask = 64'hCC33CC3300FF00FF;
defparam \plat|nios2_gen2_0|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N46
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~1_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] $ 
// (((\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]) # (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~1 .lut_mask = 64'hC03FC03F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N44
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~1_combout  = ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] & ( (!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & (!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .lut_mask = 64'hA000A00000000000;
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~0_combout  = ( \plat|nios2_gen2_0|cpu|E_stall~1_combout  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) ) # ( !\plat|nios2_gen2_0|cpu|E_stall~1_combout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_stall~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \plat|nios2_gen2_0|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N22
dffeas \plat|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N38
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2[4]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~2_combout  = ( \plat|nios2_gen2_0|cpu|E_new_inst~q  & ( (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_new_inst~q  & ( 
// (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|E_stall~1_combout ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_stall~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .lut_mask = 64'h0405040505050505;
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_valid_from_R~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout  = ( \plat|nios2_gen2_0|cpu|R_valid~q  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|R_valid~q  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( ((\plat|nios2_gen2_0|cpu|E_stall~2_combout ) # (\plat|nios2_gen2_0|cpu|E_stall~0_combout )) # (\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_valid~q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|R_valid~q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( (((\plat|nios2_gen2_0|cpu|E_stall~2_combout ) # (\plat|nios2_gen2_0|cpu|E_stall~0_combout )) # (\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_stall~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_stall~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .lut_mask = 64'h7FFFFFFF5FFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N26
dffeas \plat|nios2_gen2_0|cpu|E_valid_from_R (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_valid~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_valid~0_combout  = ( !\plat|nios2_gen2_0|cpu|E_stall~0_combout  & ( \plat|nios2_gen2_0|cpu|d_write~q  & ( (!\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & !\plat|nios2_gen2_0|cpu|E_stall~2_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_stall~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|d_write~q  & ( (!\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  & (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & !\plat|nios2_gen2_0|cpu|E_stall~2_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_stall~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|E_stall~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .lut_mask = 64'h0A00000002000000;
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|W_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N59
dffeas \plat|nios2_gen2_0|cpu|i_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|i_read .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N0
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  ) # ( !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00F300F3FFFFFFFF;
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N2
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N42
cyclonev_lcell_comb \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( !\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( !\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( !\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & !\plat|nios2_gen2_0|cpu|i_read~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datae(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .lut_mask = 64'h5000F0F00000F0F0;
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N43
dffeas \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N30
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|nios2_gen2_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0] & 
// (!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ))) ) ) 
// )

	.dataa(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0040FAFA0000FAFA;
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N32
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N3
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q  & 
// (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & !\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000080808080;
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N5
dffeas \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|i_read_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|i_read_nxt~0_combout  = ( \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|nios2_gen2_0|cpu|W_valid~q  ) ) # ( !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|nios2_gen2_0|cpu|W_valid~q  & \plat|nios2_gen2_0|cpu|i_read~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.datad(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N58
dffeas \plat|nios2_gen2_0|cpu|i_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|i_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|i_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_valid~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_valid~0_combout  = (!\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q  & \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N22
dffeas \plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[13]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N37
dffeas \plat|nios2_gen2_0|cpu|E_src2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[11]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[11]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[11]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N13
dffeas \plat|nios2_gen2_0|cpu|F_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_iw[18]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_iw[18]~feeder_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_iw[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[18]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_iw[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_iw[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N52
dffeas \plat|nios2_gen2_0|cpu|D_iw[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_iw[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[12]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N55
dffeas \plat|nios2_gen2_0|cpu|E_src2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[10]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[10]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[10]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N58
dffeas \plat|nios2_gen2_0|cpu|F_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[10]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~0_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [11] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [11] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N19
dffeas \plat|nios2_gen2_0|cpu|D_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~9_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// \plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .lut_mask = 64'h0000001000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~10_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal62~9_combout  & !\plat|nios2_gen2_0|cpu|Equal62~11_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal62~9_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal62~12_combout ) # (\plat|nios2_gen2_0|cpu|Equal62~13_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h45554555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( (!\plat|nios2_gen2_0|cpu|D_iw [4] & (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [3] & 
// !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .lut_mask = 64'h0000200000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N1
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y16_N13
dffeas \plat|nios2_gen2_0|cpu|R_compare_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~0_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[21]~17_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[18]~19_combout  & 
// !\plat|nios2_gen2_0|cpu|E_logic_result[17]~20_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[18]~19_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[17]~20_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[19]~18_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[21]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .lut_mask = 64'hC0C0000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal127~0_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[20]~16_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[1]~15_combout  & 
// (!\plat|nios2_gen2_0|cpu|E_logic_result[15]~14_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[16]~13_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[1]~15_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[15]~14_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[16]~13_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Equal127~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[20]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .lut_mask = 64'h0000808000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N26
dffeas \plat|nios2_gen2_0|cpu|R_compare_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~57 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~57_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_alu_sub~q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add2~66  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~57 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \plat|nios2_gen2_0|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N19
dffeas \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[6]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[6]~12_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [6] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # (!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [6] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & !\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// ((\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~12 .lut_mask = 64'h8833883333663366;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~5_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[31]~30_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[6]~12_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout  & 
// !\plat|nios2_gen2_0|cpu|E_logic_result[30]~31_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[6]~12_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[0]~29_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[30]~31_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[31]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .lut_mask = 64'hC000C00000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~4_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[26]~28_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[26]~28_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~6_combout  = ( \plat|nios2_gen2_0|cpu|Equal127~5_combout  & ( \plat|nios2_gen2_0|cpu|Equal127~4_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[28]~24_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout  
// & (!\plat|nios2_gen2_0|cpu|E_logic_result[25]~25_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[28]~24_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[29]~23_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[25]~25_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[24]~26_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal127~5_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal127~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .lut_mask = 64'h0000000000008000;
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~2_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[5]~9_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[7]~10_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[4]~11_combout  & 
// (!\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[11]~3_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[4]~11_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[11]~3_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[5]~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~3_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[14]~4_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[12]~6_combout  & 
// (\plat|nios2_gen2_0|cpu|Equal127~2_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[10]~7_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[13]~5_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[12]~6_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal127~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[10]~7_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[14]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .lut_mask = 64'h0800080000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~7_combout  = ( \plat|nios2_gen2_0|cpu|Equal127~6_combout  & ( \plat|nios2_gen2_0|cpu|Equal127~3_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[9]~8_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[22]~22_combout  & 
// (!\plat|nios2_gen2_0|cpu|E_logic_result[8]~2_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[9]~8_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[22]~22_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[8]~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[23]~21_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal127~6_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal127~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .lut_mask = 64'h0000000000008000;
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_cmp_result~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_cmp_result~0_combout  = ( \plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( \plat|nios2_gen2_0|cpu|Equal127~7_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal127~1_combout  & (\plat|nios2_gen2_0|cpu|R_compare_op [1])) # 
// (\plat|nios2_gen2_0|cpu|Equal127~1_combout  & ((!\plat|nios2_gen2_0|cpu|R_compare_op [0]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( \plat|nios2_gen2_0|cpu|Equal127~7_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal127~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|R_compare_op [0]))) # (\plat|nios2_gen2_0|cpu|Equal127~1_combout  & (!\plat|nios2_gen2_0|cpu|R_compare_op [1])) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( !\plat|nios2_gen2_0|cpu|Equal127~7_combout  & ( 
// \plat|nios2_gen2_0|cpu|R_compare_op [1] ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( !\plat|nios2_gen2_0|cpu|Equal127~7_combout  & ( \plat|nios2_gen2_0|cpu|R_compare_op [0] ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_compare_op [1]),
	.datab(!\plat|nios2_gen2_0|cpu|Equal127~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_compare_op [0]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal127~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .lut_mask = 64'h0F0F55552E2E7474;
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N7
dffeas \plat|nios2_gen2_0|cpu|W_cmp_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|W_cmp_result~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br~q )) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_cmp_result~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  = ( \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ( \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ( 
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ( !\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N41
dffeas \plat|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~25_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc[8]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~30  ))
// \plat|nios2_gen2_0|cpu|Add0~26  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc[8]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N47
dffeas \plat|nios2_gen2_0|cpu|F_pc[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N37
dffeas \plat|nios2_gen2_0|cpu|F_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000540000000000000000000000000000000000000000000000000000000000000000000000000013227F35AA28986284806C70005052FD001C08005454CE6750000541481415021440B428080310837F0D5DE9C36A0DC4C5CD44F351D530203F0A282208AF83A30C08200360030F0C0804555555550083F0C080C420C3FE3700610830FF8DC0180ABD6020310B08070E1DB0B0D0CF";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00002294C42095031086A300C1D7FAD584203F783A022A031084840C420030674D2055100061084401100041000C08AC33CC3EF5842C3EDEC7B2033423A0E80FBFAC18090E232D60202A0020CB0FCFF58080A8008CB0FCFF58423E86BC1B00E09EE0414803A043B850020C03823B8002088800E810EE400099D10484492010480610804FEBD125302130C42001451501C184213EEBBEEBB4B3FD2DAB4B3EBD45024511119100031084D2DFAF11119100561084D2CFAF01584200C0C1C1C0C37C1841C33CC48C23795302C2CE6336237258420CF332391B467A03D605010042062F13F94C420FE8B37C20024283F2E8018450505050474F5541C1414850520000";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~9_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|rom_0|the_altsyncram|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N38
dffeas \plat|nios2_gen2_0|cpu|D_iw[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[11]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [17]

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N37
dffeas \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N38
dffeas \plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~4_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [16] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [16] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N26
dffeas \plat|nios2_gen2_0|cpu|D_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[10]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|E_src2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N46
dffeas \plat|nios2_gen2_0|cpu|F_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055355C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000540000000000000000000000000000000000000000000010410001517B33FB0FF3E847BC4C46C30000003FC4A0C28000410CF67522081612880051B0460B6A80A6300AB3F0C0CECC33F8CC0C0CC00F300C0302A7F8F3C330CFFD7F30C0A22AB22AB0F0C0A20000000006883F0C0A8C02AE3FF3380300AB8FFCCE00C0BFC302A300B0B233ECCF8F0C0CF";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "882AB3C0C020C08300ABE300E0C3FFC0C02A7F3D7F033B0300AC8E0C02A47037CDA8050EE0300A0E003008E0220C0AFC33CC3FF0C02E7FEECBB3A3BA3BF5FC0FFFFC0C08DEB33C302A7F4122CF5FCFF0C0A9FD08ACF5FCFF0C02BFC3FC0F08FCCEE0002C23FB23B8000B3E33F33B800328ECCCFEC8EE0008C8C28C80AB2028880300A02FFFC030302830C02891004000C0C028BFFFFFFFF2B3FCACFF2B3FFCA022A02B08AB000300A2CACFFF2B08AB000300A2CACFFF000C0280C0C0C0C0C33C0C00EB3CC2ECBB3C0302EBCF333333330C02ACF33BBE8FA33F03FF03210002A3BF03FC0C02AFFCFB3CBA8BA2C7F3FC80C000000004030F0000C0000000030018";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~3_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) ) # ( 
// \plat|rom_0|the_altsyncram|auto_generated|q_a [15] & ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rom_0|the_altsyncram|auto_generated|q_a [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N10
dffeas \plat|nios2_gen2_0|cpu|D_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N31
dffeas \plat|nios2_gen2_0|cpu|E_src2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[7]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout  = \plat|nios2_gen2_0|cpu|Add2~33_sumout 

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N44
dffeas \plat|nios2_gen2_0|cpu|F_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~2_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [14] ) ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [14] ) ) # ( 
// \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N13
dffeas \plat|nios2_gen2_0|cpu|D_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [14]

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N4
dffeas \plat|nios2_gen2_0|cpu|E_src2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[6]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N59
dffeas \plat|nios2_gen2_0|cpu|F_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA3AAC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AC0000000000000000000000000000000000000000000000000000000000000000020820000ABF4CFB6AB7B577F7FF77DEEF6FFFFF8BF5BB97AAAEBA9B9FA59A6E93967CFF85FE1A6155B55A6F57BBAFFEDFF3F97FF9FFEFF9EFEBBAA6D57B6FBEFFBFEED6E6A9B599579957CEA9B5DE000000007672EA9B569BD5EBADFEAAA6F57AEB7FAAA9B7AAA6D5A6F6A4DE9D3CE77FFFFE";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = "76957FAA9BDB7F6A6F53EBAADEFEEAAA9BD57B2D6E7BB6AA6F5269A9BD562AA32857F2811AA6F502AA8AAA2AA9A9B5FEEBAFFEAA9BDD7B8DF37F9B79B7B5B9CEEAAAA9B65D7A6AA6D57B79D5EB5B9BAA9B55EDE75EB5B9BAA9BD3FEEAAAB95D77D9FEBDE5755DF67FAF79D5F5DF67EB9D7DE57D577D9FAE677E86A6A169A86A6AA6F5A1AAAAFEAA6D6AA9BD64CCF3F3FAA9BD46BBBBBBBB16EEC5BBB16EAAA1B9D1B86E746EBAA6F5185BAAA86E746EBAA6F5185BAAAAEA9BD6EEEEEEEEEEF3AA9BF973AE1DF77EAAA6DD7AAAAAAAAAAA9BD5CEBB7786E1BEAAAC3AEAAA9BD5D7FFEAAA9BD5FBAE7F95767D9F7EAB96A9BFFFFFFF7FACBB3E6AAAAA6AAAA001A";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~5_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [1] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [1] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N49
dffeas \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) # 
// (!\plat|nios2_gen2_0|cpu|D_iw [4])))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [4])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .lut_mask = 64'h1100110011101110;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N52
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( 
// (\plat|nios2_gen2_0|cpu|D_iw [11] & \plat|nios2_gen2_0|cpu|D_iw [13]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .lut_mask = 64'h0F0F05050F0F0000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ) # ((!\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [16])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout  ) ) # ( 
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout  & \plat|nios2_gen2_0|cpu|Equal0~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .lut_mask = 64'hFFFF00CCFFFF00CE;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N49
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_exception (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal132~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal132~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [8] & ( (!\plat|nios2_gen2_0|cpu|D_iw [10] & !\plat|nios2_gen2_0|cpu|D_iw [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .lut_mask = 64'hF000F00000000000;
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal133~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal133~0_combout  = (\plat|nios2_gen2_0|cpu|Equal132~0_combout  & (!\plat|nios2_gen2_0|cpu|D_iw [7] & \plat|nios2_gen2_0|cpu|D_iw [6]))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .lut_mask = 64'h0030003000300030;
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )) # 
// (\plat|nios2_gen2_0|cpu|E_src1 [0]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (\plat|nios2_gen2_0|cpu|E_src1 [0] & ((\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ) # (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( 
// !\plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & \plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h0303CFCF0347CF47;
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N2
dffeas \plat|nios2_gen2_0|cpu|W_estatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal132~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal132~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_iw [7] & !\plat|nios2_gen2_0|cpu|D_iw [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal132~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal132~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal132~1 .lut_mask = 64'h00000000F000F000;
defparam \plat|nios2_gen2_0|cpu|Equal132~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( (!\plat|nios2_gen2_0|cpu|Equal132~1_combout  & (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )) # (\plat|nios2_gen2_0|cpu|Equal132~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|E_src1 [0]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( \plat|nios2_gen2_0|cpu|W_status_reg_pie~q  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal132~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h55555555505F505F;
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal134~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal134~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( (\plat|nios2_gen2_0|cpu|D_iw [7] & !\plat|nios2_gen2_0|cpu|D_iw [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .lut_mask = 64'h000000000F000F00;
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )) # 
// (\plat|nios2_gen2_0|cpu|E_src1 [0]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & (\plat|nios2_gen2_0|cpu|E_src1 [0] & ((\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_break~q ) # (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( 
// !\plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & \plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h0303CFCF0347CF47;
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N13
dffeas \plat|nios2_gen2_0|cpu|W_bstatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~12_combout  & ( (\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// (((\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout )))) # (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal62~13_combout  & ((\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # 
// (\plat|nios2_gen2_0|cpu|Equal62~13_combout  & (\plat|nios2_gen2_0|cpu|W_bstatus_reg~q )))))) ) ) # ( \plat|nios2_gen2_0|cpu|Equal62~12_combout  & ( ((\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (\plat|nios2_gen2_0|cpu|W_estatus_reg~q ))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datag(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h0001000500EF00AF;
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N50
dffeas \plat|nios2_gen2_0|cpu|W_status_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [8] & ( (!\plat|nios2_gen2_0|cpu|D_iw [9] & (\plat|nios2_gen2_0|cpu|W_ipending_reg [0] & !\plat|nios2_gen2_0|cpu|D_iw [10])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datab(!\plat|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h0000000022002200;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N34
dffeas \plat|nios2_gen2_0|cpu|W_ienable_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout  = ( \plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_iw [7] & (\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw [6])))) # (\plat|nios2_gen2_0|cpu|D_iw [7] & (((!\plat|nios2_gen2_0|cpu|D_iw [6]) # (\plat|nios2_gen2_0|cpu|W_ienable_reg [0])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( 
// \plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_iw [7] & (\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & ((!\plat|nios2_gen2_0|cpu|D_iw [6])))) # (\plat|nios2_gen2_0|cpu|D_iw [7] & 
// (((\plat|nios2_gen2_0|cpu|W_ienable_reg [0] & \plat|nios2_gen2_0|cpu|D_iw [6])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_iw [7] & 
// (\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & !\plat|nios2_gen2_0|cpu|D_iw [6])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_iw [7] & 
// (\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & !\plat|nios2_gen2_0|cpu|D_iw [6])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datae(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .lut_mask = 64'h2200220022057705;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout  = ( \plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal132~1_combout  & (((\plat|nios2_gen2_0|cpu|W_estatus_reg~q ) # (\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout 
// )))) # (\plat|nios2_gen2_0|cpu|Equal132~1_combout  & (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal132~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ))) # (\plat|nios2_gen2_0|cpu|Equal132~1_combout  & (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal132~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .lut_mask = 64'h335533553F553F55;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N19
dffeas \plat|nios2_gen2_0|cpu|W_control_rd_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N53
dffeas \plat|pio_display_5|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N5
dffeas \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_5|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \selector[0]~input (
	.i(selector[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\selector[0]~input_o ));
// synopsys translate_off
defparam \selector[0]~input .bus_hold = "false";
defparam \selector[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y16_N4
dffeas \plat|pio_sw_selector|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\selector[0]~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_sw_selector|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_sw_selector|readdata[0] .is_wysiwyg = "true";
defparam \plat|pio_sw_selector|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N16
dffeas \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_sw_selector|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N12
cyclonev_lcell_comb \plat|pio_sw_init|read_mux_out~0 (
// Equation(s):
// \plat|pio_sw_init|read_mux_out~0_combout  = ( \plat|pio_sw_init|irq_mask~q  & ( (!\init~input_o ) # (\plat|nios2_gen2_0|cpu|W_alu_result [3]) ) ) # ( !\plat|pio_sw_init|irq_mask~q  & ( (!\init~input_o  & !\plat|nios2_gen2_0|cpu|W_alu_result [3]) ) )

	.dataa(gnd),
	.datab(!\init~input_o ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datae(!\plat|pio_sw_init|irq_mask~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_sw_init|read_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_sw_init|read_mux_out~0 .extended_lut = "off";
defparam \plat|pio_sw_init|read_mux_out~0 .lut_mask = 64'hCC00CCFFCC00CCFF;
defparam \plat|pio_sw_init|read_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N13
dffeas \plat|pio_sw_init|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_sw_init|read_mux_out~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_sw_init|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_sw_init|readdata[0] .is_wysiwyg = "true";
defparam \plat|pio_sw_init|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N56
dffeas \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_sw_init|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = ( \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [0])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [0]))) ) ) ) # ( !\plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_5_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_sw_selector_s1_translator|av_readdata_pre [0]),
	.datae(!\plat|mm_interconnect_0|pio_sw_init_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|pio_display_5_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N41
dffeas \plat|pio_display_3|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N8
dffeas \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_3|data_out[0]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N52
dffeas \plat|pio_display_2|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N52
dffeas \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_2|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [0] & ( 
// (\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [0] & ( 
// \plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_display_3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_2_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_display_3_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|pio_display_2_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'h000033330F0F3F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \stop~input (
	.i(stop),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stop~input_o ));
// synopsys translate_off
defparam \stop~input .bus_hold = "false";
defparam \stop~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N3
cyclonev_lcell_comb \plat|pio_button_stop|read_mux_out~0 (
// Equation(s):
// \plat|pio_button_stop|read_mux_out~0_combout  = ( \plat|pio_button_stop|irq_mask~q  & ( (!\stop~input_o ) # (\plat|nios2_gen2_0|cpu|W_alu_result [3]) ) ) # ( !\plat|pio_button_stop|irq_mask~q  & ( (!\stop~input_o  & !\plat|nios2_gen2_0|cpu|W_alu_result 
// [3]) ) )

	.dataa(!\stop~input_o ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_button_stop|irq_mask~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_stop|read_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_stop|read_mux_out~0 .extended_lut = "off";
defparam \plat|pio_button_stop|read_mux_out~0 .lut_mask = 64'hA0A0A0A0AFAFAFAF;
defparam \plat|pio_button_stop|read_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N4
dffeas \plat|pio_button_stop|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_button_stop|read_mux_out~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_button_stop|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_button_stop|readdata[0] .is_wysiwyg = "true";
defparam \plat|pio_button_stop|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N35
dffeas \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_button_stop|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N34
dffeas \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_0|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  = ( \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [0] & ( 
// (\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre [0] & ( 
// \plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|pio_display_0_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .lut_mask = 64'h000000FF555555FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N10
dffeas \plat|pio_display_1|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_1|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_display_1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N26
dffeas \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_1|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N0
cyclonev_lcell_comb \plat|timer_0|read_mux_out[0]~0 (
// Equation(s):
// \plat|timer_0|read_mux_out[0]~0_combout  = ( \plat|timer_0|control_register~q  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [3] & (!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|W_alu_result [2]) # 
// (\plat|timer_0|timeout_occurred~q )))) ) ) # ( !\plat|timer_0|control_register~q  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [3] & (\plat|timer_0|timeout_occurred~q  & (!\plat|nios2_gen2_0|cpu|W_alu_result [2] & 
// !\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(!\plat|timer_0|timeout_occurred~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|control_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[0]~0 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[0]~0 .lut_mask = 64'h200020002A002A00;
defparam \plat|timer_0|read_mux_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N1
dffeas \plat|timer_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N28
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N22
dffeas \plat|pio_display_4|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N29
dffeas \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_display_4|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_sw_init|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [0]) # 
// (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & 
// ((!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [0]) # (!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_display_1_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.datac(!\plat|mm_interconnect_0|pio_display_4_s1_translator|av_readdata_pre [0]),
	.datad(!\plat|mm_interconnect_0|pio_display_1_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|mm_interconnect_0|pio_display_4_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [0] = ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # 
// (((\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout )) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [0] ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( 
// (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # ((\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout )) ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [0] ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 64'hFFFFBBFFFFFFBFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N16
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (((\plat|nios2_gen2_0|cpu|W_cmp_result~q )))))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]))))) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_control_rd_data [0])) # (\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (((\plat|nios2_gen2_0|cpu|W_cmp_result~q )))))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_control_rd_data [0]),
	.datad(!\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.datag(!\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N17
dffeas \plat|nios2_gen2_0|cpu|E_src2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[5]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N40
dffeas \plat|nios2_gen2_0|cpu|F_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],
\plat|nios2_gen2_0|cpu|F_pc [3],\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005C000000000000000000000000000000000000000000000000000000000000000000000010002B333F30EA380E92848C9870800003FC110C01000430EFBA580040B2844417220C40300200C380003F0C4CCCCB3E0CDCD4CC4CF391C03800FF0F3C330CFFFFFF0E00010301034F0E0000555555558053F0E000E000F3FE33C038003CFF8CF00E03FC3800380313030CCEF0B0C0DF";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "001033C0E0048003800BE300C1C7FFC0E000FFFFFFC3330380080C0E000C3033CF0151088038004300000030000E00FC33CC3FF0E00CFFECCB33437037FFFF8FFFFC0E033C73FC3800FFD74DCFFFFFF0E003FF5D1CFFFFFF0E00FFC3FC0F22D04CC0014C8B5C033000520C834133000001C820D700CC400001C20800810020C0038004CFFFC470380030E00010000010C0E0033FFFFFFFF833FE0CFF833FFC0000000300030003800CE0CFFF0300030003800CE0CFFF000E0010D0D0E0E0E3FC0E00C23CC8DC373C0380C7CF733333770E0008F3337C0F037F03D700030200223F47FC0E0007ECF33F210701DFF3FF00C50000000C571F400DD4000C00020020";
// synopsys translate_on

// Location: FF_X78_Y13_N28
dffeas \plat|nios2_gen2_0|cpu|D_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[6]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N20
dffeas \plat|nios2_gen2_0|cpu|E_src2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[14]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[4]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout  = \plat|nios2_gen2_0|cpu|Add2~49_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N53
dffeas \plat|nios2_gen2_0|cpu|F_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~45_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [11],\plat|nios2_gen2_0|cpu|F_pc [10],\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],
\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ocm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA35FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001640000000000000000000900000000000000000000000000000000000000000000010410300054E22AE20C8FFE8C3AFEB20ACAAAAB308F223CAAAAAA30B88FB8C2BEBCCD8A8F2A3AC3FF2FF8CAFF2A09AABA82EBEAB4AA8B84AA22A28CBFEAEAAAAAAAAABCAE232FBBFEBBFEEA232F30292092A0EEF4A232FE32BF4A8BA2228CAFD2A2E888A32EA88CBF8CAC8C30BB18ACEA8A8A";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = "CCBFEA8A32B0E2E8CAF28AA0B2BAAA8A32BFEA2BCAE2AE28CAF0C3A32BFC228208FEA083328CAF00888222088BA32FEAA2882AA232BBEA8B82E2BAEBAEAF2BDAA2A8A32DFBE2E88CBFEAEBBF8AF2BAA232FFABAEF8AF2BAA232B2AAAA8A03FFECB380270FFFFB2CE009C33F3FB2CC0137E30FCFFECB3004FDE20C2E83CBA0C2E28CAF832AAABA28CBE2232BEC0F83BEE8A32BCCAAAAAAAA3CAA8F2AA3CAAAA32BB328CAECCA228CAF30F2AAA8CAECCA228CAF30F2AAA88A32BE8A8A8A8A8AA28A32A3FA8A3BAEE28A8CBBE8A22222222232BFEA2AEE8CA322A280222AAAB2BF3EA8A88A32BFE88AE2BFEEEBB8EA2ABCA32AAAAAAAEA8C2801E2AAAAEAAA8003A";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~6_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [3] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [3] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N22
dffeas \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .lut_mask = 64'h0000000000000020;
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout  = ( \plat|nios2_gen2_0|cpu|Equal62~8_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .lut_mask = 64'h0000000055555555;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N40
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_exception~q )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N50
dffeas \plat|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~5_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~2  ))
// \plat|nios2_gen2_0|cpu|Add0~6  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N56
dffeas \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[3]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[3]~0_combout  = ( \plat|nios2_gen2_0|cpu|F_pc [3] & ( \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( ((!\plat|nios2_gen2_0|cpu|W_valid~q ) # (!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout )) # 
// (\plat|nios2_gen2_0|cpu|Add0~33_sumout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|F_pc [3] & ( \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( (\plat|nios2_gen2_0|cpu|W_valid~q  & ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|Add0~33_sumout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|F_pc [3] & ( !\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_valid~q ) # ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|Add2~37_sumout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|F_pc [3] & ( !\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( (\plat|nios2_gen2_0|cpu|W_valid~q  & ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|Add2~37_sumout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|F_pc [3]),
	.dataf(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .lut_mask = 64'h3303FFCF3311FFDD;
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N7
dffeas \plat|nios2_gen2_0|cpu|F_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N47
dffeas \plat|nios2_gen2_0|cpu|D_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw [5] & 
// ((\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0015000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N25
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [10])))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [10] & 
// !\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3 .lut_mask = 64'h0800080008880888;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N23
dffeas \plat|nios2_gen2_0|cpu|E_src2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[2]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N40
dffeas \plat|nios2_gen2_0|cpu|F_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~41_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N2
dffeas \plat|nios2_gen2_0|cpu|D_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & ( (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [9])) # 
// (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2 .lut_mask = 64'h5353000000000000;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N32
dffeas \plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[1]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout  = \plat|nios2_gen2_0|cpu|Add2~5_sumout 

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N55
dffeas \plat|nios2_gen2_0|cpu|F_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~1_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) ) # ( 
// \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N58
dffeas \plat|nios2_gen2_0|cpu|D_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [15] $ 
// (\plat|nios2_gen2_0|cpu|D_iw [11])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & 
// !\plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & 
// !\plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & 
// !\plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h2000200080008020;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw [4]))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw 
// [4]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0080008000400040;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [4] & 
// \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [4] & 
// !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0000808000000808;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_sub~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_sub~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  & ( \plat|nios2_gen2_0|cpu|R_valid~q  ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  & ( (\plat|nios2_gen2_0|cpu|R_valid~q  & 
// (((\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & \plat|nios2_gen2_0|cpu|Equal0~0_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .lut_mask = 64'h030703070F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N20
dffeas \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[0]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout  = \plat|nios2_gen2_0|cpu|Add2~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|F_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~7_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [4] ) ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [4] ) ) # ( 
// \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N22
dffeas \plat|nios2_gen2_0|cpu|D_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000010001000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( ((!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [1])) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( 
// !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( ((\plat|nios2_gen2_0|cpu|D_iw [4] & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [1]))) # (\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [2] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .lut_mask = 64'h00FF40FF00FFC0FF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N31
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_logic (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N22
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[6]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[6]~13_combout  = ( \plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[6]~12_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[6]~12_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[6]~12_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~13 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N23
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal1~1_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [5] & ( !\plat|nios2_gen2_0|cpu|W_alu_result [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal1~1 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|mm_interconnect_0|router|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal1~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal1~2_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal1~1_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal1~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal1~2 .lut_mask = 64'h0000000030003000;
defparam \plat|mm_interconnect_0|router|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|router|src_channel[10]~0_combout  & ( (\plat|mm_interconnect_0|router|Equal1~2_combout  & (!\plat|mm_interconnect_0|router|Equal6~1_combout  & 
// ((!\plat|mm_interconnect_0|router|always1~0_combout ) # (!\plat|mm_interconnect_0|router|always1~1_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .lut_mask = 64'h5400540000000000;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N50
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N52
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout )))) ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0022002200280028;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout )))) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( 
// (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N53
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0003000301000100;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N58
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0000000000002800;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N7
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  = ( !\plat|nios2_gen2_0|cpu|d_read~q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .lut_mask = 64'hFFFF000000000000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  = ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( 
// (((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|d_write~q )) # (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q )) # 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .lut_mask = 64'h3BFF3BFF00000000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N37
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( 
// (\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ((\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ) # 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q )))) ) ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & (\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q )) ) ) ) # ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( ((\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & 
// ((\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ) # (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q )))) # (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ) ) ) ) # ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( ((\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & 
// \plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datab(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .lut_mask = 64'h1F1F1F3F10101030;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( 
// ((!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # ((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ))) # 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) ) ) # ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .lut_mask = 64'h0000FFFF0000FFDF;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_stall (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_stall~combout  = ( \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & 
// \plat|nios2_gen2_0|cpu|d_write~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_stall .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_stall .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N53
dffeas \plat|nios2_gen2_0|cpu|d_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_write .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( 
// (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ((\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) # (\plat|nios2_gen2_0|cpu|d_write~q ))) ) ) # ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .lut_mask = 64'h00F000F050F050F0;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N8
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0 .lut_mask = 64'h0000000000F000F0;
defparam \plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout  & 
// ((!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001300130;
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N50
dffeas \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N27
cyclonev_lcell_comb \plat|pio_button_stop|always1~1 (
// Equation(s):
// \plat|pio_button_stop|always1~1_combout  = ( \plat|pio_button_stop|always1~0_combout  & ( (!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_button_stop_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_button_stop_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|pio_button_stop|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_stop|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_stop|always1~1 .extended_lut = "off";
defparam \plat|pio_button_stop|always1~1 .lut_mask = 64'h0000000002000200;
defparam \plat|pio_button_stop|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N51
cyclonev_lcell_comb \plat|pio_button_stop|irq_mask~0 (
// Equation(s):
// \plat|pio_button_stop|irq_mask~0_combout  = ( \plat|pio_button_stop|always1~1_combout  & ( \plat|nios2_gen2_0|cpu|d_writedata [0] ) ) # ( !\plat|pio_button_stop|always1~1_combout  & ( \plat|pio_button_stop|irq_mask~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.datad(!\plat|pio_button_stop|irq_mask~q ),
	.datae(gnd),
	.dataf(!\plat|pio_button_stop|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_stop|irq_mask~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_stop|irq_mask~0 .extended_lut = "off";
defparam \plat|pio_button_stop|irq_mask~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \plat|pio_button_stop|irq_mask~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N53
dffeas \plat|pio_button_stop|irq_mask (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_button_stop|irq_mask~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_button_stop|irq_mask~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_button_stop|irq_mask .is_wysiwyg = "true";
defparam \plat|pio_button_stop|irq_mask .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|W_ienable_reg [0] & ( (\plat|pio_button_stop|irq_mask~q  & !\stop~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|pio_button_stop|irq_mask~q ),
	.datad(!\stop~input_o ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .lut_mask = 64'h000000000F000F00;
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N44
dffeas \plat|nios2_gen2_0|cpu|W_ipending_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|intr_req~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|intr_req~0_combout  = ( \plat|nios2_gen2_0|cpu|W_ipending_reg [2] & ( \plat|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q  ) ) # ( !\plat|nios2_gen2_0|cpu|W_ipending_reg [2] & ( (\plat|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q  
// & ((\plat|nios2_gen2_0|cpu|W_ipending_reg [1]) # (\plat|nios2_gen2_0|cpu|W_ipending_reg [0]))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.datac(!\plat|nios2_gen2_0|cpu|W_ipending_reg [1]),
	.datad(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_ipending_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|intr_req~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|intr_req~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|intr_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~8_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [5] ) ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [5] ) ) # ( 
// \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N31
dffeas \plat|nios2_gen2_0|cpu|D_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~12_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [5] & (\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw [0] & 
// \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~12 .lut_mask = 64'h0000000000000001;
defparam \plat|nios2_gen2_0|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~10_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~11_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~12_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_exception~6_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~12_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~6_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [23] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [18]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [23]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ( ((\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout )) # 
// (\plat|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ( ((\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ))) # (\plat|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ( ((\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout )) # (\plat|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h0F5F0F4F0F5F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout  & !\plat|nios2_gen2_0|cpu|Equal0~13_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_wr_dst_reg (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout  = ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  & ( 
// (\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  & (((\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ) # (\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout )) # (\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .lut_mask = 64'h070F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N7
dffeas \plat|nios2_gen2_0|cpu|R_wr_dst_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wren (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wren~combout  = ( \plat|nios2_gen2_0|cpu|W_valid~q  & ( (\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ) # (\plat|rst_controller|r_sync_rst~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_valid~q  & ( \plat|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|r_sync_rst~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|d_writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N58
dffeas \plat|pio_display_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_0|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_display_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N46
dffeas \plat|pio_display_2|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_2|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N1
dffeas \plat|pio_display_2|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_display_2|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N22
dffeas \plat|pio_display_2|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N19
dffeas \plat|pio_display_2|data_out[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_2|data_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_2|data_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_2|data_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y16_N40
dffeas \plat|pio_display_3|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N46
dffeas \plat|pio_display_3|data_out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_3|data_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_3|data_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_3|data_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N37
dffeas \plat|pio_display_4|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N13
dffeas \plat|pio_display_4|data_out[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_4|data_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_4|data_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_4|data_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N52
dffeas \plat|pio_display_5|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N34
dffeas \plat|pio_display_5|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_display_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_display_5|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_display_5|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_display_5|data_out[1] .power_up = "low";
// synopsys translate_on

endmodule
