m255
K3
Ealu
Z0 w1588717727
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor
Z4 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ALU.vhd
Z5 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ALU.vhd
l0
L4
VH7;2n>@IZkbPYeH00V5?k2
Z6 OV;C;10.1d;51
32
Z7 !s108 1588919530.563000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ALU.vhd|
Z9 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ALU.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 h`57fgm;JTfg=ONQ[K_Sc0
!i10b 1
Aarchalu
R1
R2
DEx4 work 3 alu 0 22 H7;2n>@IZkbPYeH00V5?k2
l46
L12
V4]8H;mj2jG]PAULghO^ki3
R6
32
R7
R8
R9
R10
R11
!s100 W]Y4z;i0BCBX^hA8b_EH53
!i10b 1
Eand_2_gate
Z12 w1588911228
R1
R2
R3
Z13 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\AND_2_Gate.vhd
Z14 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\AND_2_Gate.vhd
l0
L4
VYFDeza>0@bPAUb]fOCm<B2
R6
32
Z15 !s108 1588919544.801000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\AND_2_Gate.vhd|
Z17 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\AND_2_Gate.vhd|
R10
R11
!s100 8`3BGOEY[5b?=IRVOeBI83
!i10b 1
Aarch_and_2_gate
R1
R2
DEx4 work 10 and_2_gate 0 22 YFDeza>0@bPAUb]fOCm<B2
l12
L11
VNbdn_mEVFLF=YW?kj:O0T2
R6
32
R15
R16
R17
R10
R11
!s100 e5cDL1QLV3BUT1P1ESPzN1
!i10b 1
Eccr
Z18 w1588915359
R1
R2
R3
Z19 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ConditionCode_Register.vhd
Z20 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ConditionCode_Register.vhd
l0
L5
V2do[3Q0nnQE99^W96Z_Fh1
R6
32
Z21 !s108 1588919543.535000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ConditionCode_Register.vhd|
Z23 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\ConditionCode_Register.vhd|
R10
R11
!s100 DSdmNSBFZb:H=AoDObgAk3
!i10b 1
Aarch_ccr
R1
R2
DEx4 work 3 ccr 0 22 2do[3Q0nnQE99^W96Z_Fh1
l17
L15
VTF=S=N]TBT<=^zMA0O4XV3
R6
32
R21
R22
R23
R10
R11
!s100 XdIP4[V2fH@Y_dL9z>e?X2
!i10b 1
Econtrol
Z24 w1588989029
Z25 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R1
R2
R3
Z26 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
Z27 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
l0
L5
V2g=VoUX5Z^PeSVIFiSST41
!s100 n9XRWSdF?I535GV68zkML3
R6
32
!i10b 1
Z28 !s108 1588989033.824000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
Z30 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
R10
R11
Aarch_control
R25
R1
R2
DEx4 work 7 control 0 22 2g=VoUX5Z^PeSVIFiSST41
l40
L38
VW0BhjOCHk_>R;_c3f9DcU3
!s100 ]klNjabd=1l?OcGP>DF953
R6
32
!i10b 1
R28
R29
R30
R10
R11
Edatamemory
Z31 w1588908493
R25
R1
R2
R3
Z32 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd
Z33 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd
l0
L5
VF]j8ohlJW2_;cD[9j@9Xa1
R6
32
Z34 !s108 1588919531.267000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd|
Z36 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd|
R10
R11
!s100 4J=<9_8jA4X;0ITaGBXJX2
!i10b 1
Aarch_datamemory
R25
R1
R2
DEx4 work 10 datamemory 0 22 F]j8ohlJW2_;cD[9j@9Xa1
l17
L13
Vm^g[WAbRFE6W4EU@gYYDJ3
R6
32
R34
R35
R36
R10
R11
!s100 BbACAQC@Fkd?Vm?PDTld83
!i10b 1
Edecoder
Z37 w1588388967
R1
R2
R3
Z38 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
Z39 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
l0
L4
Vf7D3<]Z=Kl9jd[[GB7dCm2
R6
32
Z40 !s108 1588919531.564000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
Z42 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
R10
R11
!s100 `bc:8[8jNee3=QFCmLX:`2
!i10b 1
Aarch_decoder
R1
R2
DEx4 work 7 decoder 0 22 f7D3<]Z=Kl9jd[[GB7dCm2
l11
L10
V=kB^;E0czNlHLZ5Adem?M2
R6
32
R40
R41
R42
R10
R11
!s100 DGkfN7zAmR<NRKo]Zg>SF1
!i10b 1
Eid_ie
Z43 w1588988129
R25
R1
R2
R3
Z44 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd
Z45 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd
l0
L5
VzMN<oYLdLYS9U3m<WKWB50
R6
32
Z46 !s108 1588988135.509000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd|
Z48 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd|
R10
R11
!s100 `D]O?Sj6`AlN63l:eSf773
!i10b 1
Aarch_id_ie
R25
R1
R2
DEx4 work 5 id_ie 0 22 zMN<oYLdLYS9U3m<WKWB50
l67
L66
VWPD>Dd@@;az57kNNXo[Wk0
R6
32
R46
R47
R48
R10
R11
!s100 ejo>dBTmLS0Jn0z:VoDDY1
!i10b 1
Eie_mem
Z49 w1588988006
R25
R1
R2
R3
Z50 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
Z51 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
l0
L5
VA6QQ0f@mT;i>6M>P?=cWj3
R6
32
Z52 !s108 1588988011.396000
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
Z54 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
R10
R11
!s100 fE`Z5hj>8<41;AS_T?<?T3
!i10b 1
Aarch_ie_mem
R25
R1
R2
DEx4 work 6 ie_mem 0 22 A6QQ0f@mT;i>6M>P?=cWj3
l62
L61
VY;e=lDEeg9KehDL>Ie;JP1
R6
32
R52
R53
R54
R10
R11
!s100 dLf>=5_S?J;<`IRHKf1703
!i10b 1
Eif_id
Z55 w1588820563
R25
R1
R2
R3
Z56 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\IF_ID.vhd
Z57 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\IF_ID.vhd
l0
L5
V?O6^HaI_Zk8YDMeY=RIa40
R6
32
Z58 !s108 1588919531.892000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\IF_ID.vhd|
Z60 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\IF_ID.vhd|
R10
R11
!s100 MgiUhDIXoQo4ZR3`OREZU1
!i10b 1
Aarch_if_id
R25
R1
R2
DEx4 work 5 if_id 0 22 ?O6^HaI_Zk8YDMeY=RIa40
l25
L24
V?=e5OPE3kdH?i05PQdS9T0
R6
32
R58
R59
R60
R10
R11
!s100 h6jE[ZkGlXE9^H8za:moj1
!i10b 1
Einstructionmemory
R31
R25
R1
R2
R3
Z61 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd
Z62 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd
l0
L6
V@[A57b<Yg7f5cFdek=[@23
R6
32
Z63 !s108 1588919532.204000
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd|
Z65 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd|
R10
R11
!s100 8A>QK=a_j[EE;Si;EJL7^3
!i10b 1
Aarch_instructionmemory
R25
R1
R2
DEx4 work 17 instructionmemory 0 22 @[A57b<Yg7f5cFdek=[@23
l17
L13
V]`W:fckoO;R3`bDN=ITh12
R6
32
R63
R64
R65
R10
R11
!s100 <1NkC_lXF`CG1S=X:V1KQ2
!i10b 1
Emem_wb
Z66 w1588912999
R25
R1
R2
R3
Z67 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MEM_WB.vhd
Z68 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MEM_WB.vhd
l0
L5
VNOZCGADQ>P=3N14zmBV9C2
R6
32
Z69 !s108 1588919542.878000
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MEM_WB.vhd|
Z71 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MEM_WB.vhd|
R10
R11
!s100 jh3`TZ?92`:[j[cGR0gJ_1
!i10b 1
Aarch_mem_wb
R25
R1
R2
DEx4 work 6 mem_wb 0 22 NOZCGADQ>P=3N14zmBV9C2
l30
L29
V2k6Y_m<:[>WmRObaMkUDX2
R6
32
R69
R70
R71
R10
R11
!s100 :M=<IT=NfT_dME87OVCnA1
!i10b 1
Emicroprocessor
w1588969000
Z72 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z73 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R1
R2
R3
Z74 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Microprocessor.vhd
Z75 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Microprocessor.vhd
l0
L7
V5TRKXEfada[QC_EPTU`XL3
R6
32
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Microprocessor.vhd|
R10
R11
Z77 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Microprocessor.vhd|
!s100 km9G1z`1N>hlMK2G8VJ6[0
!i10b 1
!s108 1588969003.630000
Aarch_microprocessor
R72
R73
R1
R2
DEx4 work 14 microprocessor 0 22 5TRKXEfada[QC_EPTU`XL3
l363
L18
V4<=^<BGWRWWcTmkE9DeDF1
R6
32
R76
R10
R11
w1588968988
R77
!s108 1588968991.285000
!s100 5V=iK;D4kUzh?@I7:D2^l0
!i10b 1
Emux2_1
R37
R1
R2
R3
Z78 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MultiplexerRegisterFile2to1.vhd
Z79 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MultiplexerRegisterFile2to1.vhd
l0
L4
Ve8ofg:X4OMZ=WC28ACT@?2
R6
32
Z80 !s108 1588919532.470000
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MultiplexerRegisterFile2to1.vhd|
Z82 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MultiplexerRegisterFile2to1.vhd|
R10
R11
!s100 7;7ilg[<li]_2dE]nZ^5Y0
!i10b 1
Aarch_mux2_1
R1
R2
DEx4 work 6 mux2_1 0 22 e8ofg:X4OMZ=WC28ACT@?2
l12
L11
VNIhG@BnbYoOFz?B9om8<;1
R6
32
R80
R81
R82
R10
R11
!s100 EefKnCVYFcba]fOM;9[lN2
!i10b 1
Emux2by1_3bits
R12
R1
R2
R3
Z83 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux2By1_3bits.vhd
Z84 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux2By1_3bits.vhd
l0
L4
VBk?=O73ageY_7^4KcNf8b3
R6
32
Z85 !s108 1588919544.050000
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux2By1_3bits.vhd|
Z87 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux2By1_3bits.vhd|
R10
R11
!s100 oR9ZXgM]o6Hc8BagkR2H]0
!i10b 1
Aarch_mux2by1_3bits
R1
R2
DEx4 work 13 mux2by1_3bits 0 22 Bk?=O73ageY_7^4KcNf8b3
l12
L11
V1]a:Qb0W_TS0N8b6>jkfC1
R6
32
R85
R86
R87
R10
R11
!s100 ^hA4zD`z_WULfd0YID;iD1
!i10b 1
Emux4by2_1bits
Z88 w1588915651
R1
R2
R3
Z89 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux4By2_1bit.vhd
Z90 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux4By2_1bit.vhd
l0
L4
VOVWV[lkh3aSW47fONMeZh3
R6
32
Z91 !s108 1588919545.597000
Z92 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux4By2_1bit.vhd|
Z93 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux4By2_1bit.vhd|
R10
R11
!s100 Fk<ADO_jAQU;hJj[>dhZY1
!i10b 1
Aarch_mux4by2_1bits
R1
R2
DEx4 work 13 mux4by2_1bits 0 22 OVWV[lkh3aSW47fONMeZh3
l12
L11
VYm[IiZ:ScdXXElEX4E?>E3
R6
32
R91
R92
R93
R10
R11
!s100 Mzb=<2T1EE2;:NL7iLE5C0
!i10b 1
Emux4by2_32bits
R12
R1
R2
R3
Z94 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux4By2_32bits.vhd
Z95 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux4By2_32bits.vhd
l0
L4
ViVW4OSgAZR<bk2^DUo2Y<3
R6
32
Z96 !s108 1588919544.300000
Z97 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux4By2_32bits.vhd|
Z98 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Mux4By2_32bits.vhd|
R10
R11
!s100 I<bj2V<2CF1Ef?hG`>6[L0
!i10b 1
Aarch_mux4by2_32bits
R1
R2
DEx4 work 14 mux4by2_32bits 0 22 iVW4OSgAZR<bk2^DUo2Y<3
l12
L11
VH0X1Jk`a]13]jTcJ:2D5b2
R6
32
R96
R97
R98
R10
R11
!s100 d5ldKmXW2C37JiaFi;2T;1
!i10b 1
Emux8_1
R37
R1
R2
R3
Z99 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MultiplexerRegisterFile8to1.vhd
Z100 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MultiplexerRegisterFile8to1.vhd
l0
L4
VjFXd64GoffA>Od8C5gSB@2
R6
32
Z101 !s108 1588919532.735000
Z102 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MultiplexerRegisterFile8to1.vhd|
Z103 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\MultiplexerRegisterFile8to1.vhd|
R10
R11
!s100 7P[dW9:7::NMhP^gB[Z953
!i10b 1
Aarch_mux8_1
R1
R2
DEx4 work 6 mux8_1 0 22 jFXd64GoffA>Od8C5gSB@2
l12
L11
Vgh76[=YUgefn5[d4DOP2I0
R6
32
R101
R102
R103
R10
R11
!s100 [bcX_QNkbi@IL7?>08:P91
!i10b 1
Eor_2
R37
R1
R2
R3
Z104 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
Z105 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
l0
L4
VT2j]AcZoconT=;BL;SkgY2
R6
32
Z106 !s108 1588919532.970000
Z107 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
Z108 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
R10
R11
!s100 ZG_3QDbKPUn33AjdIJY>J0
!i10b 1
Aarch_or_2
R1
R2
DEx4 work 4 or_2 0 22 T2j]AcZoconT=;BL;SkgY2
l11
L10
VVMUbT][L0o1c>bbX;4C^>1
R6
32
R106
R107
R108
R10
R11
!s100 KERf20J81ObKVTkiN@JWb1
!i10b 1
Eor_5_gate
R12
R1
R2
R3
Z109 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\OR_5_Gate.vhd
Z110 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\OR_5_Gate.vhd
l0
L4
VK1`L<^gZIIHhJml4?edfm0
R6
32
Z111 !s108 1588919545.050000
Z112 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\OR_5_Gate.vhd|
Z113 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\OR_5_Gate.vhd|
R10
R11
!s100 4lMeYa]d4OQg;m;?e4f3a0
!i10b 1
Aarch_or_5_gate
R1
R2
DEx4 work 9 or_5_gate 0 22 K1`L<^gZIIHhJml4?edfm0
l15
L14
Vg07;RFSlf^EK2Xi_J]=?Y0
R6
32
R111
R112
R113
R10
R11
!s100 ElL4Oc=J52e_WlVV:=EiC0
!i10b 1
Eoutput_register
R12
R1
R2
R3
Z114 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Output_Register.vhd
Z115 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Output_Register.vhd
l0
L5
V`U_^4TMMfNX]VRL^ScHiY1
R6
32
Z116 !s108 1588919544.550000
Z117 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Output_Register.vhd|
Z118 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Output_Register.vhd|
R10
R11
!s100 A8hWLfifaAf4k0d9dFiXE3
!i10b 1
Aarch_output_register
R1
R2
DEx4 work 15 output_register 0 22 `U_^4TMMfNX]VRL^ScHiY1
l14
L13
VFHDmh2T8G=fM2<b5ZP9FX3
R6
32
R116
R117
R118
R10
R11
!s100 ;`7=@Q[`fc`gEm5S_J@4?3
!i10b 1
Eparta
Z119 w1588713028
R25
R1
R2
R3
Z120 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
Z121 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
l0
L5
Vd:jGTNZHH7cARm3PoW80m2
R6
32
Z122 !s108 1588919533.236000
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
Z124 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
R10
R11
!s100 GHR6cn`g^lf5zffPj]hF73
!i10b 1
Aarcha
R25
R1
R2
DEx4 work 5 parta 0 22 d:jGTNZHH7cARm3PoW80m2
l14
L12
VHj;?Ke<cbjin>=[CQi==d3
R6
32
R122
R123
R124
R10
R11
!s100 0SgAdool`3K1hanVJYEOQ0
!i10b 1
Epartb
R119
R1
R2
R3
Z125 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
Z126 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
l0
L4
V9aG[znQI291FbViOaHHaj2
R6
32
Z127 !s108 1588919533.517000
Z128 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
Z129 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
R10
R11
!s100 NhI`kdXNhTmLIa<]o:0Gc2
!i10b 1
Aarchb
R1
R2
DEx4 work 5 partb 0 22 9aG[znQI291FbViOaHHaj2
l13
L11
V[]Cd_b^4dh>QYV5`fZhk:0
R6
32
R127
R128
R129
R10
R11
!s100 i81T137eP5hV9a0d^f^Dh0
!i10b 1
Epartc
R119
R25
R1
R2
R3
Z130 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
Z131 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
l0
L5
VAc^CE7Fg:P9<80CBSj<g23
R6
32
Z132 !s108 1588919533.767000
Z133 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
Z134 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
R10
R11
!s100 h4KM_kaF6^i[1FLa;MAgG0
!i10b 1
Aarchc
R25
R1
R2
DEx4 work 5 partc 0 22 Ac^CE7Fg:P9<80CBSj<g23
l17
L13
VR9N=aC9W8M?L97aaFdT^T2
R6
32
R132
R133
R134
R10
R11
!s100 V9zaCF2HiFRfJHY53^>jX0
!i10b 1
Epartd
R119
R25
R1
R2
R3
Z135 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
Z136 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
l0
L5
VPPI9kFA<U8NJmOzM]2Sl12
R6
32
Z137 !s108 1588919534.064000
Z138 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
Z139 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
R10
R11
!s100 E]l<Q<8]NGD3TiOdNR_j<2
!i10b 1
Aarchd
R25
R1
R2
DEx4 work 5 partd 0 22 PPI9kFA<U8NJmOzM]2Sl12
l14
L13
V_FS_o>:o5EXhU[0oQaVMW1
R6
32
R137
R138
R139
R10
R11
!s100 1hYg9PQdRCeASU`jYPPAl3
!i10b 1
Epc
Z140 w1588717966
R1
R2
R3
Z141 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PC_Register.vhd
Z142 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PC_Register.vhd
l0
L4
V50R2eMzcDn3_dF92DolZH0
R6
32
Z143 !s108 1588919534.329000
Z144 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PC_Register.vhd|
Z145 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PC_Register.vhd|
R10
R11
!s100 22VG1<F@HOEOUHVV;]P[f0
!i10b 1
Aarch_pc
R1
R2
DEx4 work 2 pc 0 22 50R2eMzcDn3_dF92DolZH0
l12
L11
VZFfWMkO2:<P@Xm:zb8o6g1
R6
32
R143
R144
R145
R10
R11
!s100 K_MXl?cNl`7P5ZhUTdlA_1
!i10b 1
Epc_plus1
R31
R25
R1
R2
R3
Z146 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Adder_PC_Plus1.vhd
Z147 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Adder_PC_Plus1.vhd
l0
L5
Vk[`T1jjd6mNh3I7z;D`nV0
R6
32
Z148 !s108 1588969169.611000
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Adder_PC_Plus1.vhd|
Z150 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Adder_PC_Plus1.vhd|
R10
R11
!s100 79>LY[T^nY4<l;eh4Rk==2
!i10b 1
Aarch_pc_plus1
R25
R1
R2
DEx4 work 8 pc_plus1 0 22 k[`T1jjd6mNh3I7z;D`nV0
l15
L12
V[;U;oB2AGjd[X9VZ_b=O;3
R6
32
R148
R149
R150
R10
R11
!s100 kk=SeOZDfIF3dVWA2MW8j0
!i10b 1
Epc_plus2
R140
R25
R1
R2
R3
Z151 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Adder_PC_Plus2.vhd
Z152 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Adder_PC_Plus2.vhd
l0
L5
V=R4O4zO0M_:f^YgZocJ1^3
R6
32
Z153 !s108 1588919530.095000
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Adder_PC_Plus2.vhd|
Z155 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Adder_PC_Plus2.vhd|
R10
R11
!s100 Qc`JDbgBJ>h4^gnGo82LO2
!i10b 1
Aarch_pc_plus2
R25
R1
R2
DEx4 work 8 pc_plus2 0 22 =R4O4zO0M_:f^YgZocJ1^3
l15
L12
V2C?;oCmgOnQDR6nem`aY63
R6
32
R153
R154
R155
R10
R11
!s100 ZFFjHZK=CFI1ZX7fKbC@f3
!i10b 1
Epreserved_ccr
R31
R1
R2
R3
Z156 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PreservedConditionCode_Register.vhd
Z157 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PreservedConditionCode_Register.vhd
l0
L5
VQGRm_ZM1zVe>hz3oWHbXE1
R6
32
Z158 !s108 1588919543.769000
Z159 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PreservedConditionCode_Register.vhd|
Z160 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\PreservedConditionCode_Register.vhd|
R10
R11
!s100 NM@]>9EZa9J5:^jL2YmT:3
!i10b 1
Aarch_preserved_ccr
R1
R2
DEx4 work 13 preserved_ccr 0 22 QGRm_ZM1zVe>hz3oWHbXE1
l16
L14
VbA;4SPPh6lDQK4Cg24SLW2
R6
32
R158
R159
R160
R10
R11
!s100 U;nAR>4;]WGG6hmYNOkXh1
!i10b 1
Eregisterfile
R37
R1
R2
R3
Z161 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Registerfile.vhd
Z162 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Registerfile.vhd
l0
L4
VhV@6C9>B8ThjLoX^`B0b32
R6
32
Z163 !s108 1588919534.845000
Z164 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Registerfile.vhd|
Z165 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Registerfile.vhd|
R10
R11
!s100 OO@WLYaUgVUldBWRc[MA>3
!i10b 1
Aarch_registerfile
R1
R2
DEx4 work 12 registerfile 0 22 hV@6C9>B8ThjLoX^`B0b32
l61
L15
V7<mJnE_H^I?jLDKTnAVSJ2
R6
32
R163
R164
R165
R10
R11
!s100 KFg2j9Z4QkB`fn_Qc::4M3
!i10b 1
Eregisterr
R37
R1
R2
R3
Z166 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Register.vhd
Z167 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Register.vhd
l0
L5
VDcceU0@gjU[5UalfM1^n92
R6
32
Z168 !s108 1588919534.579000
Z169 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Register.vhd|
Z170 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Register.vhd|
R10
R11
!s100 7T98bmd_F=23WdYHnE2kI0
!i10b 1
Aarch_registerr
R1
R2
DEx4 work 9 registerr 0 22 DcceU0@gjU[5UalfM1^n92
l14
L13
VFiCDO;;YZo4THK>FRBW^U1
R6
32
R168
R169
R170
R10
R11
!s100 >PFXzZoQDNe>GL68OiOQ_3
!i10b 1
Esignextend
R140
R25
R1
R2
R3
Z171 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd
Z172 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd
l0
L5
V9Z]^MQdQ?lJlz?LoD=DWQ2
R6
32
Z173 !s108 1588919542.034000
Z174 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd|
Z175 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd|
R10
R11
!s100 VMGCkGgV<db]hfK82ULLY0
!i10b 1
Aarch_signextend
R25
R1
R2
DEx4 work 10 signextend 0 22 9Z]^MQdQ?lJlz?LoD=DWQ2
l15
L12
VMD5VA2lHKUh20f5W3lC:62
R6
32
R173
R174
R175
R10
R11
!s100 Z0DTlQkWfVco6U@UH=^aL3
!i10b 1
Esp_register
R31
R25
R1
R2
R3
Z176 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
Z177 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
l0
L5
V5YC?^OOa<HN6FdkiM2KA;1
R6
32
Z178 !s108 1588919543.316000
Z179 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
Z180 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
R10
R11
!s100 ml?7<b>=S4FIV0j=F6@Iz2
!i10b 1
Aarch_sp_register
R25
R1
R2
DEx4 work 11 sp_register 0 22 5YC?^OOa<HN6FdkiM2KA;1
l14
L13
VB7>b0OgE1^d<Rd5IHNkU33
R6
32
R178
R179
R180
R10
R11
!s100 @V`bfjjbLoTh@ZL;Q;;EJ2
!i10b 1
Estack_cu
R31
R25
R1
R2
R3
Z181 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Stack_CU.vhd
Z182 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Stack_CU.vhd
l0
L6
VPe<IAZSAhj4_`_BFe8F@_3
R6
32
Z183 !s108 1588919543.113000
Z184 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Stack_CU.vhd|
Z185 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Stack_CU.vhd|
R10
R11
!s100 QSzUUT^0TzAQM7^NBX3Y20
!i10b 1
Aarch_stack_cu
R25
R1
R2
DEx4 work 8 stack_cu 0 22 Pe<IAZSAhj4_`_BFe8F@_3
l31
L19
V1UnHj]?9JUh19[dJZKaYO0
R6
32
R183
R184
R185
R10
R11
!s100 DczGG^hTl@4eM94]:Eoj>1
!i10b 1
