###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       469027   # Number of WRITE/WRITEP commands
num_reads_done                 =      1566719   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1231109   # Number of read row buffer hits
num_read_cmds                  =      1566709   # Number of READ/READP commands
num_writes_done                =       469057   # Number of read requests issued
num_write_row_hits             =       385087   # Number of write row buffer hits
num_act_cmds                   =       424523   # Number of ACT commands
num_pre_cmds                   =       424492   # Number of PRE commands
num_ondemand_pres              =       397799   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9623046   # Cyles of rank active rank.0
rank_active_cycles.1           =      9507465   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       376954   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       492535   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1980120   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24091   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3375   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3020   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1324   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1087   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          919   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          883   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          802   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          706   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19473   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           64   # Write cmd latency (cycles)
write_latency[20-39]           =          577   # Write cmd latency (cycles)
write_latency[40-59]           =          696   # Write cmd latency (cycles)
write_latency[60-79]           =         1063   # Write cmd latency (cycles)
write_latency[80-99]           =         1270   # Write cmd latency (cycles)
write_latency[100-119]         =         1709   # Write cmd latency (cycles)
write_latency[120-139]         =         1964   # Write cmd latency (cycles)
write_latency[140-159]         =         2426   # Write cmd latency (cycles)
write_latency[160-179]         =         2905   # Write cmd latency (cycles)
write_latency[180-199]         =         3466   # Write cmd latency (cycles)
write_latency[200-]            =       452887   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       246591   # Read request latency (cycles)
read_latency[40-59]            =       120739   # Read request latency (cycles)
read_latency[60-79]            =       119180   # Read request latency (cycles)
read_latency[80-99]            =        87476   # Read request latency (cycles)
read_latency[100-119]          =        74956   # Read request latency (cycles)
read_latency[120-139]          =        67626   # Read request latency (cycles)
read_latency[140-159]          =        58591   # Read request latency (cycles)
read_latency[160-179]          =        52750   # Read request latency (cycles)
read_latency[180-199]          =        47764   # Read request latency (cycles)
read_latency[200-]             =       691031   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.34138e+09   # Write energy
read_energy                    =  6.31697e+09   # Read energy
act_energy                     =  1.16149e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80938e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.36417e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00478e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93266e+09   # Active standby energy rank.1
average_read_latency           =      311.853   # Average read request latency (cycles)
average_interarrival           =      4.91207   # Average request interarrival latency (cycles)
total_energy                   =  2.28793e+10   # Total energy (pJ)
average_power                  =      2287.93   # Average power (mW)
average_bandwidth              =       17.372   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       480872   # Number of WRITE/WRITEP commands
num_reads_done                 =      1555237   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1207586   # Number of read row buffer hits
num_read_cmds                  =      1555228   # Number of READ/READP commands
num_writes_done                =       480897   # Number of read requests issued
num_write_row_hits             =       393232   # Number of write row buffer hits
num_act_cmds                   =       440141   # Number of ACT commands
num_pre_cmds                   =       440110   # Number of PRE commands
num_ondemand_pres              =       413140   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9587445   # Cyles of rank active rank.0
rank_active_cycles.1           =      9564366   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       412555   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       435634   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1979841   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24750   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3361   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2988   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1345   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1103   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          920   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          904   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          789   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          731   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19457   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           95   # Write cmd latency (cycles)
write_latency[20-39]           =          817   # Write cmd latency (cycles)
write_latency[40-59]           =          846   # Write cmd latency (cycles)
write_latency[60-79]           =         1297   # Write cmd latency (cycles)
write_latency[80-99]           =         1718   # Write cmd latency (cycles)
write_latency[100-119]         =         2090   # Write cmd latency (cycles)
write_latency[120-139]         =         2391   # Write cmd latency (cycles)
write_latency[140-159]         =         2899   # Write cmd latency (cycles)
write_latency[160-179]         =         3459   # Write cmd latency (cycles)
write_latency[180-199]         =         4135   # Write cmd latency (cycles)
write_latency[200-]            =       461125   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       240639   # Read request latency (cycles)
read_latency[40-59]            =       120367   # Read request latency (cycles)
read_latency[60-79]            =       123224   # Read request latency (cycles)
read_latency[80-99]            =        90716   # Read request latency (cycles)
read_latency[100-119]          =        77825   # Read request latency (cycles)
read_latency[120-139]          =        70144   # Read request latency (cycles)
read_latency[140-159]          =        60615   # Read request latency (cycles)
read_latency[160-179]          =        53347   # Read request latency (cycles)
read_latency[180-199]          =        47916   # Read request latency (cycles)
read_latency[200-]             =       670435   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.40051e+09   # Write energy
read_energy                    =  6.27068e+09   # Read energy
act_energy                     =  1.20423e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.98026e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.09104e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98257e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96816e+09   # Active standby energy rank.1
average_read_latency           =      291.251   # Average read request latency (cycles)
average_interarrival           =      4.91113   # Average request interarrival latency (cycles)
total_energy                   =  2.29379e+10   # Total energy (pJ)
average_power                  =      2293.79   # Average power (mW)
average_bandwidth              =       17.375   # Average bandwidth
