Analysis & Synthesis report for FPGA
Thu Mar 09 17:21:32 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Dependent File Changes for Partition sld_signaltap:FPGA
 10. Partition for Top-Level Resource Utilization by Entity
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated
 16. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated
 17. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated
 18. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated
 19. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated
 20. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated
 21. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated
 22. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated
 23. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated
 24. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated
 25. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated
 26. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated
 27. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated
 28. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated
 29. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated
 30. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated
 31. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component
 32. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated
 33. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p
 34. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p
 35. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram
 36. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp
 37. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12
 38. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp
 39. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe15
 40. Source assignments for NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0|shift_taps_55m:auto_generated|altsyncram_vc81:altsyncram2
 41. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c1
 42. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u
 43. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m1
 44. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m1|SINCOS:u
 45. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c2
 46. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c2|SINCOS:u
 47. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m2
 48. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m2|SINCOS:u
 49. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c3
 50. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c3|SINCOS:u
 51. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m3
 52. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m3|SINCOS:u
 53. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c4
 54. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c4|SINCOS:u
 55. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m4
 56. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m4|SINCOS:u
 57. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c5
 58. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c5|SINCOS:u
 59. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m5
 60. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m5|SINCOS:u
 61. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c6
 62. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c6|SINCOS:u
 63. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m6
 64. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m6|SINCOS:u
 65. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c7
 66. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c7|SINCOS:u
 67. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m7
 68. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m7|SINCOS:u
 69. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c8
 70. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c8|SINCOS:u
 71. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m8
 72. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m8|SINCOS:u
 73. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: sig_pll:pll|altpll:altpll_component
 90. Parameter Settings for User Entity Instance: hnr_pll:pll_inst|altpll:altpll_component
 91. Parameter Settings for User Entity Instance: hnr_fifo:fifo_inst|dcfifo:dcfifo_component
 92. Parameter Settings for Inferred Entity Instance: NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0
 93. Partition Dependent Files
 94. Parameter Settings for Inferred Entity Instance: sld_signaltap:FPGA
 95. Port Connectivity Checks: "stream:stream_inst"
 96. Port Connectivity Checks: "hnr_pll:pll_inst"
 97. Port Connectivity Checks: "sig_pll:pll"
 98. Port Connectivity Checks: "ram_bb:ram_inst"
 99. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m8"
100. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c8"
101. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m7"
102. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c7"
103. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m6"
104. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c6"
105. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m5"
106. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c5"
107. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m4"
108. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c4"
109. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m3"
110. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c3"
111. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m2"
112. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c2"
113. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m1"
114. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c1"
115. Port Connectivity Checks: "NCO_bb:nco_inst"
116. SignalTap II Logic Analyzer Settings
117. Elapsed Time Per Partition
118. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 09 17:21:32 2017       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; FPGA                                        ;
; Top-level Entity Name              ; FPGA                                        ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C120F484C8      ;                    ;
; Top-level entity name                                                      ; FPGA               ; FPGA               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.42        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  71.0%      ;
;     Processors 4-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; NCO_bb.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO_bb.v                           ;         ;
; NCO.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/NCO.v                              ;         ;
; stream.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/stream.v                           ;         ;
; SINCOS.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/SINCOS.v                           ;         ;
; FPGA.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v                             ;         ;
; hnr_pll.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_pll.v                          ;         ;
; hnr_fifo.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_fifo.v                         ;         ;
; sig_pll.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/sig_pll.v                          ;         ;
; ram_ca.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;         ;
; ram_bb.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_bb.v                           ;         ;
; ram_msg.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal131.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                            ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_bfo1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_bfo1.tdf             ;         ;
; hex1.hex                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hex1.hex                           ;         ;
; db/altsyncram_nfo1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_nfo1.tdf             ;         ;
; hex2.hex                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hex2.hex                           ;         ;
; altpll.tdf                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/sig_pll_altpll.v                ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v                ;         ;
; db/hnr_pll_altpll.v                ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/hnr_pll_altpll.v                ;         ;
; dcfifo.tdf                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                ;         ;
; lpm_counter.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; a_graycounter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                         ;         ;
; a_fefifo.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                              ;         ;
; a_gray2bin.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                            ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                               ;         ;
; alt_sync_fifo.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                         ;         ;
; lpm_compare.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; altsyncram_fifo.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                       ;         ;
; db/dcfifo_mmf1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dcfifo_mmf1.tdf                 ;         ;
; db/a_graycounter_rn6.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/a_graycounter_rn6.tdf           ;         ;
; db/a_graycounter_n5c.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/a_graycounter_n5c.tdf           ;         ;
; db/altsyncram_d111.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_d111.tdf             ;         ;
; db/alt_synch_pipe_c7d.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/alt_synch_pipe_c7d.tdf          ;         ;
; db/dffpipe_b09.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dffpipe_b09.tdf                 ;         ;
; db/alt_synch_pipe_d7d.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/alt_synch_pipe_d7d.tdf          ;         ;
; db/dffpipe_c09.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/dffpipe_c09.tdf                 ;         ;
; db/cmpr_f66.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_f66.tdf                    ;         ;
; sld_signaltap.vhd                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                         ;         ;
; sld_signaltap_impl.vhd             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                    ;         ;
; sld_ela_control.vhd                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                       ;         ;
; lpm_shiftreg.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                          ;         ;
; lpm_constant.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; dffeea.inc                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                ;         ;
; sld_ela_trigger.tdf                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                       ;         ;
; db/sld_ela_trigger_0mq.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sld_ela_trigger_0mq.tdf         ;         ;
; sld_mbpmg.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                             ;         ;
; db/sld_reserved_fpga_fpga_1_8163.v ; yes             ; Encrypted Auto-Generated Megafunction  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sld_reserved_fpga_fpga_1_8163.v ;         ;
; lpm_compare.tdf                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf                           ;         ;
; comptree.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/comptree.inc                              ;         ;
; altshift.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; db/cmpr_1lk.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_1lk.tdf                    ;         ;
; db/cmpr_2lk.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_2lk.tdf                    ;         ;
; db/cmpr_fjk.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_fjk.tdf                    ;         ;
; db/sld_reserved_fpga_fpga_3_ec3b.v ; yes             ; Encrypted Auto-Generated Megafunction  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sld_reserved_fpga_fpga_3_ec3b.v ;         ;
; sld_ela_trigger_flow_mgr.vhd       ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd              ;         ;
; sld_buffer_manager.vhd             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                    ;         ;
; db/altsyncram_8324.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/altsyncram_8324.tdf             ;         ;
; altdpram.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                              ;         ;
; memmodes.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                            ;         ;
; a_hdffe.inc                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                               ;         ;
; alt_le_rden_reg.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                       ;         ;
; altsyncram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                            ;         ;
; lpm_mux.tdf                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                               ;         ;
; muxlut.inc                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                ;         ;
; bypassff.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; db/mux_krc.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/mux_krc.tdf                     ;         ;
; lpm_decode.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                            ;         ;
; declut.inc                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                ;         ;
; db/decode_4uf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/decode_4uf.tdf                  ;         ;
; lpm_counter.tdf                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                           ;         ;
; cmpconst.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                              ;         ;
; alt_counter_stratix.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                   ;         ;
; db/cntr_2hi.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_2hi.tdf                    ;         ;
; db/cmpr_lfc.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_lfc.tdf                    ;         ;
; db/cntr_d8j.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_d8j.tdf                    ;         ;
; db/cntr_8fi.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_8fi.tdf                    ;         ;
; db/cmpr_ifc.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_ifc.tdf                    ;         ;
; db/cntr_p1j.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cntr_p1j.tdf                    ;         ;
; db/cmpr_efc.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/cmpr_efc.tdf                    ;         ;
; sld_rom_sr.vhd                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                            ;         ;
; sld_hub.vhd                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                               ;         ;
; sld_jtag_hub.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                          ;         ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File                                                                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0mq:auto_generated|sld_reserved_FPGA_FPGA_1_8163:mgl_prim1 ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sld_reserved_fpga_fpga_1_8163.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0mq:auto_generated|sld_reserved_FPGA_FPGA_3_ec3b:mgl_prim3 ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sld_reserved_fpga_fpga_3_ec3b.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |FPGA|hnr_fifo:fifo_inst                                                                                                                                                                                                                                                                ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_fifo.v                         ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |FPGA|sig_pll:pll                                                                                                                                                                                                                                                                       ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/sig_pll.v                          ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |FPGA|hnr_pll:pll_inst                                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/hnr_pll.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca0                                                                                                                                                                                                                                                    ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca1                                                                                                                                                                                                                                                    ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca2                                                                                                                                                                                                                                                    ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca3                                                                                                                                                                                                                                                    ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca4                                                                                                                                                                                                                                                    ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca5                                                                                                                                                                                                                                                    ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca6                                                                                                                                                                                                                                                    ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca7                                                                                                                                                                                                                                                    ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg0                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg1                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg2                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg3                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg4                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg5                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg6                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg7                                                                                                                                                                                                                                                  ; C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/ram_msg.v                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Partition Status Summary                                   ;
+--------------------+-------------+-------------------------+
; Partition Name     ; Synthesized ; Reason                  ;
+--------------------+-------------+-------------------------+
; Top                ; yes         ; Dependent files changed ;
; sld_signaltap:FPGA ; yes         ; Dependent files changed ;
; sld_hub:auto_hub   ; yes         ; Parameters changed      ;
+--------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                   ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; FPGA.v    ; Project Directory ; Checksum ; 8057d47206f52add03b067654aa3647d ; 7926282df4890cf96c6834fbcbfa68c8 ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_signaltap:FPGA                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                                                                                                                                                                                         ; File Name                          ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0mq:auto_generated|sld_reserved_fpga_fpga_1_8163:mgl_prim1 ; db/sld_reserved_fpga_fpga_1_8163.v ; Project Directory ; Checksum ; 4509b26ca71f2d1e2d47cff351678b83 ; c569823d8674b184cfe2e2fbbd1ae56d ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_0mq:auto_generated|sld_reserved_fpga_fpga_3_ec3b:mgl_prim3 ; db/sld_reserved_fpga_fpga_3_ec3b.v ; Project Directory ; Checksum ; 4248ac89c5f15f595bb8a763d66b90ab ; 3b5278fe9291caf48d288ccff381ea81 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA                                           ; 3124 (77)         ; 2074 (36)    ; 32820       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA                                                                                                                              ; work         ;
;    |NCO_bb:nco_inst|                            ; 2943 (0)          ; 1910 (0)     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|NCO_bb:nco_inst                                                                                                              ; work         ;
;       |NCO:nco_c1|                              ; 2943 (4)          ; 1910 (8)     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|NCO_bb:nco_inst|NCO:nco_c1                                                                                                   ; work         ;
;          |SINCOS:u|                             ; 2939 (2927)       ; 1902 (1897)  ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u                                                                                          ; work         ;
;             |altshift_taps:quadrant_rtl_0|      ; 12 (0)            ; 5 (0)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0                                                             ; work         ;
;                |shift_taps_55m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0|shift_taps_55m:auto_generated                               ; work         ;
;                   |altsyncram_vc81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0|shift_taps_55m:auto_generated|altsyncram_vc81:altsyncram2   ; work         ;
;                   |cntr_lpf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0|shift_taps_55m:auto_generated|cntr_lpf:cntr1                ; work         ;
;                      |cmpr_ifc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0|shift_taps_55m:auto_generated|cntr_lpf:cntr1|cmpr_ifc:cmpr4 ; work         ;
;    |hnr_fifo:fifo_inst|                         ; 65 (0)            ; 107 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst                                                                                                           ; work         ;
;       |dcfifo:dcfifo_component|                 ; 65 (0)            ; 107 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component                                                                                   ; work         ;
;          |dcfifo_mmf1:auto_generated|           ; 65 (4)            ; 107 (33)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated                                                        ; work         ;
;             |a_graycounter_n5c:wrptr_g1p|       ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p                            ; work         ;
;             |a_graycounter_rn6:rdptr_g1p|       ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p                            ; work         ;
;             |alt_synch_pipe_c7d:rs_dgwp|        ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp                             ; work         ;
;                |dffpipe_b09:dffpipe12|          ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12       ; work         ;
;             |alt_synch_pipe_d7d:ws_dgrp|        ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp                             ; work         ;
;                |dffpipe_c09:dffpipe15|          ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe15       ; work         ;
;             |altsyncram_d111:fifo_ram|          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram                               ; work         ;
;             |cmpr_f66:rdempty_eq_comp|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:rdempty_eq_comp                               ; work         ;
;             |cmpr_f66:wrfull_eq_comp|           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:wrfull_eq_comp                                ; work         ;
;    |hnr_pll:pll_inst|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_pll:pll_inst                                                                                                             ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_pll:pll_inst|altpll:altpll_component                                                                                     ; work         ;
;          |hnr_pll_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_pll:pll_inst|altpll:altpll_component|hnr_pll_altpll:auto_generated                                                       ; work         ;
;    |sig_pll:pll|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sig_pll:pll                                                                                                                  ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sig_pll:pll|altpll:altpll_component                                                                                          ; work         ;
;          |sig_pll_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated                                                            ; work         ;
;    |stream:stream_inst|                         ; 39 (39)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|stream:stream_inst                                                                                                           ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+---------------------------------------------------------+------------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                               ;
+---------------------------------------------------------+------------------------------------------------------------------+
; stream:stream_inst|usb_wr_cnt[0]                        ; Stuck at GND due to stuck port clock_enable                      ;
; stream:stream_inst|SLWR                                 ; Stuck at VCC due to stuck port data_in                           ;
; stream:stream_inst|A0                                   ; Stuck at VCC due to stuck port data_in                           ;
; stream:stream_inst|A1                                   ; Stuck at VCC due to stuck port data_in                           ;
; stream:stream_inst|usb_wr_state[0..2]                   ; Stuck at GND due to stuck port clock_enable                      ;
; stream:stream_inst|usb_wr_cnt[1..31]                    ; Stuck at GND due to stuck port clock_enable                      ;
; ram_bb:ram_inst|counter_ca[0][9]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][8]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][7]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][6]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][5]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][4]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][3]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][2]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][1]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[0][0]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][10]                    ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][9]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][8]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][7]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][6]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][5]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][4]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][3]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][2]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][1]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[0][0]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][9]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][8]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][7]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][6]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][5]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][4]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][3]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][2]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][1]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[1][0]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][10]                    ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][9]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][8]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][7]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][6]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][5]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][4]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][3]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][2]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][1]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[1][0]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][9]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][8]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][7]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][6]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][5]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][4]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][3]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][2]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][1]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[2][0]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][10]                    ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][9]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][8]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][7]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][6]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][5]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][4]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][3]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][2]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][1]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[2][0]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][9]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][8]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][7]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][6]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][5]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][4]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][3]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][2]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][1]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[3][0]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][10]                    ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][9]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][8]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][7]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][6]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][5]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][4]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][3]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][2]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][1]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[3][0]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][9]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][8]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][7]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][6]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][5]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][4]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][3]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][2]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][1]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[4][0]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][10]                    ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][9]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][8]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][7]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][6]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][5]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][4]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][3]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][2]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][1]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[4][0]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][9]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][8]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][7]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][6]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][5]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][4]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][3]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][2]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][1]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[5][0]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][10]                    ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][9]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][8]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][7]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][6]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][5]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][4]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][3]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][2]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][1]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[5][0]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][9]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][8]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][7]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][6]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][5]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][4]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][3]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][2]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][1]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[6][0]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][10]                    ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][9]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][8]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][7]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][6]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][5]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][4]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][3]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][2]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][1]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][0]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[6][0]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][9]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][8]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][7]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][6]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][5]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][4]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][3]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][2]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][1]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|counter_ca[7][0]                        ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][10]                    ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][9]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][8]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][7]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][6]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][5]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][4]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][3]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][2]                     ; Stuck at GND due to stuck port clock                             ;
; ram_bb:ram_inst|rdaddress_msg[7][1]                     ; Stuck at GND due to stuck port clock                             ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][27]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][26]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][25]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][24]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][23]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][22]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][21]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][20]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][19]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][18]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][17]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][16]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][15]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][14]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][13]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][12]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][11]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][10]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][9]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][8]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][7]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][6]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][5]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][4]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][3]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][2]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][1]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][0]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][27]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][26]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][25]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][24]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][23]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][22]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][21]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][20]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][19]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][18]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][17]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][16]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][15]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][14]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][13]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][12]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][11]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][10]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][9]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][8]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][7]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][6]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][5]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][4]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][3]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][2]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][1]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[0][0]             ; Stuck at GND due to stuck port data_in                           ;
; ram_bb:ram_inst|wraddress_ca[0..4]                      ; Lost fanout                                                      ;
; ram_bb:ram_inst|wraddress_msg[0..5]                     ; Lost fanout                                                      ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][27]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][26]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][25]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][24]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][23]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][22]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][21]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][20]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][19]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][18]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][17]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][16]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][15]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][14]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][13]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][12]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][11]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][10]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][9]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][8]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][7]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][6]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][5]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][4]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][3]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][2]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][1]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][0]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][0]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[22]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|phase_in[22]                 ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[0..21]          ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|phase_in_reg[22]    ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|phase_in[0..21]              ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][22]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|phase_in_reg[0..21] ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][22]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][17]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][1]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][7]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][14]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][10]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][9]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][3]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][4]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][19]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][20]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][16]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][8]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][11]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][12]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][6]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][2]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][0]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][17]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][1]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][7]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][14]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][10]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][9]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][3]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][4]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][19]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][20]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][16]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][8]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][11]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][12]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][6]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][2]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][0]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][0]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]          ;
; NCO_bb:nco_inst|NCO:nco_c1|fre_chtr_reg[23]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|phase_in[23]              ;
; NCO_bb:nco_inst|NCO:nco_c1|phase_in[23]                 ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|phase_in_reg[23] ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|phase_in_reg[23]    ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][26]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][25]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][24]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][23]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][22]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][20]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][19]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][17]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][16]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][14]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][12]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][11]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][10]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][9]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][8]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][7]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][6]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][4]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][3]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][2]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][1]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][23]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][23]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][1]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][0]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][0]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][4]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][3]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][6]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][7]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][12]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][10]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][8]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][14]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][16]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][19]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][17]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][22]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][20]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][25]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][23]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][27]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[4][0]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[5][0]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[6][0]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[7][0]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[8][0]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[9][0]             ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[10][0]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[11][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[12][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[13][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[14][0]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[15][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[16][0]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[17][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[18][0]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[19][0]            ; Stuck at VCC due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[20][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[21][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[22][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[23][0]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|phase_in_reg[26]    ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][26]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][4]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][3]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][10]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][8]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][7]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][6]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][14]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][12]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][20]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][19]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][17]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][16]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][23]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][22]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][27]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][25]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][23]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][22]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][20]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][19]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][17]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][16]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][14]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][12]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][11]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][10]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][9]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][8]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][7]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][6]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][4]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][3]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[2][2]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][9]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][11]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][24]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][20]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][19]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][7]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][6]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][2]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][1]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][17]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][16]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][14]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][12]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][11]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][10]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][9]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][8]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][4]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][3]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|phase_in_reg[27]    ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][27]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][2]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][1]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][2]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][26]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][24]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][11]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][1]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][9]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][26]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][27]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][25]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][26]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[1][25]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][6]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][9]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][27]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][8]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][3]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][19]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][22]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][17]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][0]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][2]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][12]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][25]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][10]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][4]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][23]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][4]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][14]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][7]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][11]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][24]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][11]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][20]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][16]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][4]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][1]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][26]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][16]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][8]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][7]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][7]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][27]            ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][9]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][6]             ; Stuck at GND due to stuck port data_in                           ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][25]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][21]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][18]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][5]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][22]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][19]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][3]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][17]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[3][22]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][24]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][16]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][11]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][16]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][15]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][16]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][20]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][11]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][26]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][11]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][16]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][11]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][1]          ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][13]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][4]             ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][23]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][14]            ; Merged with NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][7]          ;
; Total Number of Removed Registers = 622                 ;                                                                  ;
+---------------------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                        ;
+------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------+
; Register name                                        ; Reason for Removal             ; Registers Removed due to This Register                                     ;
+------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------+
; stream:stream_inst|usb_wr_state[2]                   ; Stuck at GND                   ; stream:stream_inst|usb_wr_state[1], stream:stream_inst|usb_wr_state[0],    ;
;                                                      ; due to stuck port clock_enable ; stream:stream_inst|usb_wr_cnt[31], stream:stream_inst|usb_wr_cnt[30],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[29], stream:stream_inst|usb_wr_cnt[28],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[27], stream:stream_inst|usb_wr_cnt[26],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[25], stream:stream_inst|usb_wr_cnt[24],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[23], stream:stream_inst|usb_wr_cnt[22],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[20], stream:stream_inst|usb_wr_cnt[19],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[18], stream:stream_inst|usb_wr_cnt[17],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[16], stream:stream_inst|usb_wr_cnt[15],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[14], stream:stream_inst|usb_wr_cnt[13],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[12], stream:stream_inst|usb_wr_cnt[11],      ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[10], stream:stream_inst|usb_wr_cnt[9],       ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[8], stream:stream_inst|usb_wr_cnt[7],        ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[6], stream:stream_inst|usb_wr_cnt[5],        ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[4], stream:stream_inst|usb_wr_cnt[3],        ;
;                                                      ;                                ; stream:stream_inst|usb_wr_cnt[2], stream:stream_inst|usb_wr_cnt[1]         ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[4][0]          ; Stuck at GND                   ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[5][0],                               ;
;                                                      ; due to stuck port data_in      ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[6][0],                               ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[7][0],                               ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[8][0],                               ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[9][0],                               ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[10][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[11][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[12][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[13][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[14][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[15][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[16][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[17][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[18][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[19][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[20][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[21][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[22][0],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[23][0]                               ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[0][27]         ; Stuck at GND                   ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][27],                              ;
;                                                      ; due to stuck port data_in      ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][26],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][25],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][24],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][23],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][22],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][21],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[1][20],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][22],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][20],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][25],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][23],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][27],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[1][27],                              ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][0],                               ;
;                                                      ;                                ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][6]                                ;
; ram_bb:ram_inst|counter_ca[0][9]                     ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[0][10], ram_bb:ram_inst|rdaddress_msg[0][9], ;
;                                                      ; due to stuck port clock        ; ram_bb:ram_inst|rdaddress_msg[0][8], ram_bb:ram_inst|rdaddress_msg[0][7],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[0][6], ram_bb:ram_inst|rdaddress_msg[0][5],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[0][4], ram_bb:ram_inst|rdaddress_msg[0][3],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[0][2], ram_bb:ram_inst|rdaddress_msg[0][1],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[0][0]                                        ;
; ram_bb:ram_inst|counter_ca[1][9]                     ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[1][10], ram_bb:ram_inst|rdaddress_msg[1][9], ;
;                                                      ; due to stuck port clock        ; ram_bb:ram_inst|rdaddress_msg[1][8], ram_bb:ram_inst|rdaddress_msg[1][7],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[1][6], ram_bb:ram_inst|rdaddress_msg[1][5],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[1][4], ram_bb:ram_inst|rdaddress_msg[1][3],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[1][2], ram_bb:ram_inst|rdaddress_msg[1][1],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[1][0]                                        ;
; ram_bb:ram_inst|counter_ca[2][9]                     ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[2][10], ram_bb:ram_inst|rdaddress_msg[2][9], ;
;                                                      ; due to stuck port clock        ; ram_bb:ram_inst|rdaddress_msg[2][8], ram_bb:ram_inst|rdaddress_msg[2][7],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[2][6], ram_bb:ram_inst|rdaddress_msg[2][5],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[2][4], ram_bb:ram_inst|rdaddress_msg[2][3],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[2][2], ram_bb:ram_inst|rdaddress_msg[2][1],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[2][0]                                        ;
; ram_bb:ram_inst|counter_ca[3][9]                     ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[3][10], ram_bb:ram_inst|rdaddress_msg[3][9], ;
;                                                      ; due to stuck port clock        ; ram_bb:ram_inst|rdaddress_msg[3][8], ram_bb:ram_inst|rdaddress_msg[3][7],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[3][6], ram_bb:ram_inst|rdaddress_msg[3][5],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[3][4], ram_bb:ram_inst|rdaddress_msg[3][3],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[3][2], ram_bb:ram_inst|rdaddress_msg[3][1],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[3][0]                                        ;
; ram_bb:ram_inst|counter_ca[4][9]                     ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[4][10], ram_bb:ram_inst|rdaddress_msg[4][9], ;
;                                                      ; due to stuck port clock        ; ram_bb:ram_inst|rdaddress_msg[4][8], ram_bb:ram_inst|rdaddress_msg[4][7],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[4][6], ram_bb:ram_inst|rdaddress_msg[4][5],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[4][4], ram_bb:ram_inst|rdaddress_msg[4][3],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[4][2], ram_bb:ram_inst|rdaddress_msg[4][1],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[4][0]                                        ;
; ram_bb:ram_inst|counter_ca[5][9]                     ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[5][10], ram_bb:ram_inst|rdaddress_msg[5][9], ;
;                                                      ; due to stuck port clock        ; ram_bb:ram_inst|rdaddress_msg[5][8], ram_bb:ram_inst|rdaddress_msg[5][7],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[5][6], ram_bb:ram_inst|rdaddress_msg[5][5],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[5][4], ram_bb:ram_inst|rdaddress_msg[5][3],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[5][2], ram_bb:ram_inst|rdaddress_msg[5][1],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[5][0]                                        ;
; ram_bb:ram_inst|counter_ca[6][9]                     ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[6][10], ram_bb:ram_inst|rdaddress_msg[6][9], ;
;                                                      ; due to stuck port clock        ; ram_bb:ram_inst|rdaddress_msg[6][8], ram_bb:ram_inst|rdaddress_msg[6][7],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[6][6], ram_bb:ram_inst|rdaddress_msg[6][5],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[6][4], ram_bb:ram_inst|rdaddress_msg[6][3],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[6][2], ram_bb:ram_inst|rdaddress_msg[6][1],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[6][0]                                        ;
; ram_bb:ram_inst|counter_ca[7][9]                     ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[7][10], ram_bb:ram_inst|rdaddress_msg[7][9], ;
;                                                      ; due to stuck port clock        ; ram_bb:ram_inst|rdaddress_msg[7][8], ram_bb:ram_inst|rdaddress_msg[7][7],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[7][6], ram_bb:ram_inst|rdaddress_msg[7][5],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[7][4], ram_bb:ram_inst|rdaddress_msg[7][3],  ;
;                                                      ;                                ; ram_bb:ram_inst|rdaddress_msg[7][2], ram_bb:ram_inst|rdaddress_msg[7][1]   ;
; stream:stream_inst|A1                                ; Stuck at VCC                   ; stream:stream_inst|usb_wr_cnt[21]                                          ;
;                                                      ; due to stuck port data_in      ;                                                                            ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[2][0]          ; Stuck at GND                   ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|y[3][27]                               ;
;                                                      ; due to stuck port data_in      ;                                                                            ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[2][4]          ; Stuck at VCC                   ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|x[3][27]                               ;
;                                                      ; due to stuck port data_in      ;                                                                            ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|phase_in_reg[26] ; Stuck at GND                   ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][26]                               ;
;                                                      ; due to stuck port data_in      ;                                                                            ;
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|phase_in_reg[27] ; Stuck at GND                   ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|z[0][27]                               ;
;                                                      ; due to stuck port data_in      ;                                                                            ;
+------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                               ;
+----------------------------------------------------------+----------------------------------------------------+------------+
; Register Name                                            ; Megafunction                                       ; Type       ;
+----------------------------------------------------------+----------------------------------------------------+------------+
; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|quadrant[0..27][0,1] ; NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|quadrant_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------------------------+----------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|sin_out[27] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA|stream:stream_inst|usb_rd_state[2]              ;
; 10:1               ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |FPGA|stream:stream_inst|usb_rd_cnt[6]                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |FPGA|counter[17]                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------+
; Assignment                            ; Value ; From ; To                                    ;
+---------------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                               ;
+---------------------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0|shift_taps_55m:auto_generated|altsyncram_vc81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m1|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c2|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m2|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c3|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m3|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c4|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m4|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c5|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m5|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c6 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c6|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m6 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m6|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c7 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c7|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m7 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m7|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c8 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c8|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m8 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m8|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_nfo1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_nfo1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_nfo1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_nfo1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_nfo1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_nfo1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_nfo1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_nfo1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sig_pll:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sig_pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 100000                    ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 20                        ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 1250                      ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; sig_pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hnr_pll:pll_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------+
; Parameter Name                ; Value                     ; Type                      ;
+-------------------------------+---------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                   ;
; PLL_TYPE                      ; AUTO                      ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=hnr_pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 100000                    ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                   ;
; LOCK_HIGH                     ; 1                         ; Untyped                   ;
; LOCK_LOW                      ; 1                         ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                   ;
; SKIP_VCO                      ; OFF                       ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                   ;
; BANDWIDTH                     ; 0                         ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                   ;
; DOWN_SPREAD                   ; 0                         ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 10                        ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 5                         ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                   ;
; DPA_DIVIDER                   ; 0                         ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                   ;
; VCO_MIN                       ; 0                         ; Untyped                   ;
; VCO_MAX                       ; 0                         ; Untyped                   ;
; VCO_CENTER                    ; 0                         ; Untyped                   ;
; PFD_MIN                       ; 0                         ; Untyped                   ;
; PFD_MAX                       ; 0                         ; Untyped                   ;
; M_INITIAL                     ; 0                         ; Untyped                   ;
; M                             ; 0                         ; Untyped                   ;
; N                             ; 1                         ; Untyped                   ;
; M2                            ; 1                         ; Untyped                   ;
; N2                            ; 1                         ; Untyped                   ;
; SS                            ; 1                         ; Untyped                   ;
; C0_HIGH                       ; 0                         ; Untyped                   ;
; C1_HIGH                       ; 0                         ; Untyped                   ;
; C2_HIGH                       ; 0                         ; Untyped                   ;
; C3_HIGH                       ; 0                         ; Untyped                   ;
; C4_HIGH                       ; 0                         ; Untyped                   ;
; C5_HIGH                       ; 0                         ; Untyped                   ;
; C6_HIGH                       ; 0                         ; Untyped                   ;
; C7_HIGH                       ; 0                         ; Untyped                   ;
; C8_HIGH                       ; 0                         ; Untyped                   ;
; C9_HIGH                       ; 0                         ; Untyped                   ;
; C0_LOW                        ; 0                         ; Untyped                   ;
; C1_LOW                        ; 0                         ; Untyped                   ;
; C2_LOW                        ; 0                         ; Untyped                   ;
; C3_LOW                        ; 0                         ; Untyped                   ;
; C4_LOW                        ; 0                         ; Untyped                   ;
; C5_LOW                        ; 0                         ; Untyped                   ;
; C6_LOW                        ; 0                         ; Untyped                   ;
; C7_LOW                        ; 0                         ; Untyped                   ;
; C8_LOW                        ; 0                         ; Untyped                   ;
; C9_LOW                        ; 0                         ; Untyped                   ;
; C0_INITIAL                    ; 0                         ; Untyped                   ;
; C1_INITIAL                    ; 0                         ; Untyped                   ;
; C2_INITIAL                    ; 0                         ; Untyped                   ;
; C3_INITIAL                    ; 0                         ; Untyped                   ;
; C4_INITIAL                    ; 0                         ; Untyped                   ;
; C5_INITIAL                    ; 0                         ; Untyped                   ;
; C6_INITIAL                    ; 0                         ; Untyped                   ;
; C7_INITIAL                    ; 0                         ; Untyped                   ;
; C8_INITIAL                    ; 0                         ; Untyped                   ;
; C9_INITIAL                    ; 0                         ; Untyped                   ;
; C0_MODE                       ; BYPASS                    ; Untyped                   ;
; C1_MODE                       ; BYPASS                    ; Untyped                   ;
; C2_MODE                       ; BYPASS                    ; Untyped                   ;
; C3_MODE                       ; BYPASS                    ; Untyped                   ;
; C4_MODE                       ; BYPASS                    ; Untyped                   ;
; C5_MODE                       ; BYPASS                    ; Untyped                   ;
; C6_MODE                       ; BYPASS                    ; Untyped                   ;
; C7_MODE                       ; BYPASS                    ; Untyped                   ;
; C8_MODE                       ; BYPASS                    ; Untyped                   ;
; C9_MODE                       ; BYPASS                    ; Untyped                   ;
; C0_PH                         ; 0                         ; Untyped                   ;
; C1_PH                         ; 0                         ; Untyped                   ;
; C2_PH                         ; 0                         ; Untyped                   ;
; C3_PH                         ; 0                         ; Untyped                   ;
; C4_PH                         ; 0                         ; Untyped                   ;
; C5_PH                         ; 0                         ; Untyped                   ;
; C6_PH                         ; 0                         ; Untyped                   ;
; C7_PH                         ; 0                         ; Untyped                   ;
; C8_PH                         ; 0                         ; Untyped                   ;
; C9_PH                         ; 0                         ; Untyped                   ;
; L0_HIGH                       ; 1                         ; Untyped                   ;
; L1_HIGH                       ; 1                         ; Untyped                   ;
; G0_HIGH                       ; 1                         ; Untyped                   ;
; G1_HIGH                       ; 1                         ; Untyped                   ;
; G2_HIGH                       ; 1                         ; Untyped                   ;
; G3_HIGH                       ; 1                         ; Untyped                   ;
; E0_HIGH                       ; 1                         ; Untyped                   ;
; E1_HIGH                       ; 1                         ; Untyped                   ;
; E2_HIGH                       ; 1                         ; Untyped                   ;
; E3_HIGH                       ; 1                         ; Untyped                   ;
; L0_LOW                        ; 1                         ; Untyped                   ;
; L1_LOW                        ; 1                         ; Untyped                   ;
; G0_LOW                        ; 1                         ; Untyped                   ;
; G1_LOW                        ; 1                         ; Untyped                   ;
; G2_LOW                        ; 1                         ; Untyped                   ;
; G3_LOW                        ; 1                         ; Untyped                   ;
; E0_LOW                        ; 1                         ; Untyped                   ;
; E1_LOW                        ; 1                         ; Untyped                   ;
; E2_LOW                        ; 1                         ; Untyped                   ;
; E3_LOW                        ; 1                         ; Untyped                   ;
; L0_INITIAL                    ; 1                         ; Untyped                   ;
; L1_INITIAL                    ; 1                         ; Untyped                   ;
; G0_INITIAL                    ; 1                         ; Untyped                   ;
; G1_INITIAL                    ; 1                         ; Untyped                   ;
; G2_INITIAL                    ; 1                         ; Untyped                   ;
; G3_INITIAL                    ; 1                         ; Untyped                   ;
; E0_INITIAL                    ; 1                         ; Untyped                   ;
; E1_INITIAL                    ; 1                         ; Untyped                   ;
; E2_INITIAL                    ; 1                         ; Untyped                   ;
; E3_INITIAL                    ; 1                         ; Untyped                   ;
; L0_MODE                       ; BYPASS                    ; Untyped                   ;
; L1_MODE                       ; BYPASS                    ; Untyped                   ;
; G0_MODE                       ; BYPASS                    ; Untyped                   ;
; G1_MODE                       ; BYPASS                    ; Untyped                   ;
; G2_MODE                       ; BYPASS                    ; Untyped                   ;
; G3_MODE                       ; BYPASS                    ; Untyped                   ;
; E0_MODE                       ; BYPASS                    ; Untyped                   ;
; E1_MODE                       ; BYPASS                    ; Untyped                   ;
; E2_MODE                       ; BYPASS                    ; Untyped                   ;
; E3_MODE                       ; BYPASS                    ; Untyped                   ;
; L0_PH                         ; 0                         ; Untyped                   ;
; L1_PH                         ; 0                         ; Untyped                   ;
; G0_PH                         ; 0                         ; Untyped                   ;
; G1_PH                         ; 0                         ; Untyped                   ;
; G2_PH                         ; 0                         ; Untyped                   ;
; G3_PH                         ; 0                         ; Untyped                   ;
; E0_PH                         ; 0                         ; Untyped                   ;
; E1_PH                         ; 0                         ; Untyped                   ;
; E2_PH                         ; 0                         ; Untyped                   ;
; E3_PH                         ; 0                         ; Untyped                   ;
; M_PH                          ; 0                         ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; CLK0_COUNTER                  ; G0                        ; Untyped                   ;
; CLK1_COUNTER                  ; G0                        ; Untyped                   ;
; CLK2_COUNTER                  ; G0                        ; Untyped                   ;
; CLK3_COUNTER                  ; G0                        ; Untyped                   ;
; CLK4_COUNTER                  ; G0                        ; Untyped                   ;
; CLK5_COUNTER                  ; G0                        ; Untyped                   ;
; CLK6_COUNTER                  ; E0                        ; Untyped                   ;
; CLK7_COUNTER                  ; E1                        ; Untyped                   ;
; CLK8_COUNTER                  ; E2                        ; Untyped                   ;
; CLK9_COUNTER                  ; E3                        ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                   ;
; M_TIME_DELAY                  ; 0                         ; Untyped                   ;
; N_TIME_DELAY                  ; 0                         ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                   ;
; VCO_POST_SCALE                ; 0                         ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                   ;
; CBXI_PARAMETER                ; hnr_pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE            ;
+-------------------------------+---------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hnr_fifo:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 32          ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                  ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_mmf1 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                            ;
+----------------+----------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                         ;
; TAP_DISTANCE   ; 28             ; Untyped                                                                         ;
; WIDTH          ; 2              ; Untyped                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                         ;
; CBXI_PARAMETER ; shift_taps_55m ; Untyped                                                                         ;
+----------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_fefifo.inc          ; Quartus II Install ; work    ; 05a44f50e786a1d286adceb227096b9f ;
; libraries/megafunctions/a_gray2bin.inc        ; Quartus II Install ; work    ; 7e4b761bbeb1a382a47a02f89c03e13e ;
; libraries/megafunctions/a_graycounter.inc     ; Quartus II Install ; work    ; c8eabdd6f8e7d384595a15fec5005aa8 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal131.inc        ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/alt_sync_fifo.inc     ; Quartus II Install ; work    ; a019bef5b10e73079dfab915daa2a6c4 ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf            ; Quartus II Install ; work    ; 1f754b85029d1ecdd51b53547338e8e2 ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 76fa39e5e3333865ead3c4853c7cdc4b ;
; libraries/megafunctions/altsyncram_fifo.inc   ; Quartus II Install ; work    ; 04b2b21790828d0d59a04a16f08af58b ;
; libraries/megafunctions/cycloneii_pll.inc     ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo.tdf            ; Quartus II Install ; work    ; b91e88c30217d7ef800c0d949bd4602b ;
; libraries/megafunctions/dffpipe.inc           ; Quartus II Install ; work    ; 5471cd80ee441dd293de0ca0963c9aa0 ;
; libraries/megafunctions/lpm_add_sub.inc       ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc       ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_counter.inc       ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_pll.inc       ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc     ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/a_graycounter_n5c.tdf                      ; Project Directory  ; work    ; acd5b3cdcf51088787413aab168d84d0 ;
; db/a_graycounter_rn6.tdf                      ; Project Directory  ; work    ; d801876c2e369507018c35a3c3f32740 ;
; db/alt_synch_pipe_c7d.tdf                     ; Project Directory  ; work    ; 13b2bcaea1b0a58b0e3de00bf475543c ;
; db/alt_synch_pipe_d7d.tdf                     ; Project Directory  ; work    ; aeec24afb9a3558515020045bec09e27 ;
; db/altsyncram_bfo1.tdf                        ; Project Directory  ; work    ; 4f80388aca75ecf3848111fdd4e0dbe8 ;
; db/altsyncram_d111.tdf                        ; Project Directory  ; work    ; cd7c69106af45e8493b4529c824f272d ;
; db/altsyncram_nfo1.tdf                        ; Project Directory  ; work    ; 741098158d7280115c5d136cd892ab88 ;
; db/cmpr_f66.tdf                               ; Project Directory  ; work    ; dde57f2bfec47b668e9a6306db6c1608 ;
; db/dcfifo_mmf1.tdf                            ; Project Directory  ; work    ; 569146fe77ba09f96cc4e0c20e6e09ff ;
; db/dffpipe_b09.tdf                            ; Project Directory  ; work    ; dad3504b95ad544c70700aa864f183b6 ;
; db/dffpipe_c09.tdf                            ; Project Directory  ; work    ; dd90f980ceacc930f5f5a89876b97342 ;
; db/hnr_pll_altpll.v                           ; Project Directory  ; work    ; d4ff92e41ae80e4f69b17259e1697b20 ;
; db/sig_pll_altpll.v                           ; Project Directory  ; work    ; 3fdc64730e63d878155fd7514050d648 ;
; FPGA.v                                        ; Project Directory  ; work    ; 7926282df4890cf96c6834fbcbfa68c8 ;
; hex1.hex                                      ; Project Directory  ; work    ; a6ff25381670561378226f94c325b71d ;
; hex2.hex                                      ; Project Directory  ; work    ; a6ff25381670561378226f94c325b71d ;
; hnr_fifo.v                                    ; Project Directory  ; work    ; 017f486bf99852b66d4ea2280976ade2 ;
; hnr_pll.v                                     ; Project Directory  ; work    ; 660d453fb9b42d98188242ed1387bd7b ;
; NCO.v                                         ; Project Directory  ; work    ; 4994338a0e54079f11faebb1e051004d ;
; NCO_bb.v                                      ; Project Directory  ; work    ; acb6ee5dcb9941e623603a4940966ef2 ;
; ram_bb.v                                      ; Project Directory  ; work    ; 0b4f986d29afa9f8a27e073718026ef8 ;
; ram_ca.v                                      ; Project Directory  ; work    ; d83b78f6cfe67c70809e475133998aa6 ;
; ram_msg.v                                     ; Project Directory  ; work    ; 35ea9171dc4aa8b48ee777b4c3c956e6 ;
; sig_pll.v                                     ; Project Directory  ; work    ; 2d8da9685ea0f954845a6bc18fc6e743 ;
; SINCOS.v                                      ; Project Directory  ; work    ; 8cf52bb3c7e0442dbc276d7bc4d97f23 ;
; stream.v                                      ; Project Directory  ; work    ; 9c1cf49d6b47b6d3bf6716b9c1e7d5df ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:FPGA                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 145                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 145                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 57873                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 48734                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_FPGA_FPGA_1_8163,basic,1,sld_reserved_FPGA_FPGA_3_ec3b,                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 461                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stream:stream_inst"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; DATA_DIR     ; Input  ; Info     ; Stuck at GND                                                                        ;
; usb_rd_cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usb_wr_cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usb_rd_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usb_wr_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hnr_pll:pll_inst"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sig_pll:pll"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_bb:ram_inst"                                                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_ca0 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "delay_ca0[9..1]" will be connected to GND. ;
; data_ca   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_ca[7..1]" have no fanouts                         ;
; data_ca   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; data_msg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_msg[7..1]" have no fanouts                        ;
; data_msg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m8"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c8"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m7"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c7"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m6"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c6"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m5"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c5"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m4"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c4"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m3"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c3"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m2"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c2"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m1"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c1"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst"                                                                                                                                                     ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                              ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst_n                ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; fre_carrier0[27..25] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; fre_carrier0[23..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; fre_carrier0[24]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; fre_1023k0           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "fre_1023k0[27..1]" will be connected to GND. ;
; pha_1023k0           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "pha_1023k0[27..1]" will be connected to GND. ;
; clk_carrier          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; FPGA          ; 145                 ; 145              ; 4096         ; 1        ; continuous             ; sequential           ; 3                  ; 2                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------+
; Elapsed Time Per Partition        ;
+--------------------+--------------+
; Partition Name     ; Elapsed Time ;
+--------------------+--------------+
; sld_signaltap:FPGA ; 00:00:22     ;
; Top                ; 00:00:22     ;
; sld_hub:auto_hub   ; 00:00:22     ;
+--------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Mar 09 17:20:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file nco_bb.v
    Info (12023): Found entity 1: NCO_bb
Info (12021): Found 1 design units, including 1 entities, in source file nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file stream.v
    Info (12023): Found entity 1: stream
Info (12021): Found 1 design units, including 1 entities, in source file sincos.v
    Info (12023): Found entity 1: SINCOS
Info (12021): Found 1 design units, including 1 entities, in source file fpga.v
    Info (12023): Found entity 1: FPGA
Info (12021): Found 1 design units, including 1 entities, in source file hnr_pll.v
    Info (12023): Found entity 1: hnr_pll
Info (12021): Found 1 design units, including 1 entities, in source file hnr_fifo.v
    Info (12023): Found entity 1: hnr_fifo
Info (12021): Found 1 design units, including 1 entities, in source file sig_pll.v
    Info (12023): Found entity 1: sig_pll
Info (12021): Found 1 design units, including 1 entities, in source file fifo_doppler.v
    Info (12023): Found entity 1: fifo_doppler
Info (12021): Found 1 design units, including 1 entities, in source file ram_ca.v
    Info (12023): Found entity 1: ram_ca
Info (12021): Found 1 design units, including 1 entities, in source file ram_bb.v
    Info (12023): Found entity 1: ram_bb
Info (12021): Found 1 design units, including 1 entities, in source file ram_msg.v
    Info (12023): Found entity 1: ram_msg
Info (12021): Found 1 design units, including 1 entities, in source file dac_pll.v
    Info (12023): Found entity 1: dac_pll
Warning (10236): Verilog HDL Implicit Net warning at FPGA.v(154): created implicit net for "fre_1023k0"
Warning (10236): Verilog HDL Implicit Net warning at FPGA.v(155): created implicit net for "pha_1023k0"
Warning (10236): Verilog HDL Implicit Net warning at FPGA.v(204): created implicit net for "delay_ca0"
Info (12127): Elaborating entity "FPGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FPGA.v(62): object "pll_set" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA.v(74): object "USB3_FLAGB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA.v(146): object "cnt1" assigned a value but never read
Info (12128): Elaborating entity "NCO_bb" for hierarchy "NCO_bb:nco_inst"
Warning (10034): Output port "clk_1023k" at NCO_bb.v(55) has no driver
Warning (10034): Output port "clk_carrier" at NCO_bb.v(56) has no driver
Warning (10034): Output port "DAC2" at NCO_bb.v(93) has no driver
Warning (10034): Output port "DAC3" at NCO_bb.v(94) has no driver
Warning (10034): Output port "DAC4" at NCO_bb.v(95) has no driver
Warning (10034): Output port "DAC5" at NCO_bb.v(96) has no driver
Warning (10034): Output port "DAC6" at NCO_bb.v(97) has no driver
Warning (10034): Output port "DAC7" at NCO_bb.v(98) has no driver
Warning (10034): Output port "DAC8" at NCO_bb.v(99) has no driver
Info (12128): Elaborating entity "NCO" for hierarchy "NCO_bb:nco_inst|NCO:nco_c1"
Info (12128): Elaborating entity "SINCOS" for hierarchy "NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u"
Warning (10036): Verilog HDL or VHDL warning at SINCOS.v(31): object "eps" assigned a value but never read
Info (12128): Elaborating entity "ram_bb" for hierarchy "ram_bb:ram_inst"
Info (12128): Elaborating entity "ram_ca" for hierarchy "ram_bb:ram_inst|ram_ca:ram_ca0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "Hex1.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfo1.tdf
    Info (12023): Found entity 1: altsyncram_bfo1
Info (12128): Elaborating entity "altsyncram_bfo1" for hierarchy "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated"
Info (12128): Elaborating entity "ram_msg" for hierarchy "ram_bb:ram_inst|ram_msg:ram_msg0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "Hex2.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "47"
    Info (12134): Parameter "numwords_b" = "1504"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nfo1.tdf
    Info (12023): Found entity 1: altsyncram_nfo1
Info (12128): Elaborating entity "altsyncram_nfo1" for hierarchy "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated"
Info (12128): Elaborating entity "sig_pll" for hierarchy "sig_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "sig_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sig_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "sig_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "20"
    Info (12134): Parameter "clk0_phase_shift" = "1250"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sig_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sig_pll_altpll.v
    Info (12023): Found entity 1: sig_pll_altpll
Info (12128): Elaborating entity "sig_pll_altpll" for hierarchy "sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated"
Info (12128): Elaborating entity "hnr_pll" for hierarchy "hnr_pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "hnr_pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "hnr_pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "hnr_pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "10"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=hnr_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/hnr_pll_altpll.v
    Info (12023): Found entity 1: hnr_pll_altpll
Info (12128): Elaborating entity "hnr_pll_altpll" for hierarchy "hnr_pll:pll_inst|altpll:altpll_component|hnr_pll_altpll:auto_generated"
Info (12128): Elaborating entity "hnr_fifo" for hierarchy "hnr_fifo:fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "hnr_fifo:fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "hnr_fifo:fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mmf1.tdf
    Info (12023): Found entity 1: dcfifo_mmf1
Info (12128): Elaborating entity "dcfifo_mmf1" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf
    Info (12023): Found entity 1: a_graycounter_n5c
Info (12128): Elaborating entity "a_graycounter_n5c" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d111.tdf
    Info (12023): Found entity 1: altsyncram_d111
Info (12128): Elaborating entity "altsyncram_d111" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_c7d
Info (12128): Elaborating entity "alt_synch_pipe_c7d" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d7d
Info (12128): Elaborating entity "alt_synch_pipe_d7d" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12128): Elaborating entity "stream" for hierarchy "stream:stream_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_0mq.tdf
    Info (12023): Found entity 1: sld_ela_trigger_0mq
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_fpga_1_8163.v
    Info (12023): Found entity 1: sld_reserved_FPGA_FPGA_1_8163
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1lk.tdf
    Info (12023): Found entity 1: cmpr_1lk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2lk.tdf
    Info (12023): Found entity 1: cmpr_2lk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_fjk.tdf
    Info (12023): Found entity 1: cmpr_fjk
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_fpga_3_ec3b.v
    Info (12023): Found entity 1: sld_reserved_FPGA_FPGA_3_ec3b
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8324.tdf
    Info (12023): Found entity 1: altsyncram_8324
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_krc.tdf
    Info (12023): Found entity 1: mux_krc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2hi.tdf
    Info (12023): Found entity 1: cntr_2hi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info (12023): Found entity 1: cmpr_lfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d8j.tdf
    Info (12023): Found entity 1: cntr_d8j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf
    Info (12023): Found entity 1: cntr_8fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "FPGA"
Info (12206): 3 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_signaltap:FPGA" requires synthesis because there were changes to its dependent source files
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_nfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|q_b[0]"
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 4 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Mar 09 17:21:10 2017
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top FPGA -c FPGA
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|quadrant_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 28
        Info (286033): Parameter WIDTH set to 2
Info (12130): Elaborated megafunction instantiation "NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0"
Info (12133): Instantiated megafunction "NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u|altshift_taps:quadrant_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "28"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_55m.tdf
    Info (12023): Found entity 1: shift_taps_55m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf
    Info (12023): Found entity 1: altsyncram_vc81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lpf.tdf
    Info (12023): Found entity 1: cntr_lpf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[0]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[1]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[2]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[3]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[4]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[5]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[6]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[7]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[8]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[8]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[9]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[9]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[10]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[10]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[11]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[11]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[12]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[12]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[13]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[13]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[14]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[14]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[15]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[15]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[16]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[16]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[17]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[17]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[18]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[18]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[19]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[19]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[20]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[20]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[21]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[21]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[22]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[22]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[23]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[23]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[24]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[24]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[25]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[25]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[26]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[26]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[27]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[27]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[28]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[28]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[29]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[29]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[30]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[30]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[31]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[31]" into a wire
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "USB3_DQ[0]~synth"
    Warning (13010): Node "USB3_DQ[1]~synth"
    Warning (13010): Node "USB3_DQ[2]~synth"
    Warning (13010): Node "USB3_DQ[3]~synth"
    Warning (13010): Node "USB3_DQ[4]~synth"
    Warning (13010): Node "USB3_DQ[5]~synth"
    Warning (13010): Node "USB3_DQ[6]~synth"
    Warning (13010): Node "USB3_DQ[7]~synth"
    Warning (13010): Node "USB3_DQ[8]~synth"
    Warning (13010): Node "USB3_DQ[9]~synth"
    Warning (13010): Node "USB3_DQ[10]~synth"
    Warning (13010): Node "USB3_DQ[11]~synth"
    Warning (13010): Node "USB3_DQ[12]~synth"
    Warning (13010): Node "USB3_DQ[13]~synth"
    Warning (13010): Node "USB3_DQ[14]~synth"
    Warning (13010): Node "USB3_DQ[15]~synth"
    Warning (13010): Node "USB3_DQ[16]~synth"
    Warning (13010): Node "USB3_DQ[17]~synth"
    Warning (13010): Node "USB3_DQ[18]~synth"
    Warning (13010): Node "USB3_DQ[19]~synth"
    Warning (13010): Node "USB3_DQ[20]~synth"
    Warning (13010): Node "USB3_DQ[21]~synth"
    Warning (13010): Node "USB3_DQ[22]~synth"
    Warning (13010): Node "USB3_DQ[23]~synth"
    Warning (13010): Node "USB3_DQ[24]~synth"
    Warning (13010): Node "USB3_DQ[25]~synth"
    Warning (13010): Node "USB3_DQ[26]~synth"
    Warning (13010): Node "USB3_DQ[27]~synth"
    Warning (13010): Node "USB3_DQ[28]~synth"
    Warning (13010): Node "USB3_DQ[29]~synth"
    Warning (13010): Node "USB3_DQ[30]~synth"
    Warning (13010): Node "USB3_DQ[31]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "USB3_CTL1" is stuck at VCC
    Warning (13410): Pin "USB3_CTL11" is stuck at VCC
    Warning (13410): Pin "USB3_CTL12" is stuck at VCC
    Warning (13410): Pin "DAC2[0]" is stuck at GND
    Warning (13410): Pin "DAC2[1]" is stuck at GND
    Warning (13410): Pin "DAC2[2]" is stuck at GND
    Warning (13410): Pin "DAC2[3]" is stuck at GND
    Warning (13410): Pin "DAC2[4]" is stuck at GND
    Warning (13410): Pin "DAC2[5]" is stuck at GND
    Warning (13410): Pin "DAC2[6]" is stuck at GND
    Warning (13410): Pin "DAC2[7]" is stuck at GND
    Warning (13410): Pin "DAC2[8]" is stuck at GND
    Warning (13410): Pin "DAC2[9]" is stuck at GND
    Warning (13410): Pin "DAC2[10]" is stuck at GND
    Warning (13410): Pin "DAC2[11]" is stuck at GND
    Warning (13410): Pin "DAC2[12]" is stuck at GND
    Warning (13410): Pin "DAC2[13]" is stuck at GND
    Warning (13410): Pin "DAC3[0]" is stuck at GND
    Warning (13410): Pin "DAC3[1]" is stuck at GND
    Warning (13410): Pin "DAC3[2]" is stuck at GND
    Warning (13410): Pin "DAC3[3]" is stuck at GND
    Warning (13410): Pin "DAC3[4]" is stuck at GND
    Warning (13410): Pin "DAC3[5]" is stuck at GND
    Warning (13410): Pin "DAC3[6]" is stuck at GND
    Warning (13410): Pin "DAC3[7]" is stuck at GND
    Warning (13410): Pin "DAC3[8]" is stuck at GND
    Warning (13410): Pin "DAC3[9]" is stuck at GND
    Warning (13410): Pin "DAC3[10]" is stuck at GND
    Warning (13410): Pin "DAC3[11]" is stuck at GND
    Warning (13410): Pin "DAC3[12]" is stuck at GND
    Warning (13410): Pin "DAC3[13]" is stuck at GND
    Warning (13410): Pin "DAC4[0]" is stuck at GND
    Warning (13410): Pin "DAC4[1]" is stuck at GND
    Warning (13410): Pin "DAC4[2]" is stuck at GND
    Warning (13410): Pin "DAC4[3]" is stuck at GND
    Warning (13410): Pin "DAC4[4]" is stuck at GND
    Warning (13410): Pin "DAC4[5]" is stuck at GND
    Warning (13410): Pin "DAC4[6]" is stuck at GND
    Warning (13410): Pin "DAC4[7]" is stuck at GND
    Warning (13410): Pin "DAC4[8]" is stuck at GND
    Warning (13410): Pin "DAC4[9]" is stuck at GND
    Warning (13410): Pin "DAC4[10]" is stuck at GND
    Warning (13410): Pin "DAC4[11]" is stuck at GND
    Warning (13410): Pin "DAC4[12]" is stuck at GND
    Warning (13410): Pin "DAC4[13]" is stuck at GND
    Warning (13410): Pin "DAC5[0]" is stuck at GND
    Warning (13410): Pin "DAC5[1]" is stuck at GND
    Warning (13410): Pin "DAC5[2]" is stuck at GND
    Warning (13410): Pin "DAC5[3]" is stuck at GND
    Warning (13410): Pin "DAC5[4]" is stuck at GND
    Warning (13410): Pin "DAC5[5]" is stuck at GND
    Warning (13410): Pin "DAC5[6]" is stuck at GND
    Warning (13410): Pin "DAC5[7]" is stuck at GND
    Warning (13410): Pin "DAC5[8]" is stuck at GND
    Warning (13410): Pin "DAC5[9]" is stuck at GND
    Warning (13410): Pin "DAC5[10]" is stuck at GND
    Warning (13410): Pin "DAC5[11]" is stuck at GND
    Warning (13410): Pin "DAC5[12]" is stuck at GND
    Warning (13410): Pin "DAC5[13]" is stuck at GND
    Warning (13410): Pin "DAC6[0]" is stuck at GND
    Warning (13410): Pin "DAC6[1]" is stuck at GND
    Warning (13410): Pin "DAC6[2]" is stuck at GND
    Warning (13410): Pin "DAC6[3]" is stuck at GND
    Warning (13410): Pin "DAC6[4]" is stuck at GND
    Warning (13410): Pin "DAC6[5]" is stuck at GND
    Warning (13410): Pin "DAC6[6]" is stuck at GND
    Warning (13410): Pin "DAC6[7]" is stuck at GND
    Warning (13410): Pin "DAC6[8]" is stuck at GND
    Warning (13410): Pin "DAC6[9]" is stuck at GND
    Warning (13410): Pin "DAC6[10]" is stuck at GND
    Warning (13410): Pin "DAC6[11]" is stuck at GND
    Warning (13410): Pin "DAC6[12]" is stuck at GND
    Warning (13410): Pin "DAC6[13]" is stuck at GND
    Warning (13410): Pin "DAC7[0]" is stuck at GND
    Warning (13410): Pin "DAC7[1]" is stuck at GND
    Warning (13410): Pin "DAC7[2]" is stuck at GND
    Warning (13410): Pin "DAC7[3]" is stuck at GND
    Warning (13410): Pin "DAC7[4]" is stuck at GND
    Warning (13410): Pin "DAC7[5]" is stuck at GND
    Warning (13410): Pin "DAC7[6]" is stuck at GND
    Warning (13410): Pin "DAC7[7]" is stuck at GND
    Warning (13410): Pin "DAC7[8]" is stuck at GND
    Warning (13410): Pin "DAC7[9]" is stuck at GND
    Warning (13410): Pin "DAC7[10]" is stuck at GND
    Warning (13410): Pin "DAC7[11]" is stuck at GND
    Warning (13410): Pin "DAC7[12]" is stuck at GND
    Warning (13410): Pin "DAC7[13]" is stuck at GND
    Warning (13410): Pin "DAC8[0]" is stuck at GND
    Warning (13410): Pin "DAC8[1]" is stuck at GND
    Warning (13410): Pin "DAC8[2]" is stuck at GND
    Warning (13410): Pin "DAC8[3]" is stuck at GND
    Warning (13410): Pin "DAC8[4]" is stuck at GND
    Warning (13410): Pin "DAC8[5]" is stuck at GND
    Warning (13410): Pin "DAC8[6]" is stuck at GND
    Warning (13410): Pin "DAC8[7]" is stuck at GND
    Warning (13410): Pin "DAC8[8]" is stuck at GND
    Warning (13410): Pin "DAC8[9]" is stuck at GND
    Warning (13410): Pin "DAC8[10]" is stuck at GND
    Warning (13410): Pin "DAC8[11]" is stuck at GND
    Warning (13410): Pin "DAC8[12]" is stuck at GND
    Warning (13410): Pin "DAC8[13]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 3537 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 242 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 3223 logic cells
    Info (21064): Implemented 34 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 545 megabytes
    Info: Processing ended: Thu Mar 09 17:21:16 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:13
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Mar 09 17:21:10 2017
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:FPGA FPGA -c FPGA
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:FPGA
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:FPGA"
Info (21057): Implemented 4510 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 349 input pins
    Info (21059): Implemented 302 output pins
    Info (21061): Implemented 3714 logic cells
    Info (21064): Implemented 145 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Thu Mar 09 17:21:31 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:28
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Mar 09 17:21:10 2017
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub FPGA -c FPGA
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 210 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 150 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 520 megabytes
    Info: Processing ended: Thu Mar 09 17:21:12 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:06
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 206 warnings
    Info: Peak virtual memory: 727 megabytes
    Info: Processing ended: Thu Mar 09 17:21:32 2017
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:42


