

================================================================
== Synthesis Summary Report of 'lab2_z1'
================================================================
+ General Information: 
    * Date:           Tue Oct 18 15:48:48 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab2_z1
    * Solution:       ex_sol4 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+---------+-----+
    |      Modules      | Issue|       | Latency | Latency | Iteration|         | Trip |          |      |        |          |         |     |
    |      & Loops      | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |   LUT   | URAM|
    +-------------------+------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+---------+-----+
    |+ lab2_z1          |     -|  28.92|       13|  520.000|         -|       14|     -|        no|     -|  2 (5%)|  67 (~0%)|  88 (1%)|    -|
    | o VITIS_LOOP_6_1  |     -|  39.00|       12|  480.000|         1|        -|    12|        no|     -|       -|         -|        -|    -|
    +-------------------+------+-------+---------+---------+----------+---------+------+----------+------+--------+----------+---------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| in_r      | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in       | in        | short    |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| in       | in_r         | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+----------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------+-----+--------+----------+-----+--------+---------+
| + lab2_z1                | 2   |        |          |     |        |         |
|   mul_16ns_32s_32_1_1_U1 | 2   |        | res_1    | mul | auto   | 0       |
|   i_3_fu_87_p2           | -   |        | i_3      | add | fabric | 0       |
+--------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+---------+---------------------------------+
| Type           | Options | Location                        |
+----------------+---------+---------------------------------+
| pipeline       | off     | ./source/lab2_z1.c:8 in lab2_z1 |
| loop_tripcount | max=12  | ./source/lab2_z1.c:9 in lab2_z1 |
+----------------+---------+---------------------------------+


