<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>ODIN_II: H:/RESEARCH/PROGRAMS_AND_DEVELOPMENT/ODIN_II/trunk/ODIN_II/SRC/verilog_flex.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>H:/RESEARCH/PROGRAMS_AND_DEVELOPMENT/ODIN_II/trunk/ODIN_II/SRC/verilog_flex.c File Reference</h1><code>#include &lt;stdio.h&gt;</code><br/>
<code>#include &lt;string.h&gt;</code><br/>
<code>#include &lt;errno.h&gt;</code><br/>
<code>#include &lt;stdlib.h&gt;</code><br/>
<code>#include &quot;<a class="el" href="types_8h_source.html">types.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="globals_8h_source.html">globals.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="verilog__bison_8h_source.html">verilog_bison.h</a>&quot;</code><br/>
<code>#include &lt;unistd.h&gt;</code><br/>

<p><a href="verilog__flex_8c_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structyy__buffer__state.html">yy_buffer_state</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structyy__trans__info.html">yy_trans_info</a></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a1ae16e642a197fa4948998525813c6f5">YY_INT_ALIGNED</a>&nbsp;&nbsp;&nbsp;short int</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a3c3d1ef92e93b0bc81d7760a73d5c3b6">FLEX_SCANNER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a243ca1d30872935faf05ea5118ed6fdc">YY_FLEX_MAJOR_VERSION</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a90f9d458829400869e47efb68a865677">YY_FLEX_MINOR_VERSION</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac676bd06869180ea493e9b6d7c078dbb">YY_FLEX_SUBMINOR_VERSION</a>&nbsp;&nbsp;&nbsp;35</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a9465c9986fdda27730c9dff8d16a0887">FLEX_BETA</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ad4e9955955b27624963643eac448118a">INT16_MIN</a>&nbsp;&nbsp;&nbsp;(-32767-1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a688eb21a22db27c2b2bd5836943cdcbe">INT32_MIN</a>&nbsp;&nbsp;&nbsp;(-2147483647-1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aaf7f29f45f1a513b4748a4e5014ddf6a">INT8_MAX</a>&nbsp;&nbsp;&nbsp;(127)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac58f2c111cc9989c86db2a7dc4fd84ca">INT16_MAX</a>&nbsp;&nbsp;&nbsp;(32767)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a181807730d4a375f848ba139813ce04f">INT32_MAX</a>&nbsp;&nbsp;&nbsp;(2147483647)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aeb4e270a084ee26fe73e799861bd0252">UINT8_MAX</a>&nbsp;&nbsp;&nbsp;(255U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a3ea490c9b3617d4479bd80ef93cd5602">UINT16_MAX</a>&nbsp;&nbsp;&nbsp;(65535U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ab5eb23180f7cc12b7d6c04a8ec067fdd">UINT32_MAX</a>&nbsp;&nbsp;&nbsp;(4294967295U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aa2f1a918be586b44bf08126bde2d7cc9">yyconst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a8e0bcf8f8a5b613ea583347f8bc31cbf">YY_NULL</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#af1185350b7a92cf8aa5324c68850c8a6">YY_SC_TO_UI</a>(c)&nbsp;&nbsp;&nbsp;((unsigned int) (unsigned char) c)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ab766bbbee08d04b67e3fe599d6900873">BEGIN</a>&nbsp;&nbsp;&nbsp;(yy_start) = 1 + 2 *</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a8e14785f9eab7a997d659b25af9584c5">YY_START</a>&nbsp;&nbsp;&nbsp;(((yy_start) - 1) / 2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a32b5b960944f946b192d54f672569cd9">YYSTATE</a>&nbsp;&nbsp;&nbsp;YY_START</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ab3077e60914fc54dcc55ecae1ce9700b">YY_STATE_EOF</a>(state)&nbsp;&nbsp;&nbsp;(YY_END_OF_BUFFER + state + 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a0406739e64fb5750cf995d2ae68ce69d">YY_NEW_FILE</a>&nbsp;&nbsp;&nbsp;yyrestart(<a class="el" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>  )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ab866a64da164ed2d4d444df1ef1fc9b3">YY_END_OF_BUFFER_CHAR</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ae7e51116e747d3390e7a6cfc6532834c">YY_BUF_SIZE</a>&nbsp;&nbsp;&nbsp;16384</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac2f8b6fccdc516d96b02ac09a4dc01bd">YY_STATE_BUF_SIZE</a>&nbsp;&nbsp;&nbsp;((YY_BUF_SIZE + 2) * sizeof(<a class="el" href="verilog__flex_8c.html#a9ba7c416f135b0f0c1f4addded4616b5">yy_state_type</a>))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aa79d63ed3ff8d2249baf1732a73089f5">YY_TYPEDEF_YY_BUFFER_STATE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#adf4b0db227e07782e28ade353a7ba7a1">EOB_ACT_CONTINUE_SCAN</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a7f71d7fa2c403eb4b2f38cb9536f3c63">EOB_ACT_END_OF_FILE</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ad1a0b5ebcabffe388e9e9ebb2619c1fb">EOB_ACT_LAST_MATCH</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a12e5f3a76911433480bca7f4edba6119">YY_LESS_LINENO</a>(n)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ae65cb72d09db0abdc4b8e8c4d533ab14">yyless</a>(n)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a448a4e9041a09588332733c6846c770c">unput</a>(c)&nbsp;&nbsp;&nbsp;yyunput( c, (yytext_ptr)  )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ae0f2b0b5f04b2338367826b5670774f9">YY_TYPEDEF_YY_SIZE_T</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a8aaa9e1fa7f13d6954d045ef973a9c84">YY_STRUCT_YY_BUFFER_STATE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a53579db42834b88199458993912c646d">YY_BUFFER_NEW</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a609d19f40900ecc2a5f812d9388c21fb">YY_BUFFER_NORMAL</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ad689d97c15e807a6116ace7a420cea57">YY_BUFFER_EOF_PENDING</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>&nbsp;&nbsp;&nbsp;(yy_buffer_stack)[(yy_buffer_stack_top)]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac5d478d90ea9a2ecd43d579067a2e89d">YY_FLUSH_BUFFER</a>&nbsp;&nbsp;&nbsp;yy_flush_buffer(YY_CURRENT_BUFFER )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ab7eb911e18655f2f78e63afe5a8a4a12">yy_new_buffer</a>&nbsp;&nbsp;&nbsp;yy_create_buffer</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac56eb96366c08862bf0efe5d83d1fc4c">yy_set_interactive</a>(is_interactive)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a12e30d13a76a94e78010db9996d39c50">yy_set_bol</a>(at_bol)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a71ca89b3656acd0552f14949a571560b">YY_AT_BOL</a>()&nbsp;&nbsp;&nbsp;(YY_CURRENT_BUFFER_LVALUE-&gt;yy_at_bol)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>&nbsp;&nbsp;&nbsp;<a class="el" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#acc3486d769af4e4b2820346a0093cc79">YY_DO_BEFORE_ACTION</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ae558785bb896e090901c2b905f6790c6">YY_NUM_RULES</a>&nbsp;&nbsp;&nbsp;77</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ab2708fd42cff29ce6a0a52b91bea40d1">YY_END_OF_BUFFER</a>&nbsp;&nbsp;&nbsp;78</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a835f10dd1ab4bf9a80c4cd80ee6e3058">REJECT</a>&nbsp;&nbsp;&nbsp;reject_used_but_not_detected</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a745d37b5e002b2e5f93ad42ea7b554be">yymore</a>()&nbsp;&nbsp;&nbsp;yymore_used_but_not_detected</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a56858d18c7eda4f53664496ef566f651">YY_RESTORE_YY_MORE_OFFSET</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a597dcd9e5f1de7a7d24b4ce24f1e98c7">MP</a>&nbsp;&nbsp;&nbsp;{if (<a class="el" href="parse__making__ast_8c.html#a4f42147320cf7fc64c7a0a34aaa9dfd1">to_view_parse</a>) {printf(&quot;%d %s\n&quot;, yylineno, <a class="el" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a>);}}</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aa3d063564f6ab16f6d408b8369d0e9ff">INITIAL</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a180f5b3835bdbfc11b353fd2af5c8659">COMMENT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a26938d921de835f6183c02e54cf08828">YY_EXTRA_TYPE</a>&nbsp;&nbsp;&nbsp;void *</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aab1491ceccb1c95c14320b2903773a1c">YY_READ_BUF_SIZE</a>&nbsp;&nbsp;&nbsp;8192</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aad1dc60a04a1d8cfc8b3ded13601e361">ECHO</a>&nbsp;&nbsp;&nbsp;fwrite( <a class="el" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a>, <a class="el" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a>, 1, <a class="el" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aacfdca45fa4beb8b06172525a53c424a">YY_INPUT</a>(buf, result, max_size)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac3286b18a2e91b4571b97df96a118e84">yyterminate</a>()&nbsp;&nbsp;&nbsp;return YY_NULL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a227e75c43b9e0cd41529974230be7e75">YY_START_STACK_INCR</a>&nbsp;&nbsp;&nbsp;25</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>(msg)&nbsp;&nbsp;&nbsp;yy_fatal_error( msg )</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a7682c8d9cec0859408d2421fbe4a5570">YY_DECL_IS_OURS</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ae5b01ac2fa5a6ad5fb97559638abe686">YY_DECL</a>&nbsp;&nbsp;&nbsp;int yylex (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a6198b2fcf96178b24ad4efff2a3debb0">YY_USER_ACTION</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a3cc40a460ad7df816678bcc05241e84c">YY_BREAK</a>&nbsp;&nbsp;&nbsp;break;</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a690504b662e4281515bf12722df178ba">YY_RULE_SETUP</a>&nbsp;&nbsp;&nbsp;YY_USER_ACTION</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ae93e67b85c44f6bd31ead14a552a35c8">YY_EXIT_FAILURE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ae65cb72d09db0abdc4b8e8c4d533ab14">yyless</a>(n)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a828cc83270f8f5bb1688e14dd4e28128">YYTABLES_NAME</a>&nbsp;&nbsp;&nbsp;&quot;yytables&quot;</td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef signed char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a7b0840dff4a2ef1702118aa12264b2a7">flex_int8_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef short int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">flex_int32_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a0fac5ea484f64e75dbe6eba4aa61750c">flex_uint8_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef unsigned short int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac50cdb9eefbef83a1cec89e3a7f6e1d2">flex_uint16_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a36869712de12820c73aae736762e8e88">flex_uint32_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structyy__buffer__state.html">yy_buffer_state</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a4e5bd2d129903df83f3d13effaf8f3e4">YY_BUFFER_STATE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef size_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a1f324b3cb0839eeb90145f0274e6946e">YY_CHAR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a9ba7c416f135b0f0c1f4addded4616b5">yy_state_type</a></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ab657ddef65d43cc3ab8dfc2cad0ac5b8">yyrestart</a> (FILE *input_file)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a3098c48a74ef8fd852f7dd4b3331cbce">yy_switch_to_buffer</a> (<a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a> new_buffer)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a5bc6f1a5f7812508f425b08283f13ae8">yy_create_buffer</a> (FILE *file, int size)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ae6ac796aa6c45d433a4b89bf45e6e9dc">yy_delete_buffer</a> (<a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a> b)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a2f59cc88e85e5455c62e4ef7ce095ea8">yy_flush_buffer</a> (<a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a> b)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a4bf8969e5234aef8b46cce9a67a62724">yypush_buffer_state</a> (<a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a> new_buffer)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a6201ab6be4687a1ebc3120602d05e35a">yypop_buffer_state</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#af81595b30c0da73f9034ffb511db6388">yy_scan_buffer</a> (char *base, <a class="el" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a> size)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#aff5cfd2eb6bb46cdfa10a03b294d78a4">yy_scan_string</a> (yyconst char *yy_str)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a740e4f0abc17205bf25d0da1864fe7b0">yy_scan_bytes</a> (yyconst char *bytes, int len)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a7da304d8ef6c688c0835d35296fe61c2">yyalloc</a> (<a class="el" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#abcb4148bc13fe254059384c2fdf472b7">yyrealloc</a> (void *, <a class="el" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a70f82d43d4797bb2a50f7678ddbfbda5">yyfree</a> (void *)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ab596ae57cdabfb4b298edf3dde7cdf04">yylex_destroy</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a4d4e3dd7e6f1d795e01b61794b31ac34">yyget_debug</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac571eade4cca933e8ccdf6759c527fe7">yyset_debug</a> (int debug_flag)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">YY_EXTRA_TYPE&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ada55bcd8fc1379fb4c103886195dd0e8">yyget_extra</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a2df391b304dadab17608192b116af2a1">yyset_extra</a> (YY_EXTRA_TYPE user_defined)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FILE *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a07cc38fe7bf6439f85eace2335cb889f">yyget_in</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ac698f6825e37dd98360acae6539ac464">yyset_in</a> (FILE *in_str)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FILE *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a551358cae0f2c14b700b72cb3846d2c4">yyget_out</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a8530eddd2ebe60de741148bad39517a5">yyset_out</a> (FILE *out_str)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a81867b0419accbe7b3c2d59ffb203da9">yyget_leng</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#ad1489f69c327c150a13bcbeeb9799266">yyget_text</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a3ac85cdab63967ff82c7534d35a42fe6">yyget_lineno</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a1c7624d0fc3e3afd1b59fc43650845d0">yyset_lineno</a> (int line_number)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a9ae7dd87893ed6cebc02d0d5f84c2ede">yywrap</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a9a7bd1b3d14701eb97c03f3ef34deff1">yylex</a> (void)</td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FILE *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> = (FILE *) 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FILE *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> = (FILE *) 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a> = 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="verilog__flex_8c.html#a7411c3bab9eca1afee90113c2d22da37">yy_flex_debug</a> = 0</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ab766bbbee08d04b67e3fe599d6900873"></a><!-- doxytag: member="verilog_flex.c::BEGIN" ref="ab766bbbee08d04b67e3fe599d6900873" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEGIN&nbsp;&nbsp;&nbsp;(yy_start) = 1 + 2 *</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00125">125</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a180f5b3835bdbfc11b353fd2af5c8659"></a><!-- doxytag: member="verilog_flex.c::COMMENT" ref="a180f5b3835bdbfc11b353fd2af5c8659" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMMENT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00658">658</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aad1dc60a04a1d8cfc8b3ded13601e361"></a><!-- doxytag: member="verilog_flex.c::ECHO" ref="aad1dc60a04a1d8cfc8b3ded13601e361" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ECHO&nbsp;&nbsp;&nbsp;fwrite( <a class="el" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a>, <a class="el" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a>, 1, <a class="el" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00745">745</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="adf4b0db227e07782e28ade353a7ba7a1"></a><!-- doxytag: member="verilog_flex.c::EOB_ACT_CONTINUE_SCAN" ref="adf4b0db227e07782e28ade353a7ba7a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EOB_ACT_CONTINUE_SCAN&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00160">160</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a7f71d7fa2c403eb4b2f38cb9536f3c63"></a><!-- doxytag: member="verilog_flex.c::EOB_ACT_END_OF_FILE" ref="a7f71d7fa2c403eb4b2f38cb9536f3c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EOB_ACT_END_OF_FILE&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00161">161</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ad1a0b5ebcabffe388e9e9ebb2619c1fb"></a><!-- doxytag: member="verilog_flex.c::EOB_ACT_LAST_MATCH" ref="ad1a0b5ebcabffe388e9e9ebb2619c1fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EOB_ACT_LAST_MATCH&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00162">162</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a9465c9986fdda27730c9dff8d16a0887"></a><!-- doxytag: member="verilog_flex.c::FLEX_BETA" ref="a9465c9986fdda27730c9dff8d16a0887" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEX_BETA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00014">14</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a3c3d1ef92e93b0bc81d7760a73d5c3b6"></a><!-- doxytag: member="verilog_flex.c::FLEX_SCANNER" ref="a3c3d1ef92e93b0bc81d7760a73d5c3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEX_SCANNER</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00009">9</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aa3d063564f6ab16f6d408b8369d0e9ff"></a><!-- doxytag: member="verilog_flex.c::INITIAL" ref="aa3d063564f6ab16f6d408b8369d0e9ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INITIAL&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00657">657</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac58f2c111cc9989c86db2a7dc4fd84ca"></a><!-- doxytag: member="verilog_flex.c::INT16_MAX" ref="ac58f2c111cc9989c86db2a7dc4fd84ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT16_MAX&nbsp;&nbsp;&nbsp;(32767)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00073">73</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ad4e9955955b27624963643eac448118a"></a><!-- doxytag: member="verilog_flex.c::INT16_MIN" ref="ad4e9955955b27624963643eac448118a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT16_MIN&nbsp;&nbsp;&nbsp;(-32767-1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00064">64</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a181807730d4a375f848ba139813ce04f"></a><!-- doxytag: member="verilog_flex.c::INT32_MAX" ref="a181807730d4a375f848ba139813ce04f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT32_MAX&nbsp;&nbsp;&nbsp;(2147483647)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00076">76</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a688eb21a22db27c2b2bd5836943cdcbe"></a><!-- doxytag: member="verilog_flex.c::INT32_MIN" ref="a688eb21a22db27c2b2bd5836943cdcbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT32_MIN&nbsp;&nbsp;&nbsp;(-2147483647-1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00067">67</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aaf7f29f45f1a513b4748a4e5014ddf6a"></a><!-- doxytag: member="verilog_flex.c::INT8_MAX" ref="aaf7f29f45f1a513b4748a4e5014ddf6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT8_MAX&nbsp;&nbsp;&nbsp;(127)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00070">70</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a597dcd9e5f1de7a7d24b4ce24f1e98c7"></a><!-- doxytag: member="verilog_flex.c::MP" ref="a597dcd9e5f1de7a7d24b4ce24f1e98c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MP&nbsp;&nbsp;&nbsp;{if (<a class="el" href="parse__making__ast_8c.html#a4f42147320cf7fc64c7a0a34aaa9dfd1">to_view_parse</a>) {printf(&quot;%d %s\n&quot;, yylineno, <a class="el" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a>);}}</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00652">652</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a835f10dd1ab4bf9a80c4cd80ee6e3058"></a><!-- doxytag: member="verilog_flex.c::REJECT" ref="a835f10dd1ab4bf9a80c4cd80ee6e3058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REJECT&nbsp;&nbsp;&nbsp;reject_used_but_not_detected</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00612">612</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a3ea490c9b3617d4479bd80ef93cd5602"></a><!-- doxytag: member="verilog_flex.c::UINT16_MAX" ref="a3ea490c9b3617d4479bd80ef93cd5602" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UINT16_MAX&nbsp;&nbsp;&nbsp;(65535U)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00082">82</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ab5eb23180f7cc12b7d6c04a8ec067fdd"></a><!-- doxytag: member="verilog_flex.c::UINT32_MAX" ref="ab5eb23180f7cc12b7d6c04a8ec067fdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UINT32_MAX&nbsp;&nbsp;&nbsp;(4294967295U)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00085">85</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aeb4e270a084ee26fe73e799861bd0252"></a><!-- doxytag: member="verilog_flex.c::UINT8_MAX" ref="aeb4e270a084ee26fe73e799861bd0252" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UINT8_MAX&nbsp;&nbsp;&nbsp;(255U)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00079">79</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a448a4e9041a09588332733c6846c770c"></a><!-- doxytag: member="verilog_flex.c::unput" ref="a448a4e9041a09588332733c6846c770c" args="(c)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define unput</td>
          <td>(</td>
          <td class="paramtype">c&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;yyunput( c, (yytext_ptr)  )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00180">180</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a71ca89b3656acd0552f14949a571560b"></a><!-- doxytag: member="verilog_flex.c::YY_AT_BOL" ref="a71ca89b3656acd0552f14949a571560b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_AT_BOL</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(YY_CURRENT_BUFFER_LVALUE-&gt;yy_at_bol)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00331">331</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a3cc40a460ad7df816678bcc05241e84c"></a><!-- doxytag: member="verilog_flex.c::YY_BREAK" ref="a3cc40a460ad7df816678bcc05241e84c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_BREAK&nbsp;&nbsp;&nbsp;break;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00824">824</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ae7e51116e747d3390e7a6cfc6532834c"></a><!-- doxytag: member="verilog_flex.c::YY_BUF_SIZE" ref="ae7e51116e747d3390e7a6cfc6532834c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_BUF_SIZE&nbsp;&nbsp;&nbsp;16384</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00144">144</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ad689d97c15e807a6116ace7a420cea57"></a><!-- doxytag: member="verilog_flex.c::YY_BUFFER_EOF_PENDING" ref="ad689d97c15e807a6116ace7a420cea57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_BUFFER_EOF_PENDING&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00247">247</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a53579db42834b88199458993912c646d"></a><!-- doxytag: member="verilog_flex.c::YY_BUFFER_NEW" ref="a53579db42834b88199458993912c646d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_BUFFER_NEW&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00235">235</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a609d19f40900ecc2a5f812d9388c21fb"></a><!-- doxytag: member="verilog_flex.c::YY_BUFFER_NORMAL" ref="a609d19f40900ecc2a5f812d9388c21fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_BUFFER_NORMAL&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00236">236</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aa093d500a6330d06d8e4760c494fac33"></a><!-- doxytag: member="verilog_flex.c::YY_CURRENT_BUFFER" ref="aa093d500a6330d06d8e4760c494fac33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_CURRENT_BUFFER</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">( (yy_buffer_stack) \
                          ? (yy_buffer_stack)[(yy_buffer_stack_top)] \
                          : NULL)
</pre></div>
<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00263">263</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a817a6a24af62508b5a35f4bed5f56a2e"></a><!-- doxytag: member="verilog_flex.c::YY_CURRENT_BUFFER_LVALUE" ref="a817a6a24af62508b5a35f4bed5f56a2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_CURRENT_BUFFER_LVALUE&nbsp;&nbsp;&nbsp;(yy_buffer_stack)[(yy_buffer_stack_top)]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00270">270</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ae5b01ac2fa5a6ad5fb97559638abe686"></a><!-- doxytag: member="verilog_flex.c::YY_DECL" ref="ae5b01ac2fa5a6ad5fb97559638abe686" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_DECL&nbsp;&nbsp;&nbsp;int yylex (void)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00812">812</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a7682c8d9cec0859408d2421fbe4a5570"></a><!-- doxytag: member="verilog_flex.c::YY_DECL_IS_OURS" ref="a7682c8d9cec0859408d2421fbe4a5570" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_DECL_IS_OURS&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00808">808</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="acc3486d769af4e4b2820346a0093cc79"></a><!-- doxytag: member="verilog_flex.c::YY_DO_BEFORE_ACTION" ref="acc3486d769af4e4b2820346a0093cc79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_DO_BEFORE_ACTION</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="verilog__flex_8c.html#a790a191a93ef4d3b8c0bb43fd7480052">yytext_ptr</a>) = yy_bp; \
        <a class="code" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a> = (size_t) (yy_cp - yy_bp); \
        (yy_hold_char) = *yy_cp; \
        *yy_cp = <span class="charliteral">&#39;\0&#39;</span>; \
        (yy_c_buf_p) = yy_cp;
</pre></div>
<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00356">356</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ab2708fd42cff29ce6a0a52b91bea40d1"></a><!-- doxytag: member="verilog_flex.c::YY_END_OF_BUFFER" ref="ab2708fd42cff29ce6a0a52b91bea40d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_END_OF_BUFFER&nbsp;&nbsp;&nbsp;78</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00364">364</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ab866a64da164ed2d4d444df1ef1fc9b3"></a><!-- doxytag: member="verilog_flex.c::YY_END_OF_BUFFER_CHAR" ref="ab866a64da164ed2d4d444df1ef1fc9b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_END_OF_BUFFER_CHAR&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00140">140</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ae93e67b85c44f6bd31ead14a552a35c8"></a><!-- doxytag: member="verilog_flex.c::YY_EXIT_FAILURE" ref="ae93e67b85c44f6bd31ead14a552a35c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_EXIT_FAILURE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02111">2111</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a26938d921de835f6183c02e54cf08828"></a><!-- doxytag: member="verilog_flex.c::YY_EXTRA_TYPE" ref="a26938d921de835f6183c02e54cf08828" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_EXTRA_TYPE&nbsp;&nbsp;&nbsp;void *</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00669">669</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac0586b8b0b092d02f4ba7d45abe328f2"></a><!-- doxytag: member="verilog_flex.c::YY_FATAL_ERROR" ref="ac0586b8b0b092d02f4ba7d45abe328f2" args="(msg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_FATAL_ERROR</td>
          <td>(</td>
          <td class="paramtype">msg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;yy_fatal_error( msg )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00799">799</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a243ca1d30872935faf05ea5118ed6fdc"></a><!-- doxytag: member="verilog_flex.c::YY_FLEX_MAJOR_VERSION" ref="a243ca1d30872935faf05ea5118ed6fdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_FLEX_MAJOR_VERSION&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00010">10</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a90f9d458829400869e47efb68a865677"></a><!-- doxytag: member="verilog_flex.c::YY_FLEX_MINOR_VERSION" ref="a90f9d458829400869e47efb68a865677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_FLEX_MINOR_VERSION&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00011">11</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac676bd06869180ea493e9b6d7c078dbb"></a><!-- doxytag: member="verilog_flex.c::YY_FLEX_SUBMINOR_VERSION" ref="ac676bd06869180ea493e9b6d7c078dbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_FLEX_SUBMINOR_VERSION&nbsp;&nbsp;&nbsp;35</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00012">12</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac5d478d90ea9a2ecd43d579067a2e89d"></a><!-- doxytag: member="verilog_flex.c::YY_FLUSH_BUFFER" ref="ac5d478d90ea9a2ecd43d579067a2e89d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_FLUSH_BUFFER&nbsp;&nbsp;&nbsp;yy_flush_buffer(YY_CURRENT_BUFFER )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00299">299</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aacfdca45fa4beb8b06172525a53c424a"></a><!-- doxytag: member="verilog_flex.c::YY_INPUT" ref="aacfdca45fa4beb8b06172525a53c424a" args="(buf, result, max_size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_INPUT</td>
          <td>(</td>
          <td class="paramtype">buf, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">result, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">max_size&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">if</span> ( <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_is_interactive ) \
                { \
                <span class="keywordtype">int</span> c = <span class="charliteral">&#39;*&#39;</span>; \
                <span class="keywordtype">int</span> n; \
                <span class="keywordflow">for</span> ( n = 0; n &lt; max_size &amp;&amp; \
                             (c = getc( <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> )) != EOF &amp;&amp; c != <span class="charliteral">&#39;\n&#39;</span>; ++n ) \
                        buf[n] = (<span class="keywordtype">char</span>) c; \
                <span class="keywordflow">if</span> ( c == <span class="charliteral">&#39;\n&#39;</span> ) \
                        buf[n++] = (char) c; \
                <span class="keywordflow">if</span> ( c == EOF &amp;&amp; ferror( <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> ) ) \
                        <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;input in flex scanner failed&quot;</span> ); \
                result = n; \
                } \
        <span class="keywordflow">else</span> \
                { \
                errno=0; \
                <span class="keywordflow">while</span> ( (result = fread(buf, 1, max_size, <a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>))==0 &amp;&amp; ferror(<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>)) \
                        { \
                        <span class="keywordflow">if</span>( errno != EINTR) \
                                { \
                                <a class="code" href="verilog__flex_8c.html#ac0586b8b0b092d02f4ba7d45abe328f2">YY_FATAL_ERROR</a>( <span class="stringliteral">&quot;input in flex scanner failed&quot;</span> ); \
                                <span class="keywordflow">break</span>; \
                                } \
                        errno=0; \
                        clearerr(<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>); \
                        } \
                }\
\
</pre></div>
<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00752">752</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a1ae16e642a197fa4948998525813c6f5"></a><!-- doxytag: member="verilog_flex.c::YY_INT_ALIGNED" ref="a1ae16e642a197fa4948998525813c6f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_INT_ALIGNED&nbsp;&nbsp;&nbsp;short int</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00005">5</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a12e5f3a76911433480bca7f4edba6119"></a><!-- doxytag: member="verilog_flex.c::YY_LESS_LINENO" ref="a12e5f3a76911433480bca7f4edba6119" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_LESS_LINENO</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00164">164</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a68792d73820bc46a71d3d4e613f0b977"></a><!-- doxytag: member="verilog_flex.c::YY_MORE_ADJ" ref="a68792d73820bc46a71d3d4e613f0b977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_MORE_ADJ&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00614">614</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ab7eb911e18655f2f78e63afe5a8a4a12"></a><!-- doxytag: member="verilog_flex.c::yy_new_buffer" ref="ab7eb911e18655f2f78e63afe5a8a4a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yy_new_buffer&nbsp;&nbsp;&nbsp;yy_create_buffer</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00309">309</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a0406739e64fb5750cf995d2ae68ce69d"></a><!-- doxytag: member="verilog_flex.c::YY_NEW_FILE" ref="a0406739e64fb5750cf995d2ae68ce69d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_NEW_FILE&nbsp;&nbsp;&nbsp;yyrestart(<a class="el" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>  )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00138">138</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a8e0bcf8f8a5b613ea583347f8bc31cbf"></a><!-- doxytag: member="verilog_flex.c::YY_NULL" ref="a8e0bcf8f8a5b613ea583347f8bc31cbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_NULL&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00112">112</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ae558785bb896e090901c2b905f6790c6"></a><!-- doxytag: member="verilog_flex.c::YY_NUM_RULES" ref="ae558785bb896e090901c2b905f6790c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_NUM_RULES&nbsp;&nbsp;&nbsp;77</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00363">363</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aab1491ceccb1c95c14320b2903773a1c"></a><!-- doxytag: member="verilog_flex.c::YY_READ_BUF_SIZE" ref="aab1491ceccb1c95c14320b2903773a1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_READ_BUF_SIZE&nbsp;&nbsp;&nbsp;8192</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00737">737</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a56858d18c7eda4f53664496ef566f651"></a><!-- doxytag: member="verilog_flex.c::YY_RESTORE_YY_MORE_OFFSET" ref="a56858d18c7eda4f53664496ef566f651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_RESTORE_YY_MORE_OFFSET</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00615">615</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a690504b662e4281515bf12722df178ba"></a><!-- doxytag: member="verilog_flex.c::YY_RULE_SETUP" ref="a690504b662e4281515bf12722df178ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_RULE_SETUP&nbsp;&nbsp;&nbsp;YY_USER_ACTION</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00827">827</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="af1185350b7a92cf8aa5324c68850c8a6"></a><!-- doxytag: member="verilog_flex.c::YY_SC_TO_UI" ref="af1185350b7a92cf8aa5324c68850c8a6" args="(c)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_SC_TO_UI</td>
          <td>(</td>
          <td class="paramtype">c&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((unsigned int) (unsigned char) c)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00119">119</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a12e30d13a76a94e78010db9996d39c50"></a><!-- doxytag: member="verilog_flex.c::yy_set_bol" ref="a12e30d13a76a94e78010db9996d39c50" args="(at_bol)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yy_set_bol</td>
          <td>(</td>
          <td class="paramtype">at_bol&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{ \
        <span class="keywordflow">if</span> ( ! <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> ){\
        yyensure_buffer_stack (); \
                <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> =    \
            <a class="code" href="verilog__flex_8c.html#a5bc6f1a5f7812508f425b08283f13ae8">yy_create_buffer</a>(<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>,<a class="code" href="verilog__flex_8c.html#ae7e51116e747d3390e7a6cfc6532834c">YY_BUF_SIZE</a> ); \
        } \
        <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_at_bol = at_bol; \
        }
</pre></div>
<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00321">321</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac56eb96366c08862bf0efe5d83d1fc4c"></a><!-- doxytag: member="verilog_flex.c::yy_set_interactive" ref="ac56eb96366c08862bf0efe5d83d1fc4c" args="(is_interactive)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yy_set_interactive</td>
          <td>(</td>
          <td class="paramtype">is_interactive&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{ \
        <span class="keywordflow">if</span> ( ! <a class="code" href="verilog__flex_8c.html#aa093d500a6330d06d8e4760c494fac33">YY_CURRENT_BUFFER</a> ){ \
        yyensure_buffer_stack (); \
                <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a> =    \
            <a class="code" href="verilog__flex_8c.html#a5bc6f1a5f7812508f425b08283f13ae8">yy_create_buffer</a>(<a class="code" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a>,<a class="code" href="verilog__flex_8c.html#ae7e51116e747d3390e7a6cfc6532834c">YY_BUF_SIZE</a> ); \
        } \
        <a class="code" href="verilog__flex_8c.html#a817a6a24af62508b5a35f4bed5f56a2e">YY_CURRENT_BUFFER_LVALUE</a>-&gt;yy_is_interactive = is_interactive; \
        }
</pre></div>
<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00311">311</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a8e14785f9eab7a997d659b25af9584c5"></a><!-- doxytag: member="verilog_flex.c::YY_START" ref="a8e14785f9eab7a997d659b25af9584c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_START&nbsp;&nbsp;&nbsp;(((yy_start) - 1) / 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00131">131</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a227e75c43b9e0cd41529974230be7e75"></a><!-- doxytag: member="verilog_flex.c::YY_START_STACK_INCR" ref="a227e75c43b9e0cd41529974230be7e75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_START_STACK_INCR&nbsp;&nbsp;&nbsp;25</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00794">794</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac2f8b6fccdc516d96b02ac09a4dc01bd"></a><!-- doxytag: member="verilog_flex.c::YY_STATE_BUF_SIZE" ref="ac2f8b6fccdc516d96b02ac09a4dc01bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_STATE_BUF_SIZE&nbsp;&nbsp;&nbsp;((YY_BUF_SIZE + 2) * sizeof(<a class="el" href="verilog__flex_8c.html#a9ba7c416f135b0f0c1f4addded4616b5">yy_state_type</a>))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00149">149</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ab3077e60914fc54dcc55ecae1ce9700b"></a><!-- doxytag: member="verilog_flex.c::YY_STATE_EOF" ref="ab3077e60914fc54dcc55ecae1ce9700b" args="(state)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_STATE_EOF</td>
          <td>(</td>
          <td class="paramtype">state&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(YY_END_OF_BUFFER + state + 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00135">135</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a8aaa9e1fa7f13d6954d045ef973a9c84"></a><!-- doxytag: member="verilog_flex.c::YY_STRUCT_YY_BUFFER_STATE" ref="a8aaa9e1fa7f13d6954d045ef973a9c84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_STRUCT_YY_BUFFER_STATE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00188">188</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aa79d63ed3ff8d2249baf1732a73089f5"></a><!-- doxytag: member="verilog_flex.c::YY_TYPEDEF_YY_BUFFER_STATE" ref="aa79d63ed3ff8d2249baf1732a73089f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_TYPEDEF_YY_BUFFER_STATE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00152">152</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ae0f2b0b5f04b2338367826b5670774f9"></a><!-- doxytag: member="verilog_flex.c::YY_TYPEDEF_YY_SIZE_T" ref="ae0f2b0b5f04b2338367826b5670774f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_TYPEDEF_YY_SIZE_T</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00183">183</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a6198b2fcf96178b24ad4efff2a3debb0"></a><!-- doxytag: member="verilog_flex.c::YY_USER_ACTION" ref="a6198b2fcf96178b24ad4efff2a3debb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YY_USER_ACTION</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00819">819</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aa2f1a918be586b44bf08126bde2d7cc9"></a><!-- doxytag: member="verilog_flex.c::yyconst" ref="aa2f1a918be586b44bf08126bde2d7cc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yyconst</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00108">108</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ae65cb72d09db0abdc4b8e8c4d533ab14"></a><!-- doxytag: member="verilog_flex.c::yyless" ref="ae65cb72d09db0abdc4b8e8c4d533ab14" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yyless</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> \
                { \
                <span class="comment">/* Undo effects of setting up yytext. */</span> \
        <span class="keywordtype">int</span> yyless_macro_arg = (n); \
        <a class="code" href="verilog__flex_8c.html#a12e5f3a76911433480bca7f4edba6119">YY_LESS_LINENO</a>(yyless_macro_arg);\
                <a class="code" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a>[<a class="code" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a>] = (yy_hold_char); \
                (yy_c_buf_p) = <a class="code" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a> + yyless_macro_arg; \
                (yy_hold_char) = *(yy_c_buf_p); \
                *(yy_c_buf_p) = <span class="charliteral">&#39;\0&#39;</span>; \
                <a class="code" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a> = yyless_macro_arg; \
                } \
        <span class="keywordflow">while</span> ( 0 )
</pre></div>
<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02123">2123</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ae65cb72d09db0abdc4b8e8c4d533ab14"></a><!-- doxytag: member="verilog_flex.c::yyless" ref="ae65cb72d09db0abdc4b8e8c4d533ab14" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yyless</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><span class="keywordflow">do</span> \
                { \
                <span class="comment">/* Undo effects of setting up yytext. */</span> \
        <span class="keywordtype">int</span> yyless_macro_arg = (n); \
        <a class="code" href="verilog__flex_8c.html#a12e5f3a76911433480bca7f4edba6119">YY_LESS_LINENO</a>(yyless_macro_arg);\
                *yy_cp = (yy_hold_char); \
                <a class="code" href="verilog__flex_8c.html#a56858d18c7eda4f53664496ef566f651">YY_RESTORE_YY_MORE_OFFSET</a> \
                (yy_c_buf_p) = yy_cp = yy_bp + yyless_macro_arg - <a class="code" href="verilog__flex_8c.html#a68792d73820bc46a71d3d4e613f0b977">YY_MORE_ADJ</a>; \
                <a class="code" href="verilog__flex_8c.html#acc3486d769af4e4b2820346a0093cc79">YY_DO_BEFORE_ACTION</a>; <span class="comment">/* set up yytext again */</span> \
                } \
        <span class="keywordflow">while</span> ( 0 )
</pre></div>
<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02123">2123</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a745d37b5e002b2e5f93ad42ea7b554be"></a><!-- doxytag: member="verilog_flex.c::yymore" ref="a745d37b5e002b2e5f93ad42ea7b554be" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yymore</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;yymore_used_but_not_detected</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00613">613</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a32b5b960944f946b192d54f672569cd9"></a><!-- doxytag: member="verilog_flex.c::YYSTATE" ref="a32b5b960944f946b192d54f672569cd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYSTATE&nbsp;&nbsp;&nbsp;YY_START</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00132">132</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a828cc83270f8f5bb1688e14dd4e28128"></a><!-- doxytag: member="verilog_flex.c::YYTABLES_NAME" ref="a828cc83270f8f5bb1688e14dd4e28128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define YYTABLES_NAME&nbsp;&nbsp;&nbsp;&quot;yytables&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02313">2313</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac3286b18a2e91b4571b97df96a118e84"></a><!-- doxytag: member="verilog_flex.c::yyterminate" ref="ac3286b18a2e91b4571b97df96a118e84" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yyterminate</td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;return YY_NULL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00789">789</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a790a191a93ef4d3b8c0bb43fd7480052"></a><!-- doxytag: member="verilog_flex.c::yytext_ptr" ref="a790a191a93ef4d3b8c0bb43fd7480052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define yytext_ptr&nbsp;&nbsp;&nbsp;<a class="el" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00346">346</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="a2e73b2c75126814585525fb2e9d51159"></a><!-- doxytag: member="verilog_flex.c::flex_int16_t" ref="a2e73b2c75126814585525fb2e9d51159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef short int <a class="el" href="verilog__flex_8c.html#a2e73b2c75126814585525fb2e9d51159">flex_int16_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00052">52</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a838ce943cf44ef7769480714fc6c3ba9"></a><!-- doxytag: member="verilog_flex.c::flex_int32_t" ref="a838ce943cf44ef7769480714fc6c3ba9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int <a class="el" href="verilog__flex_8c.html#a838ce943cf44ef7769480714fc6c3ba9">flex_int32_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00053">53</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a7b0840dff4a2ef1702118aa12264b2a7"></a><!-- doxytag: member="verilog_flex.c::flex_int8_t" ref="a7b0840dff4a2ef1702118aa12264b2a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed char <a class="el" href="verilog__flex_8c.html#a7b0840dff4a2ef1702118aa12264b2a7">flex_int8_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00051">51</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ac50cdb9eefbef83a1cec89e3a7f6e1d2"></a><!-- doxytag: member="verilog_flex.c::flex_uint16_t" ref="ac50cdb9eefbef83a1cec89e3a7f6e1d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned short int <a class="el" href="verilog__flex_8c.html#ac50cdb9eefbef83a1cec89e3a7f6e1d2">flex_uint16_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00055">55</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a36869712de12820c73aae736762e8e88"></a><!-- doxytag: member="verilog_flex.c::flex_uint32_t" ref="a36869712de12820c73aae736762e8e88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned int <a class="el" href="verilog__flex_8c.html#a36869712de12820c73aae736762e8e88">flex_uint32_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00056">56</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a0fac5ea484f64e75dbe6eba4aa61750c"></a><!-- doxytag: member="verilog_flex.c::flex_uint8_t" ref="a0fac5ea484f64e75dbe6eba4aa61750c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned char <a class="el" href="verilog__flex_8c.html#a0fac5ea484f64e75dbe6eba4aa61750c">flex_uint8_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00054">54</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a4e5bd2d129903df83f3d13effaf8f3e4"></a><!-- doxytag: member="verilog_flex.c::YY_BUFFER_STATE" ref="a4e5bd2d129903df83f3d13effaf8f3e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structyy__buffer__state.html">yy_buffer_state</a>* <a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00153">153</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a1f324b3cb0839eeb90145f0274e6946e"></a><!-- doxytag: member="verilog_flex.c::YY_CHAR" ref="a1f324b3cb0839eeb90145f0274e6946e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned char <a class="el" href="verilog__flex_8c.html#a1f324b3cb0839eeb90145f0274e6946e">YY_CHAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00335">335</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ad557845057f187eec4be07e2717d2afa"></a><!-- doxytag: member="verilog_flex.c::yy_size_t" ref="ad557845057f187eec4be07e2717d2afa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef size_t <a class="el" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00184">184</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a9ba7c416f135b0f0c1f4addded4616b5"></a><!-- doxytag: member="verilog_flex.c::yy_state_type" ref="a9ba7c416f135b0f0c1f4addded4616b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int <a class="el" href="verilog__flex_8c.html#a9ba7c416f135b0f0c1f4addded4616b5">yy_state_type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00339">339</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a5bc6f1a5f7812508f425b08283f13ae8"></a><!-- doxytag: member="verilog_flex.c::yy_create_buffer" ref="a5bc6f1a5f7812508f425b08283f13ae8" args="(FILE *file, int size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a> yy_create_buffer </td>
          <td>(</td>
          <td class="paramtype">FILE *&nbsp;</td>
          <td class="paramname"> <em>file</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6ac796aa6c45d433a4b89bf45e6e9dc"></a><!-- doxytag: member="verilog_flex.c::yy_delete_buffer" ref="ae6ac796aa6c45d433a4b89bf45e6e9dc" args="(YY_BUFFER_STATE b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yy_delete_buffer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>&nbsp;</td>
          <td class="paramname"> <em>b</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f59cc88e85e5455c62e4ef7ce095ea8"></a><!-- doxytag: member="verilog_flex.c::yy_flush_buffer" ref="a2f59cc88e85e5455c62e4ef7ce095ea8" args="(YY_BUFFER_STATE b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yy_flush_buffer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>&nbsp;</td>
          <td class="paramname"> <em>b</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Discard all buffered characters. On the next scan, YY_INPUT will be called. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>b</em>&nbsp;</td><td>the buffer state to be flushed, usually <code>YY_CURRENT_BUFFER</code>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l01903">1903</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="af81595b30c0da73f9034ffb511db6388"></a><!-- doxytag: member="verilog_flex.c::yy_scan_buffer" ref="af81595b30c0da73f9034ffb511db6388" args="(char *base, yy_size_t size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a> yy_scan_buffer </td>
          <td>(</td>
          <td class="paramtype">char *&nbsp;</td>
          <td class="paramname"> <em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>&nbsp;</td>
          <td class="paramname"> <em>size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup the input buffer state to scan directly from a user-specified character buffer. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>base</em>&nbsp;</td><td>the character buffer </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>the size in bytes of the character buffer</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>the newly allocated buffer state object. </dd></dl>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02030">2030</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a740e4f0abc17205bf25d0da1864fe7b0"></a><!-- doxytag: member="verilog_flex.c::yy_scan_bytes" ref="a740e4f0abc17205bf25d0da1864fe7b0" args="(yyconst char *bytes, int len)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a> yy_scan_bytes </td>
          <td>(</td>
          <td class="paramtype">yyconst char *&nbsp;</td>
          <td class="paramname"> <em>yybytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>_yybytes_len</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup the input buffer state to scan the given bytes. The next call to <a class="el" href="verilog__bison_8c.html#a9a7bd1b3d14701eb97c03f3ef34deff1">yylex()</a> will scan from a <em>copy</em> of <em>bytes</em>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>bytes</em>&nbsp;</td><td>the byte buffer to scan </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>the number of bytes in the buffer pointed to by <em>bytes</em>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>the newly allocated buffer state object. </dd></dl>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02080">2080</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="aff5cfd2eb6bb46cdfa10a03b294d78a4"></a><!-- doxytag: member="verilog_flex.c::yy_scan_string" ref="aff5cfd2eb6bb46cdfa10a03b294d78a4" args="(yyconst char *yy_str)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a> yy_scan_string </td>
          <td>(</td>
          <td class="paramtype">yyconst char *&nbsp;</td>
          <td class="paramname"> <em>yystr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup the input buffer state to scan a string. The next call to <a class="el" href="verilog__bison_8c.html#a9a7bd1b3d14701eb97c03f3ef34deff1">yylex()</a> will scan from a <em>copy</em> of <em>str</em>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>yystr</em>&nbsp;</td><td>a NUL-terminated string to scan</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>the newly allocated buffer state object. </dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>If you want to scan bytes that may contain NUL values, then use <a class="el" href="verilog__flex_8c.html#a740e4f0abc17205bf25d0da1864fe7b0">yy_scan_bytes()</a> instead. </dd></dl>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02067">2067</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a3098c48a74ef8fd852f7dd4b3331cbce"></a><!-- doxytag: member="verilog_flex.c::yy_switch_to_buffer" ref="a3098c48a74ef8fd852f7dd4b3331cbce" args="(YY_BUFFER_STATE new_buffer)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yy_switch_to_buffer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>&nbsp;</td>
          <td class="paramname"> <em>new_buffer</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7da304d8ef6c688c0835d35296fe61c2"></a><!-- doxytag: member="verilog_flex.c::yyalloc" ref="a7da304d8ef6c688c0835d35296fe61c2" args="(yy_size_t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void * <a class="el" href="unionyyalloc.html">yyalloc</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>&nbsp;</td>
          <td class="paramname"> <em>size</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02291">2291</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a70f82d43d4797bb2a50f7678ddbfbda5"></a><!-- doxytag: member="verilog_flex.c::yyfree" ref="a70f82d43d4797bb2a50f7678ddbfbda5" args="(void *)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yyfree </td>
          <td>(</td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>ptr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02308">2308</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a4d4e3dd7e6f1d795e01b61794b31ac34"></a><!-- doxytag: member="verilog_flex.c::yyget_debug" ref="a4d4e3dd7e6f1d795e01b61794b31ac34" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yyget_debug </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02207">2207</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ada55bcd8fc1379fb4c103886195dd0e8"></a><!-- doxytag: member="verilog_flex.c::yyget_extra" ref="ada55bcd8fc1379fb4c103886195dd0e8" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">YY_EXTRA_TYPE yyget_extra </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a07cc38fe7bf6439f85eace2335cb889f"></a><!-- doxytag: member="verilog_flex.c::yyget_in" ref="a07cc38fe7bf6439f85eace2335cb889f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FILE * yyget_in </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the input stream. </p>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02151">2151</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a81867b0419accbe7b3c2d59ffb203da9"></a><!-- doxytag: member="verilog_flex.c::yyget_leng" ref="a81867b0419accbe7b3c2d59ffb203da9" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yyget_leng </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the length of the current token. </p>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02167">2167</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a3ac85cdab63967ff82c7534d35a42fe6"></a><!-- doxytag: member="verilog_flex.c::yyget_lineno" ref="a3ac85cdab63967ff82c7534d35a42fe6" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yyget_lineno </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the current line number. </p>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02142">2142</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a551358cae0f2c14b700b72cb3846d2c4"></a><!-- doxytag: member="verilog_flex.c::yyget_out" ref="a551358cae0f2c14b700b72cb3846d2c4" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FILE * yyget_out </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the output stream. </p>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02159">2159</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ad1489f69c327c150a13bcbeeb9799266"></a><!-- doxytag: member="verilog_flex.c::yyget_text" ref="ad1489f69c327c150a13bcbeeb9799266" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char * yyget_text </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the current token. </p>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02176">2176</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a9a7bd1b3d14701eb97c03f3ef34deff1"></a><!-- doxytag: member="verilog_flex.c::yylex" ref="a9a7bd1b3d14701eb97c03f3ef34deff1" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yylex </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab596ae57cdabfb4b298edf3dde7cdf04"></a><!-- doxytag: member="verilog_flex.c::yylex_destroy" ref="ab596ae57cdabfb4b298edf3dde7cdf04" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yylex_destroy </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02246">2246</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a6201ab6be4687a1ebc3120602d05e35a"></a><!-- doxytag: member="verilog_flex.c::yypop_buffer_state" ref="a6201ab6be4687a1ebc3120602d05e35a" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yypop_buffer_state </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Removes and deletes the top of the stack, if present. The next element becomes the new top. </p>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l01962">1962</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a4bf8969e5234aef8b46cce9a67a62724"></a><!-- doxytag: member="verilog_flex.c::yypush_buffer_state" ref="a4bf8969e5234aef8b46cce9a67a62724" args="(YY_BUFFER_STATE new_buffer)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yypush_buffer_state </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structyy__buffer__state.html">YY_BUFFER_STATE</a>&nbsp;</td>
          <td class="paramname"> <em>new_buffer</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pushes the new state onto the stack. The new state becomes the current state. This function will allocate the stack if necessary. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>new_buffer</em>&nbsp;</td><td>The new state. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l01932">1932</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="abcb4148bc13fe254059384c2fdf472b7"></a><!-- doxytag: member="verilog_flex.c::yyrealloc" ref="abcb4148bc13fe254059384c2fdf472b7" args="(void *, yy_size_t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void * yyrealloc </td>
          <td>(</td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="verilog__flex_8c.html#ad557845057f187eec4be07e2717d2afa">yy_size_t</a>&nbsp;</td>
          <td class="paramname"> <em>size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02296">2296</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="ab657ddef65d43cc3ab8dfc2cad0ac5b8"></a><!-- doxytag: member="verilog_flex.c::yyrestart" ref="ab657ddef65d43cc3ab8dfc2cad0ac5b8" args="(FILE *input_file)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yyrestart </td>
          <td>(</td>
          <td class="paramtype">FILE *&nbsp;</td>
          <td class="paramname"> <em>input_file</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac571eade4cca933e8ccdf6759c527fe7"></a><!-- doxytag: member="verilog_flex.c::yyset_debug" ref="ac571eade4cca933e8ccdf6759c527fe7" args="(int debug_flag)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yyset_debug </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>debug_flag</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02212">2212</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a2df391b304dadab17608192b116af2a1"></a><!-- doxytag: member="verilog_flex.c::yyset_extra" ref="a2df391b304dadab17608192b116af2a1" args="(YY_EXTRA_TYPE user_defined)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yyset_extra </td>
          <td>(</td>
          <td class="paramtype">YY_EXTRA_TYPE&nbsp;</td>
          <td class="paramname"> <em>user_defined</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac698f6825e37dd98360acae6539ac464"></a><!-- doxytag: member="verilog_flex.c::yyset_in" ref="ac698f6825e37dd98360acae6539ac464" args="(FILE *in_str)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yyset_in </td>
          <td>(</td>
          <td class="paramtype">FILE *&nbsp;</td>
          <td class="paramname"> <em>in_str</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set the input stream. This does not discard the current input buffer. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>in_str</em>&nbsp;</td><td>A readable stream.</td></tr>
  </table>
  </dd>
</dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="verilog__flex_8c.html#a3098c48a74ef8fd852f7dd4b3331cbce">yy_switch_to_buffer</a> </dd></dl>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02197">2197</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a1c7624d0fc3e3afd1b59fc43650845d0"></a><!-- doxytag: member="verilog_flex.c::yyset_lineno" ref="a1c7624d0fc3e3afd1b59fc43650845d0" args="(int line_number)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yyset_lineno </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>line_number</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set the current line number. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>line_number</em>&nbsp;</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02185">2185</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a8530eddd2ebe60de741148bad39517a5"></a><!-- doxytag: member="verilog_flex.c::yyset_out" ref="a8530eddd2ebe60de741148bad39517a5" args="(FILE *out_str)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void yyset_out </td>
          <td>(</td>
          <td class="paramtype">FILE *&nbsp;</td>
          <td class="paramname"> <em>out_str</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l02202">2202</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a9ae7dd87893ed6cebc02d0d5f84c2ede"></a><!-- doxytag: member="verilog_flex.c::yywrap" ref="a9ae7dd87893ed6cebc02d0d5f84c2ede" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int yywrap </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__bison_8c_source.html#l00219">219</a> of file <a class="el" href="verilog__bison_8c_source.html">verilog_bison.c</a>.</p>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a7411c3bab9eca1afee90113c2d22da37"></a><!-- doxytag: member="verilog_flex.c::yy_flex_debug" ref="a7411c3bab9eca1afee90113c2d22da37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="verilog__flex_8c.html#a7411c3bab9eca1afee90113c2d22da37">yy_flex_debug</a> = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00607">607</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a87a127afa8f6c307fbfba10390675406"></a><!-- doxytag: member="verilog_flex.c::yyin" ref="a87a127afa8f6c307fbfba10390675406" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FILE * <a class="el" href="verilog__flex_8c.html#a87a127afa8f6c307fbfba10390675406">yyin</a> = (FILE *) 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00337">337</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a1b5865350b5ca5c1d69f429c2a652953"></a><!-- doxytag: member="verilog_flex.c::yyleng" ref="a1b5865350b5ca5c1d69f429c2a652953" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="verilog__flex_8c.html#a1b5865350b5ca5c1d69f429c2a652953">yyleng</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00275">275</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a5e36364965360da7b7cdfc2188e0af84"></a><!-- doxytag: member="verilog_flex.c::yylineno" ref="a5e36364965360da7b7cdfc2188e0af84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="verilog__flex_8c.html#a5e36364965360da7b7cdfc2188e0af84">yylineno</a> = 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00343">343</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a296847b42b0baa62e2af36cb79f3c0eb"></a><!-- doxytag: member="verilog_flex.c::yyout" ref="a296847b42b0baa62e2af36cb79f3c0eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FILE * <a class="el" href="verilog__flex_8c.html#a296847b42b0baa62e2af36cb79f3c0eb">yyout</a> = (FILE *) 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00337">337</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
<a class="anchor" id="a35b96d819f6a8f8638894c429e68b02a"></a><!-- doxytag: member="verilog_flex.c::yytext" ref="a35b96d819f6a8f8638894c429e68b02a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char * <a class="el" href="verilog__flex_8c.html#a35b96d819f6a8f8638894c429e68b02a">yytext</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="verilog__flex_8c_source.html#l00616">616</a> of file <a class="el" href="verilog__flex_8c_source.html">verilog_flex.c</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Mar 3 15:37:03 2010 for ODIN_II by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
