 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 15 00:17:40 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (DFFRHQX8M)               0.61       0.61 f
  U0_RegFile/REG1[0] (RegFile)                            0.00       0.61 f
  U0_ALU/B[0] (ALU)                                       0.00       0.61 f
  U0_ALU/add_43/B[0] (ALU_DW01_add_0)                     0.00       0.61 f
  U0_ALU/add_43/U2/Y (XOR2X1M)                            0.47       1.08 f
  U0_ALU/add_43/SUM[0] (ALU_DW01_add_0)                   0.00       1.08 f
  U0_ALU/U86/Y (AOI22X1M)                                 0.68       1.76 r
  U0_ALU/U32/Y (AOI31X4M)                                 0.32       2.09 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       2.09 f
  data arrival time                                                  2.09

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: U0_RegFile/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][4]/CK (DFFRQX4M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][4]/Q (DFFRQX4M)                0.55       0.55 r
  U0_RegFile/U24/Y (INVX20M)                              0.09       0.64 f
  U0_RegFile/U25/Y (CLKINVX40M)                           0.14       0.77 r
  U0_RegFile/REG1[4] (RegFile)                            0.00       0.77 r
  U0_ALU/B[4] (ALU)                                       0.00       0.77 r
  U0_ALU/U155/Y (OAI222X1M)                               0.41       1.19 f
  U0_ALU/U104/Y (AOI221X2M)                               0.57       1.76 r
  U0_ALU/U102/Y (AOI31X2M)                                0.39       2.15 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX8M)               0.60       0.60 f
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.60 f
  U0_ALU/B[1] (ALU)                                       0.00       0.60 f
  U0_ALU/U167/Y (OAI2B2X1M)                               0.51       1.11 f
  U0_ALU/U90/Y (AOI211X2M)                                0.65       1.77 r
  U0_ALU/U88/Y (AOI31X2M)                                 0.41       2.18 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX1M)                      0.00       2.18 f
  data arrival time                                                  2.18

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: U0_RegFile/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][3]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][3]/Q (DFFRHQX8M)               0.54       0.54 f
  U0_RegFile/REG1[3] (RegFile)                            0.00       0.54 f
  U0_ALU/B[3] (ALU)                                       0.00       0.54 f
  U0_ALU/add_43/B[3] (ALU_DW01_add_0)                     0.00       0.54 f
  U0_ALU/add_43/U1_3/S (ADDFX2M)                          0.67       1.21 f
  U0_ALU/add_43/SUM[3] (ALU_DW01_add_0)                   0.00       1.21 f
  U0_ALU/U98/Y (AOI22X1M)                                 0.56       1.77 r
  U0_ALU/U97/Y (AOI31X2M)                                 0.43       2.20 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       2.20 f
  data arrival time                                                  2.20

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (DFFRHQX8M)               0.55       0.55 f
  U0_RegFile/REG1[2] (RegFile)                            0.00       0.55 f
  U0_ALU/B[2] (ALU)                                       0.00       0.55 f
  U0_ALU/add_43/B[2] (ALU_DW01_add_0)                     0.00       0.55 f
  U0_ALU/add_43/U1_2/S (ADDFX2M)                          0.67       1.22 f
  U0_ALU/add_43/SUM[2] (ALU_DW01_add_0)                   0.00       1.22 f
  U0_ALU/U92/Y (AOI22X1M)                                 0.56       1.78 r
  U0_ALU/U26/Y (AOI31X2M)                                 0.43       2.21 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       2.21 f
  data arrival time                                                  2.21

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX1M)               0.47       0.47 f
  U0_RegFile/U6/Y (BUFX8M)                                0.45       0.91 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.91 f
  U0_ALU/B[7] (ALU)                                       0.00       0.91 f
  U0_ALU/add_43/B[7] (ALU_DW01_add_0)                     0.00       0.91 f
  U0_ALU/add_43/U1_7/CO (ADDFX2M)                         0.54       1.45 f
  U0_ALU/add_43/SUM[8] (ALU_DW01_add_0)                   0.00       1.45 f
  U0_ALU/U125/Y (AOI21X2M)                                0.50       1.95 r
  U0_ALU/U124/Y (AOI21X2M)                                0.31       2.26 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       2.26 f
  data arrival time                                                  2.26

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        2.21


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRQX4M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRQX4M)                0.81       0.81 f
  U0_RegFile/REG0[7] (RegFile)                            0.00       0.81 f
  U0_ALU/A[7] (ALU)                                       0.00       0.81 f
  U0_ALU/div_52/a[7] (ALU_DW_div_uns_0)                   0.00       0.81 f
  U0_ALU/div_52/U17/Y (OR2X4M)                            0.37       1.18 f
  U0_ALU/div_52/U36/Y (NAND3X12M)                         0.18       1.36 r
  U0_ALU/div_52/U34/Y (CLKINVX16M)                        0.12       1.47 f
  U0_ALU/div_52/quotient[7] (ALU_DW_div_uns_0)            0.00       1.47 f
  U0_ALU/U114/Y (AOI22X1M)                                0.47       1.94 r
  U0_ALU/U111/Y (AOI31X2M)                                0.41       2.36 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       2.36 f
  data arrival time                                                  2.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.32


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX8M)               0.60       0.60 f
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.60 f
  U0_ALU/B[1] (ALU)                                       0.00       0.60 f
  U0_ALU/div_52/b[1] (ALU_DW_div_uns_0)                   0.00       0.60 f
  U0_ALU/div_52/U48/Y (INVX20M)                           0.32       0.92 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.33       1.25 r
  U0_ALU/div_52/U28/Y (AND2X12M)                          0.22       1.47 r
  U0_ALU/div_52/quotient[6] (ALU_DW_div_uns_0)            0.00       1.47 r
  U0_ALU/U63/Y (AOI222X2M)                                0.26       1.73 f
  U0_ALU/U60/Y (AOI31X2M)                                 0.53       2.26 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       2.26 r
  data arrival time                                                  2.26

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: U0_RegFile/regArr_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][5]/CK (DFFRQX4M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][5]/Q (DFFRQX4M)                0.85       0.85 f
  U0_RegFile/REG0[5] (RegFile)                            0.00       0.85 f
  U0_ALU/A[5] (ALU)                                       0.00       0.85 f
  U0_ALU/add_43/A[5] (ALU_DW01_add_0)                     0.00       0.85 f
  U0_ALU/add_43/U1_5/S (ADDFX2M)                          0.66       1.51 f
  U0_ALU/add_43/SUM[5] (ALU_DW01_add_0)                   0.00       1.51 f
  U0_ALU/U108/Y (AOI22X1M)                                0.56       2.07 r
  U0_ALU/U107/Y (AOI31X2M)                                0.43       2.50 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       2.50 f
  data arrival time                                                  2.50

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: U0_SYS_CTRL/state_crnt_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[2]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[2]/Q (DFFRQX1M)              0.98       0.98 r
  U0_SYS_CTRL/U144/Y (INVX4M)                             0.66       1.63 f
  U0_SYS_CTRL/U178/Y (NAND3X4M)                           0.82       2.45 r
  U0_SYS_CTRL/U8/Y (OAI22X4M)                             0.45       2.90 f
  U0_SYS_CTRL/o_alu_en (SYS_CTRL)                         0.00       2.90 f
  U0_ALU/EN (ALU)                                         0.00       2.90 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX4M)                       0.00       2.90 f
  data arrival time                                                  2.90

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX4M)                      0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        2.88


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX1M)               0.47       0.47 f
  U0_RegFile/U6/Y (BUFX8M)                                0.45       0.91 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.91 f
  U0_ALU/B[7] (ALU)                                       0.00       0.91 f
  U0_ALU/mult_49/B[7] (ALU_DW02_mult_0)                   0.00       0.91 f
  U0_ALU/mult_49/U60/Y (INVX4M)                           0.83       1.74 r
  U0_ALU/mult_49/U25/Y (NOR2X2M)                          0.49       2.23 f
  U0_ALU/mult_49/U9/Y (AND2X2M)                           0.39       2.61 f
  U0_ALU/mult_49/FS_1/B[13] (ALU_DW01_add_1)              0.00       2.61 f
  U0_ALU/mult_49/FS_1/U8/Y (CLKXOR2X2M)                   0.38       2.99 f
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       2.99 f
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       2.99 f
  U0_ALU/U46/Y (OAI2BB1X2M)                               0.40       3.39 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       3.39 f
  data arrival time                                                  3.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                        3.34


  Startpoint: U0_SYS_CTRL/alu_fun_ff_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/alu_fun_ff_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  U0_SYS_CTRL/alu_fun_ff_reg[2]/Q (DFFRX1M)               0.75       0.75 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.00       1.75 r
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U133/Y (NOR3X2M)                                 0.36       2.10 f
  U0_ALU/U132/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U64/Y (NOR2BX8M)                                 0.49       3.41 f
  U0_ALU/U47/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_SYS_CTRL/alu_fun_ff_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/alu_fun_ff_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  U0_SYS_CTRL/alu_fun_ff_reg[2]/Q (DFFRX1M)               0.75       0.75 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.00       1.75 r
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U133/Y (NOR3X2M)                                 0.36       2.10 f
  U0_ALU/U132/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U64/Y (NOR2BX8M)                                 0.49       3.41 f
  U0_ALU/U48/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_SYS_CTRL/alu_fun_ff_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/alu_fun_ff_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  U0_SYS_CTRL/alu_fun_ff_reg[2]/Q (DFFRX1M)               0.75       0.75 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.00       1.75 r
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U133/Y (NOR3X2M)                                 0.36       2.10 f
  U0_ALU/U132/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U64/Y (NOR2BX8M)                                 0.49       3.41 f
  U0_ALU/U49/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_SYS_CTRL/alu_fun_ff_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/alu_fun_ff_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  U0_SYS_CTRL/alu_fun_ff_reg[2]/Q (DFFRX1M)               0.75       0.75 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.00       1.75 r
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U133/Y (NOR3X2M)                                 0.36       2.10 f
  U0_ALU/U132/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U64/Y (NOR2BX8M)                                 0.49       3.41 f
  U0_ALU/U51/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_SYS_CTRL/alu_fun_ff_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/alu_fun_ff_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  U0_SYS_CTRL/alu_fun_ff_reg[2]/Q (DFFRX1M)               0.75       0.75 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.00       1.75 r
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U133/Y (NOR3X2M)                                 0.36       2.10 f
  U0_ALU/U132/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U64/Y (NOR2BX8M)                                 0.49       3.41 f
  U0_ALU/U50/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: U0_SYS_CTRL/alu_fun_ff_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/alu_fun_ff_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  U0_SYS_CTRL/alu_fun_ff_reg[2]/Q (DFFRX1M)               0.75       0.75 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.00       1.75 r
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       1.75 r
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       1.75 r
  U0_ALU/U133/Y (NOR3X2M)                                 0.36       2.10 f
  U0_ALU/U132/Y (CLKBUFX6M)                               0.82       2.93 f
  U0_ALU/U64/Y (NOR2BX8M)                                 0.49       3.41 f
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.35       3.77 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       3.77 f
  data arrival time                                                  3.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U13/Y (AOI2BB2X1M)       0.43      54.74 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U52/Y (OAI211X1M)        0.39      55.13 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX1M)
                                                          0.00      55.13 r
  data arrival time                                                 55.13

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -55.13
  --------------------------------------------------------------------------
  slack (MET)                                                       55.26


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_data_sampling/S_DATA (data_sampling)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.55      54.85 r
  U0_UART/U0_UART_RX/U0_data_sampling/U33/Y (MXI2X1M)     0.48      55.33 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00      55.33 f
  data arrival time                                                 55.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -55.33
  --------------------------------------------------------------------------
  slack (MET)                                                       55.31


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_data_sampling/S_DATA (data_sampling)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.55      54.85 r
  U0_UART/U0_UART_RX/U0_data_sampling/U48/Y (MXI2X1M)     0.48      55.33 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00      55.33 f
  data arrival time                                                 55.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -55.33
  --------------------------------------------------------------------------
  slack (MET)                                                       55.31


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_data_sampling/S_DATA (data_sampling)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.55      54.85 r
  U0_UART/U0_UART_RX/U0_data_sampling/U41/Y (MXI2X1M)     0.48      55.33 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00      55.33 f
  data arrival time                                                 55.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -55.33
  --------------------------------------------------------------------------
  slack (MET)                                                       55.31


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)          0.59      56.05 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.05 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.05 r
  U0_UART/U0_UART_RX/U0_data_sampling/U55/Y (AOI21BX1M)
                                                          0.41      56.46 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00      56.46 r
  data arrival time                                                 56.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                -56.46
  --------------------------------------------------------------------------
  slack (MET)                                                       56.57


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U10/Y (NOR2X2M)          0.33      56.22 f
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.22 f
  U0_UART/U0_UART_RX/U0_strt_chk/Enable (strt_chk)        0.00      56.22 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)          0.67      56.89 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00      56.89 f
  data arrival time                                                 56.89

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -56.89
  --------------------------------------------------------------------------
  slack (MET)                                                       56.87


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.83      56.29 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.29 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.29 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U39/Y (AOI21BX2M)
                                                          0.42      56.71 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U38/Y (OAI32X2M)
                                                          0.45      57.16 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX1M)
                                                          0.00      57.16 r
  data arrival time                                                 57.16

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -57.16
  --------------------------------------------------------------------------
  slack (MET)                                                       57.31


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.83      56.29 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.29 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.29 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U32/Y (AOI21X2M)
                                                          0.58      56.87 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U40/Y (OAI22X1M)
                                                          0.74      57.60 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX1M)
                                                          0.00      57.60 r
  data arrival time                                                 57.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -57.60
  --------------------------------------------------------------------------
  slack (MET)                                                       57.78


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.75      56.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      57.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.37      58.00 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00      58.00 f
  data arrival time                                                 58.00

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                -58.00
  --------------------------------------------------------------------------
  slack (MET)                                                       57.95


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.75      56.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      57.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (OAI32X2M)
                                                          0.40      58.04 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX4M)
                                                          0.00      58.04 f
  data arrival time                                                 58.04

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                -58.04
  --------------------------------------------------------------------------
  slack (MET)                                                       57.97


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.75      56.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      57.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      58.12 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      58.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (NOR2BX2M)
                                                          0.34      59.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX1M)
                                                          0.00      59.29 f
  data arrival time                                                 59.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -59.29
  --------------------------------------------------------------------------
  slack (MET)                                                       59.21


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.75      56.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      57.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      58.12 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      58.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.34      59.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX1M)
                                                          0.00      59.29 f
  data arrival time                                                 59.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -59.29
  --------------------------------------------------------------------------
  slack (MET)                                                       59.21


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.75      56.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      57.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      58.12 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      58.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (NOR2BX2M)
                                                          0.34      59.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX1M)
                                                          0.00      59.29 f
  data arrival time                                                 59.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -59.29
  --------------------------------------------------------------------------
  slack (MET)                                                       59.21


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.75      56.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      57.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      58.12 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      58.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.34      59.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX1M)
                                                          0.00      59.29 f
  data arrival time                                                 59.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -59.29
  --------------------------------------------------------------------------
  slack (MET)                                                       59.21


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.75      56.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      57.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      58.12 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      58.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U45/Y (NOR2X2M)
                                                          0.34      59.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX1M)
                                                          0.00      59.29 f
  data arrival time                                                 59.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                -59.29
  --------------------------------------------------------------------------
  slack (MET)                                                       59.22


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.75      56.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.00      57.64 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      58.12 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.83      58.96 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U47/Y (NOR2X2M)
                                                          0.34      59.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX1M)
                                                          0.00      59.29 f
  data arrival time                                                 59.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                -59.29
  --------------------------------------------------------------------------
  slack (MET)                                                       59.24


  Startpoint: U1_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX1M)                0.68       0.68 f
  U1_RST_SYNC/sync_reg_reg[1]/D (DFFRQX1M)                0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (DFFRQX1M)                0.68       0.68 f
  U0_ref_sync/sync_reg_reg[1]/D (DFFRQX1M)                0.00       0.68 f
  data arrival time                                                  0.68

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_ref_sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[1]/Q (DFFRQX1M)                0.84       0.84 f
  U0_ref_sync/enable_flop_reg/D (DFFRQX1M)                0.00       0.84 f
  data arrival time                                                  0.84

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]/CK (DFFRX4M)        0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]/QN (DFFRX4M)        0.60       0.60 r
  U0_UART_FIFO/u_fifo_wr/U23/Y (XNOR2X2M)                 0.29       0.89 f
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]/D (DFFRQX1M)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_SYS_CTRL/o_address_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/o_address_ff_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/o_address_ff_reg[0]/CK (DFFRX2M)            0.00       0.00 r
  U0_SYS_CTRL/o_address_ff_reg[0]/Q (DFFRX2M)             0.64       0.64 f
  U0_SYS_CTRL/U155/Y (MX2X2M)                             0.42       1.06 f
  U0_SYS_CTRL/o_address_ff_reg[0]/D (DFFRX2M)             0.00       1.06 f
  data arrival time                                                  1.06

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/o_address_ff_reg[0]/CK (DFFRX2M)            0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: U0_RegFile/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][3]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][3]/Q (DFFRHQX8M)               0.54       0.54 f
  U0_RegFile/U148/Y (OAI2BB2X1M)                          0.52       1.06 f
  U0_RegFile/regArr_reg[1][3]/D (DFFRHQX8M)               0.00       1.06 f
  data arrival time                                                  1.06

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][3]/CK (DFFRHQX8M)              0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_SYS_CTRL/alu_fun_ff_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/alu_fun_ff_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/alu_fun_ff_reg[3]/CK (DFFRX1M)              0.00       0.00 r
  U0_SYS_CTRL/alu_fun_ff_reg[3]/Q (DFFRX1M)               0.69       0.69 f
  U0_SYS_CTRL/U124/Y (MX2X2M)                             0.45       1.14 f
  U0_SYS_CTRL/alu_fun_ff_reg[3]/D (DFFRX1M)               0.00       1.14 f
  data arrival time                                                  1.14

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/alu_fun_ff_reg[3]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (DFFRHQX8M)               0.55       0.55 f
  U0_RegFile/U147/Y (OAI2BB2X1M)                          0.52       1.07 f
  U0_RegFile/regArr_reg[1][2]/D (DFFRHQX8M)               0.00       1.07 f
  data arrival time                                                  1.07

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][2]/CK (DFFRHQX8M)              0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]/CK (DFFRQX4M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]/Q (DFFRQX4M)        0.82       0.82 f
  U0_UART_FIFO/u_fifo_wr/U17/Y (XNOR2X2M)                 0.35       1.17 f
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]/D (DFFRQX4M)        0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]/CK (DFFRQX4M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/o_wr_data_ff_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/o_wr_data_ff_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/o_wr_data_ff_reg[5]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/o_wr_data_ff_reg[5]/Q (DFFRX1M)             0.69       0.69 f
  U0_SYS_CTRL/U195/Y (MX2X2M)                             0.48       1.17 f
  U0_SYS_CTRL/o_wr_data_ff_reg[5]/D (DFFRX1M)             0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/o_wr_data_ff_reg[5]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/o_wr_data_ff_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/o_wr_data_ff_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/o_wr_data_ff_reg[3]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/o_wr_data_ff_reg[3]/Q (DFFRX1M)             0.69       0.69 f
  U0_SYS_CTRL/U191/Y (MX2X2M)                             0.48       1.17 f
  U0_SYS_CTRL/o_wr_data_ff_reg[3]/D (DFFRX1M)             0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/o_wr_data_ff_reg[3]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/o_wr_data_ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/o_wr_data_ff_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/o_wr_data_ff_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/o_wr_data_ff_reg[1]/Q (DFFRX1M)             0.69       0.69 f
  U0_SYS_CTRL/U183/Y (MX2X2M)                             0.48       1.17 f
  U0_SYS_CTRL/o_wr_data_ff_reg[1]/D (DFFRX1M)             0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/o_wr_data_ff_reg[1]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/o_wr_data_ff_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/o_wr_data_ff_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/o_wr_data_ff_reg[6]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/o_wr_data_ff_reg[6]/Q (DFFRX1M)             0.69       0.69 f
  U0_SYS_CTRL/U199/Y (MX2X2M)                             0.48       1.17 f
  U0_SYS_CTRL/o_wr_data_ff_reg[6]/D (DFFRX1M)             0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/o_wr_data_ff_reg[6]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/o_wr_data_ff_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/o_wr_data_ff_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/o_wr_data_ff_reg[4]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/o_wr_data_ff_reg[4]/Q (DFFRX1M)             0.69       0.69 f
  U0_SYS_CTRL/U207/Y (MX2X2M)                             0.48       1.17 f
  U0_SYS_CTRL/o_wr_data_ff_reg[4]/D (DFFRX1M)             0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/o_wr_data_ff_reg[4]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/o_wr_data_ff_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/o_wr_data_ff_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/o_wr_data_ff_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/o_wr_data_ff_reg[2]/Q (DFFRX1M)             0.69       0.69 f
  U0_SYS_CTRL/U187/Y (MX2X2M)                             0.48       1.17 f
  U0_SYS_CTRL/o_wr_data_ff_reg[2]/D (DFFRX1M)             0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/o_wr_data_ff_reg[2]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/o_wr_data_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/o_wr_data_ff_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/o_wr_data_ff_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/o_wr_data_ff_reg[0]/Q (DFFRX1M)             0.69       0.69 f
  U0_SYS_CTRL/U179/Y (MX2X2M)                             0.48       1.17 f
  U0_SYS_CTRL/o_wr_data_ff_reg[0]/D (DFFRX1M)             0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/o_wr_data_ff_reg[0]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)
                                                          0.00       0.81 f
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       0.81 f
  U0_UART/parity_error (UART)                             0.00       0.81 f
  parity_error (out)                                      0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                       54.97


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk)         0.00       0.81 f
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       0.81 f
  U0_UART/framing_error (UART)                            0.00       0.81 f
  framing_error (out)                                     0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                       54.97


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRX4M)          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRX4M)           0.86       0.86 f
  U0_UART/U0_UART_TX/U0_mux/OUT (mux)                     0.00       0.86 f
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8)         0.00       0.86 f
  U0_UART/TX_OUT_S (UART)                                 0.00       0.86 f
  UART_TX_O (out)                                         0.00       0.86 f
  data arrival time                                                  0.86

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1736.30   -1736.20
  data required time                                             -1736.20
  --------------------------------------------------------------------------
  data required time                                             -1736.20
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                     1737.06


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX4M)
                                                          0.59       0.59 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (OAI32X2M)
                                                          0.23       0.82 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX4M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U50/Y (OAI21X1M)         0.46       1.28 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)
                                                          0.53       1.30 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX4M)
                                                          0.99       0.99 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.36       1.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_par_chk/U2/Y (OAI2BB2X1M)         0.54       1.35 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D (DFFRQX4M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U0_UART/U0_UART_RX/U0_stp_chk/U2/Y (OAI2BB2X1M)         0.54       1.35 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFRQX4M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)          0.62       1.38 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.84 f
  U0_UART/U0_UART_RX/U0_deserializer/sampled_bit (deserializer_DATA_WIDTH8)
                                                          0.00       0.84 f
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)
                                                          0.57       1.42 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.68       0.68 f
  U0_UART/U0_UART_RX/U0_data_sampling/U56/Y (OAI21X1M)
                                                          0.37       1.04 r
  U0_UART/U0_UART_RX/U0_data_sampling/U55/Y (AOI21BX1M)
                                                          0.45       1.49 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       1.49 f
  data arrival time                                                  1.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (INVX2M)
                                                          0.61       1.30 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U38/Y (OAI32X2M)
                                                          0.33       1.62 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX1M)
                                                          0.00       1.62 f
  data arrival time                                                  1.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.77       0.77 f
  U0_UART/U0_UART_RX/U0_deserializer/U25/Y (INVX2M)       0.48       1.25 r
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI22X1M)     0.40       1.65 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.77       0.77 f
  U0_UART/U0_UART_RX/U0_deserializer/U27/Y (INVX2M)       0.48       1.25 r
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (OAI22X1M)     0.40       1.65 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.77       0.77 f
  U0_UART/U0_UART_RX/U0_deserializer/U26/Y (INVX2M)       0.48       1.25 r
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (OAI22X1M)     0.40       1.65 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.77       0.77 f
  U0_UART/U0_UART_RX/U0_deserializer/U24/Y (INVX2M)       0.48       1.25 r
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (OAI22X1M)     0.40       1.65 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.77       0.77 f
  U0_UART/U0_UART_RX/U0_deserializer/U22/Y (INVX2M)       0.48       1.25 r
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (OAI22X1M)     0.40       1.65 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.77       0.77 f
  U0_UART/U0_UART_RX/U0_deserializer/U21/Y (INVX2M)       0.48       1.25 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI22X1M)     0.40       1.65 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.68       0.68 f
  U0_UART/U0_UART_RX/U0_data_sampling/U16/Y (NAND2XLM)
                                                          0.55       1.23 r
  U0_UART/U0_UART_RX/U0_data_sampling/U33/Y (MXI2X1M)     0.46       1.69 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U0_UART_RX/U0_data_sampling/U13/Y (NAND2XLM)
                                                          0.59       1.35 r
  U0_UART/U0_UART_RX/U0_data_sampling/U41/Y (MXI2X1M)     0.46       1.82 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U0_UART_RX/U0_data_sampling/U12/Y (NAND2XLM)
                                                          0.59       1.35 r
  U0_UART/U0_UART_RX/U0_data_sampling/U48/Y (MXI2X1M)     0.46       1.82 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX4M)
                                                          0.86       0.86 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          0.70       1.56 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U40/Y (OAI22X1M)
                                                          0.48       2.04 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX1M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/D (DFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRX4M)         0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (DFFRX4M)          0.82       0.82 f
  U0_UART/U0_UART_TX/U0_fsm/busy (uart_tx_fsm)            0.00       0.82 f
  U0_UART/U0_UART_TX/busy (UART_TX_DATA_WIDTH8)           0.00       0.82 f
  U0_UART/TX_OUT_V (UART)                                 0.00       0.82 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.82 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)                  0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRX4M)        0.82       0.82 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX1M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)                  0.83       0.83 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)                  0.00       0.83 f
  data arrival time                                                  0.83

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/QN (DFFRX4M)       0.60       0.60 r
  U0_UART_FIFO/u_fifo_rd/U23/Y (OAI211X2M)                0.35       0.94 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/D (DFFRX4M)        0.00       0.94 f
  data arrival time                                                  0.94

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRX4M)       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX4M)       0.77       0.77 f
  U0_UART_FIFO/u_fifo_rd/U26/Y (XNOR2X2M)                 0.33       1.11 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/D (DFFRQX1M)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRX4M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRX4M)        0.87       0.87 r
  U0_UART_FIFO/u_fifo_rd/U19/Y (OAI21X2M)                 0.28       1.15 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX1M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX4M)       0.77       0.77 f
  U0_UART_FIFO/u_fifo_rd/U16/Y (XNOR2X2M)                 0.38       1.15 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/D (DFFRQX1M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/QN (DFFRX1M)
                                                          0.86       0.86 r
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (NOR3X2M)               0.30       1.16 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D (DFFRQX1M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/Q (DFFRQX4M)       0.77       0.77 f
  U0_UART_FIFO/u_fifo_rd/U15/Y (CLKXOR2X2M)               0.43       1.21 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/D (DFFRQX4M)       0.00       1.21 f
  data arrival time                                                  1.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]/CK (DFFRQX4M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRX1M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRX1M)        0.85       0.85 f
  U0_UART_FIFO/u_fifo_rd/U18/Y (XNOR2X2M)                 0.37       1.22 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/D (DFFRX1M)        0.00       1.22 f
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_TX/U0_parity_calc/U12/Y (AO2B2X2M)      0.43       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D (DFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_TX/U0_parity_calc/U11/Y (AO2B2X2M)      0.43       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D (DFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_TX/U0_parity_calc/U7/Y (AO2B2X2M)       0.43       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (DFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)      0.43       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (DFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_TX/U0_parity_calc/U6/Y (AO2B2X2M)       0.43       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D (DFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)       0.43       1.27 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (DFFRQX1M)
                                                          0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX1M)                0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.67       0.67 f
  U0_ClkDiv/U34/Y (XNOR2X1M)                              0.43       1.10 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.10 f
  data arrival time                                                  1.10

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U1_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U1_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.67       0.67 f
  U1_ClkDiv/U35/Y (XNOR2X1M)                              0.43       1.10 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.10 f
  data arrival time                                                  1.10

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX1M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX1M)       0.84       0.84 f
  U0_ClkDiv/U31/Y (CLKXOR2X2M)             0.46       1.31 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX1M)       0.00       1.31 f
  data arrival time                                   1.31

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (DFFRQX1M)      0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (DFFRQX1M)       0.84       0.84 f
  U1_ClkDiv/U32/Y (CLKXOR2X2M)             0.46       1.31 f
  U1_ClkDiv/div_clk_reg/D (DFFRQX1M)       0.00       1.31 f
  data arrival time                                   1.31

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.31
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.77       0.77 f
  U0_ClkDiv/U8/Y (AO22XLM)                                0.59       1.36 f
  U0_ClkDiv/counter_reg[0]/D (DFFRQX4M)                   0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX4M)                   0.77       0.77 f
  U1_ClkDiv/U13/Y (AO22XLM)                               0.59       1.36 f
  U1_ClkDiv/counter_reg[0]/D (DFFRQX4M)                   0.00       1.36 f
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U0_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.85       0.85 f
  U0_ClkDiv/U7/Y (AO22XLM)                                0.65       1.49 f
  U0_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       1.49 f
  data arrival time                                                  1.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U1_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.85       0.85 f
  U1_ClkDiv/U12/Y (AO22XLM)                               0.65       1.49 f
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       1.49 f
  data arrival time                                                  1.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U0_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.85       0.85 f
  U0_ClkDiv/U13/Y (AO22XLM)                               0.65       1.50 f
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.85       0.85 f
  U0_ClkDiv/U12/Y (AO22XLM)                               0.65       1.50 f
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.85       0.85 f
  U0_ClkDiv/U11/Y (AO22XLM)                               0.65       1.50 f
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.85       0.85 f
  U1_ClkDiv/U18/Y (AO22XLM)                               0.65       1.50 f
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.85       0.85 f
  U1_ClkDiv/U17/Y (AO22XLM)                               0.65       1.50 f
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.85       0.85 f
  U1_ClkDiv/U16/Y (AO22XLM)                               0.65       1.50 f
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.85       0.85 f
  U0_ClkDiv/U10/Y (AO22XLM)                               0.65       1.50 f
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_ClkDiv/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[1]/Q (DFFRQX2M)                   0.85       0.85 f
  U0_ClkDiv/U9/Y (AO22XLM)                                0.65       1.50 f
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.85       0.85 f
  U1_ClkDiv/U15/Y (AO22XLM)                               0.65       1.50 f
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1_ClkDiv/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[1]/Q (DFFRQX2M)                   0.85       0.85 f
  U1_ClkDiv/U14/Y (AO22XLM)                               0.65       1.50 f
  U1_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


1
