$date
	Tue Jun  4 20:51:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module uart_rx_tb $end
$var wire 1 ! rx_received $end
$var wire 8 " rx_data [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % rx_bit_in $end
$var integer 32 & i [31:0] $end
$scope module rx $end
$var wire 1 % bit_in $end
$var wire 1 # clk $end
$var wire 8 ' data_out [7:0] $end
$var wire 1 ! received_byte $end
$var wire 1 $ rst $end
$var wire 8 ( output_next [7:0] $end
$var reg 4 ) bit_counter [3:0] $end
$var reg 1 * received_data $end
$var reg 8 + shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
0*
b0 )
b0 (
b0 '
b0 &
0%
1$
0#
b0 "
0!
$end
#1
b1 )
b1 "
b1 '
b1 +
b11 (
1%
0$
b1 &
1#
#2
b10 &
0#
#3
b10 )
b10 "
b10 '
b10 +
b11 &
1#
b100 (
0%
#4
b100 &
0#
#5
b11 )
b101 "
b101 '
b101 +
b101 &
1#
b1011 (
1%
#6
b110 &
0#
#7
b100 )
b1010 "
b1010 '
b1010 +
b111 &
1#
b10100 (
0%
#8
b1000 &
0#
#9
b101 )
b10101 "
b10101 '
b10101 +
b1001 &
1#
b101011 (
1%
#10
b1010 &
0#
#11
b1010111 (
b110 )
b101011 "
b101011 '
b101011 +
b1011 &
1#
#12
b1100 &
0#
#13
b111 )
b1010110 "
b1010110 '
b1010110 +
b1101 &
1#
b10101100 (
0%
#14
b1110 &
0#
#15
b1011000 (
b1000 )
b10101100 "
b10101100 '
b10101100 +
b1111 &
1#
#16
1!
1*
b10000 &
0#
#17
b0 (
b0 "
b0 '
b0 +
0!
0*
b0 )
b10001 &
1#
#18
b10010 &
0#
#19
b1 )
b10011 &
1#
#20
b10100 &
0#
#21
b10 )
b10101 &
1#
#22
b10110 &
0#
#23
b11 )
b10111 &
1#
#24
b11000 &
0#
#25
b0 )
b11001 &
1#
1$
#26
b11010 &
0#
#27
b11011 &
1#
#28
b11100 &
0#
#29
b11101 &
1#
#30
b11110 &
0#
#31
b11111 &
1#
#32
b100000 &
0#
#33
b100001 &
1#
#34
b100010 &
0#
#35
b100011 &
1#
#36
b100100 &
0#
#37
b100101 &
1#
#38
b100110 &
0#
#39
b100111 &
1#
#40
b101000 &
0#
#41
b101001 &
1#
#42
b101010 &
0#
#43
b101011 &
1#
#44
b101100 &
0#
#45
b101101 &
1#
#46
b101110 &
0#
#47
b101111 &
1#
#48
b110000 &
0#
#49
b110001 &
1#
#50
b110010 &
0#
#51
b110011 &
1#
#52
b110100 &
0#
#53
b110101 &
1#
#54
b110110 &
0#
#55
b110111 &
1#
#56
b111000 &
0#
#57
b111001 &
1#
#58
b111010 &
0#
#59
b111011 &
1#
#60
b111100 &
0#
#61
b111101 &
1#
#62
b111110 &
0#
#63
b111111 &
1#
#64
b1000000 &
0#
#65
b1000001 &
1#
#66
b1000010 &
0#
#67
b1000011 &
1#
#68
b1000100 &
0#
#69
b1000101 &
1#
#70
b1000110 &
0#
#71
b1000111 &
1#
#72
b1001000 &
0#
#73
b1001001 &
1#
#74
b1001010 &
0#
#75
b1001011 &
1#
#76
b1001100 &
0#
#77
b1001101 &
1#
#78
b1001110 &
0#
#79
b1001111 &
1#
#80
b1010000 &
0#
#81
b1010001 &
1#
#82
b1010010 &
0#
#83
b1010011 &
1#
#84
b1010100 &
0#
#85
b1010101 &
1#
#86
b1010110 &
0#
#87
b1010111 &
1#
#88
b1011000 &
0#
#89
b1011001 &
1#
#90
b1011010 &
0#
#91
b1011011 &
1#
#92
b1011100 &
0#
#93
b1011101 &
1#
#94
b1011110 &
0#
#95
b1011111 &
1#
#96
b1100000 &
0#
#97
b1100001 &
1#
#98
b1100010 &
0#
#99
b1100011 &
1#
#100
b1100100 &
0#
#101
b1100101 &
1#
#102
b1100110 &
0#
#103
b1100111 &
1#
#104
b1101000 &
0#
#105
b1101001 &
1#
#106
b1101010 &
0#
#107
b1101011 &
1#
#108
b1101100 &
0#
#109
b1101101 &
1#
#110
b1101110 &
0#
#111
b1101111 &
1#
#112
b1110000 &
0#
#113
b1110001 &
1#
#114
b1110010 &
0#
#115
b1110011 &
1#
#116
b1110100 &
0#
#117
b1110101 &
1#
#118
b1110110 &
0#
#119
b1110111 &
1#
#120
b1111000 &
0#
#121
b1111001 &
1#
#122
b1111010 &
0#
#123
b1111011 &
1#
#124
b1111100 &
0#
#125
b1111101 &
1#
#126
b1111110 &
0#
#127
b1111111 &
1#
#128
b10000000 &
0#
