[Sim]
sim_mode = 2 
interval_s = 3600
scrub_s = 0
max_s = 220752000
n_sims = 1
continue_running = 1
verbose = 1
debug = 1
output_bucket_s = 7257600

[Org]
organization = 1
chips_per_rank = 1
chip_bus_bits = 32
ranks = 1
banks = 1
rows = 1
cols = 1
cube_model = 1
cube_addr_dec_depth = 0
cube_ecc_tsv = 0
cube_redun_tsv = 0
word_size = 2
data_block_bits = 32


[Fault]
faultmode = 1
enable_permanent = 1
enable_transient = 1
enable_tsv = 0
fit_factor = 1.000000
tsv_fit = 0.000000

[ECC]
repairmode = 5
symbol_size_bits = 8
codeword_width = 8

[FIT]
trans_1bit = 0
trans_1word = 10000
trans_1col = 0
trans_1row = 0
trans_1bank = 0
trans_nbank = 0
trans_nrank = 0
perm_1bit = 0
perm_1word = 0
perm_1col = 0
perm_1row = 0
perm_1bank = 0
perm_nbank = 0
perm_nrank = 0