// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign out to in

// Design a module that returns the sum of the input
module sum( input in, output out );
// return sum of in
// return sum of in

// Design a module that returns the product of the input
module product( input in, output out );
// return product of in
// return product of in

// Design a module that returns the average of the input
module average( input in, output out );
// return average of in
// return average of in

// Design a module that returns the maximum of the input
module max( input in, output out );
// return max of in
// return max of in

// Design a module that returns the minimum of the input
module min( input in, output out );
// return min of in
// return min of in

// Design a module that returns the difference between the input
module diff( input in,endmodule
