#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Apr  7 22:41:49 2015
# Process ID: 3553
# Log file: /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/disp_draw.vds
# Journal file: /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source disp_draw.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/simRAM.coe
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp]
# read_ip /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
# read_ip /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
# read_ip /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0.xci
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0.dcp]
# set_property used_in_implementation false [get_files -all /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_0.xci]
# read_vhdl -library xil_defaultlib {
#   /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd
# }
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.cache/wt [current_project]
# set_property parent.project_dir /data1/cdaffron/git/ece551hw/final/chris/disp_draw [current_project]
# catch { write_hwdef -file disp_draw.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top disp_draw -part xc7a100tcsg324-1
Command: synth_design -top disp_draw -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 852.172 ; gain = 162.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'disp_draw' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:52]
INFO: [Synth 8-3491] module 'averager' declared at '/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:39' bound to instance 'avg_inst' of component 'averager' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:244]
INFO: [Synth 8-638] synthesizing module 'averager' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'averager' (1#1) [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:111]
INFO: [Synth 8-3491] module 'magnitude' declared at '/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:34' bound to instance 'mag_inst' of component 'magnitude' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:315]
INFO: [Synth 8-638] synthesizing module 'magnitude' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'realSquare' of component 'mult_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'imagSquare' of component 'mult_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:147]
INFO: [Synth 8-637] synthesizing blackbox instance 'sumOfSquares' of component 'c_addsub_0' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:155]
INFO: [Synth 8-637] synthesizing blackbox instance 'magSqRt' of component 'cordic_0' [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'magnitude' (2#1) [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
WARNING: [Synth 8-3848] Net VGA_addr in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:43]
WARNING: [Synth 8-3848] Net VGA_data in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:44]
WARNING: [Synth 8-3848] Net VGA_wren in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'disp_draw' (3#1) [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:52]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[18]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[17]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[16]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[15]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[14]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[13]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[12]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[11]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[10]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[9]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[8]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[7]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[6]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[5]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[4]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[3]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[2]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[1]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[0]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[11]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[10]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[9]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[8]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[7]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[6]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[5]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[4]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[3]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[2]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[1]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[0]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_wren
WARNING: [Synth 8-3331] design disp_draw has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 926.055 ; gain = 236.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_buffer.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==blk_mem_gen_0 || ORIG_REF_NAME==blk_mem_gen_0}'. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_buffer.xdc:7]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1122.680 ; gain = 432.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.runs/synth_1/dont_buffer.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1122.680 ; gain = 432.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1122.680 ; gain = 432.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_curr_reg' in module 'disp_draw'
INFO: [Synth 8-3354] encoded FSM with state register 's_curr_reg' using encoding 'one-hot' in module 'disp_draw'
WARNING: [Synth 8-3848] Net VGA_addr in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:43]
WARNING: [Synth 8-3848] Net VGA_data in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:44]
WARNING: [Synth 8-3848] Net VGA_wren in module/entity disp_draw does not have driver. [/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:45]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	  16 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 133   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  23 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 64    
	  18 Input     10 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 139   
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 452   
	   3 Input      1 Bit        Muxes := 205   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module disp_draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 130   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  23 Input     18 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 64    
	  18 Input     10 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 139   
	   2 Input      1 Bit        Muxes := 452   
	   3 Input      1 Bit        Muxes := 205   
Module averager 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	  16 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module magnitude 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1130.688 ; gain = 440.641
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[18]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[17]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[16]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[15]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[14]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[13]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[12]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[11]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[10]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[9]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[8]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[7]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[6]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[5]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[4]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[3]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[2]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[1]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_addr[0]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[11]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[10]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[9]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[8]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[7]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[6]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[5]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[4]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[3]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[2]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[1]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_data[0]
WARNING: [Synth 8-3331] design disp_draw has unconnected port VGA_wren
WARNING: [Synth 8-3331] design disp_draw has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1130.688 ; gain = 440.641
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1130.688 ; gain = 440.641
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_277/\FSM_onehot_s_curr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_s_curr_reg[0] ) is unused and will be removed from module disp_draw.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1154.715 ; gain = 464.668
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1154.715 ; gain = 464.668
Finished Parallel Section  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1154.715 ; gain = 464.668
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1208.707 ; gain = 518.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1208.707 ; gain = 518.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\avg_inst/average_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\avg_inst/average_reg[14] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\avg_inst/average_reg[13] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\avg_inst/average_reg[12] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/realValReg_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/realValReg_reg[14] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/realValReg_reg[13] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/realValReg_reg[12] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/imagValReg_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/imagValReg_reg[14] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/imagValReg_reg[13] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\mag_inst/imagValReg_reg[12] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[14] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[13] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[12] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[15] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[14] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[13] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[12] ) is unused and will be removed from module disp_draw.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1238.754 ; gain = 548.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.754 ; gain = 548.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.754 ; gain = 548.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.754 ; gain = 548.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|disp_draw   | mag_inst/inValidPipe3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         2|
|2     |c_addsub_0    |         1|
|3     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |c_addsub_0_bbox   |     1|
|2     |cordic_0_bbox     |     1|
|3     |mult_gen_0_bbox   |     1|
|4     |mult_gen_0_bbox_0 |     1|
|5     |CARRY4            |   124|
|6     |LUT1              |     3|
|7     |LUT2              |    14|
|8     |LUT3              |  1517|
|9     |LUT4              |   457|
|10    |LUT5              |    99|
|11    |LUT6              |   167|
|12    |SRL16E            |     1|
|13    |FDRE              |  2156|
|14    |IBUF              |    35|
|15    |OBUF              |    11|
|16    |OBUFT             |    32|
+------+------------------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |  4738|
|2     |  avg_inst |averager  |   603|
|3     |  mag_inst |magnitude |   148|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.754 ; gain = 548.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.754 ; gain = 548.707
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'disp_draw' is not ideal for floorplanning, since the cellview 'disp_draw' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1238.758 ; gain = 430.582
# write_checkpoint disp_draw.dcp
# report_utilization -file disp_draw_utilization_synth.rpt -pb disp_draw_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1238.758 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  7 22:42:34 2015...
