

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 22:09:17 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_39 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.879 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    7197|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   480|       0|    2262|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|    3214|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   480|    3214|    9576|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    19|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U32  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U33  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U34  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U35  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U36  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U38  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U39  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U40  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U41  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U42  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U43  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U44  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U45  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U46  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U47  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U48  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U49  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U50  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U51  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U52  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_9_4_63_1_1_U53         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U54         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U55         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U56         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U57         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U58         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U59         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U60         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U61         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U62         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U63         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U64         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U65         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U66         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U67         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U68         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U69         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U70         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 480|  0|2262|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_902_p2         |         +|   0|  0|   12|           4|           4|
    |add_ln43_1_fu_736_p2       |         +|   0|  0|   12|           4|           3|
    |add_ln43_2_fu_814_p2       |         +|   0|  0|   12|           4|           3|
    |add_ln43_3_fu_1633_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln43_4_fu_1639_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln43_5_fu_2006_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln43_6_fu_2010_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln43_fu_658_p2         |         +|   0|  0|   12|           4|           2|
    |add_ln50_10_fu_1766_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_11_fu_1772_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_12_fu_2026_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_13_fu_2030_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_14_fu_1837_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_15_fu_1843_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_16_fu_2036_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_17_fu_2040_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_18_fu_1894_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_19_fu_1900_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_1_fu_1204_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_20_fu_2046_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_21_fu_2050_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_22_fu_1937_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_23_fu_1943_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln50_24_fu_2056_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_25_fu_2060_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_2_fu_1210_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_3_fu_1457_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln50_4_fu_1996_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_5_fu_2000_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_6_fu_1697_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln50_7_fu_1703_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln50_8_fu_2016_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_9_fu_2020_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_fu_1990_p2        |         +|   0|  0|  135|         128|         128|
    |sub_ln34_10_fu_870_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_11_fu_896_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_1_fu_636_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_2_fu_652_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_3_fu_688_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_4_fu_704_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_5_fu_730_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_6_fu_766_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_7_fu_792_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_8_fu_808_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_9_fu_854_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_fu_620_p2         |         -|   0|  0|   12|           4|           4|
    |and_ln50_10_fu_1734_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_11_fu_1747_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_12_fu_1760_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_13_fu_1818_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_14_fu_1831_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_15_fu_1888_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_1_fu_1185_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_2_fu_1198_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_3_fu_1425_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_4_fu_1438_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_5_fu_1451_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_6_fu_1652_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_7_fu_1665_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_8_fu_1678_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_9_fu_1691_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_fu_1985_p2        |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_568_p2        |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln43_1_fu_580_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln43_fu_574_p2        |      icmp|   0|  0|   12|           4|           5|
    |icmp_ln50_10_fu_798_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_11_fu_820_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_12_fu_844_p2     |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_13_fu_860_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_14_fu_886_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln50_1_fu_626_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_2_fu_642_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_3_fu_664_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_4_fu_678_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_5_fu_694_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_6_fu_720_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_7_fu_742_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_8_fu_756_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_9_fu_782_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_fu_610_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln34_1_fu_670_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_2_fu_748_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_3_fu_826_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_fu_602_p3      |    select|   0|  0|    5|           1|           3|
    |select_ln43_1_fu_934_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln43_2_fu_1151_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_3_fu_1168_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_4_fu_1392_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_5_fu_1408_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_6_fu_1608_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_7_fu_1623_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln43_fu_916_p3      |    select|   0|  0|   64|           1|          64|
    |select_ln50_10_fu_1645_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_11_fu_1658_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_12_fu_1671_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_13_fu_1684_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_14_fu_1727_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_15_fu_1740_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_16_fu_1753_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_17_fu_1811_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_18_fu_1824_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_19_fu_1881_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_1_fu_1216_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln50_2_fu_1463_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln50_3_fu_1709_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln50_4_fu_1978_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_5_fu_1178_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_6_fu_1191_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_7_fu_1418_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_8_fu_1431_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_9_fu_1444_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_fu_944_p3      |    select|   0|  0|   62|           1|          63|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 7197|        6050|        6802|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add30_3226_fu_138        |   9|          2|  128|        256|
    |add55227_fu_142          |   9|          2|  128|        256|
    |add55_1183228_fu_146     |   9|          2|  128|        256|
    |add55_2198229_fu_150     |   9|          2|  128|        256|
    |add55_3213230_fu_154     |   9|          2|  128|        256|
    |add55_4231_fu_158        |   9|          2|  128|        256|
    |add55_5232_fu_162        |   9|          2|  128|        256|
    |add55_6233_fu_166        |   9|          2|  128|        256|
    |add55_7234_fu_170        |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_174                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26| 1162|       2324|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add30_3226_fu_138                 |  128|   0|  128|          0|
    |add55227_fu_142                   |  128|   0|  128|          0|
    |add55_1183228_fu_146              |  128|   0|  128|          0|
    |add55_2198229_fu_150              |  128|   0|  128|          0|
    |add55_3213230_fu_154              |  128|   0|  128|          0|
    |add55_4231_fu_158                 |  128|   0|  128|          0|
    |add55_5232_fu_162                 |  128|   0|  128|          0|
    |add55_6233_fu_166                 |  128|   0|  128|          0|
    |add55_7234_fu_170                 |  128|   0|  128|          0|
    |add_ln43_3_reg_2616               |  128|   0|  128|          0|
    |add_ln43_4_reg_2621               |  128|   0|  128|          0|
    |add_ln50_10_reg_2636              |  128|   0|  128|          0|
    |add_ln50_11_reg_2641              |  128|   0|  128|          0|
    |add_ln50_14_reg_2646              |  128|   0|  128|          0|
    |add_ln50_15_reg_2651              |  128|   0|  128|          0|
    |add_ln50_18_reg_2656              |  128|   0|  128|          0|
    |add_ln50_19_reg_2661              |  128|   0|  128|          0|
    |add_ln50_22_reg_2666              |  128|   0|  128|          0|
    |add_ln50_23_reg_2671              |  128|   0|  128|          0|
    |add_ln50_3_reg_2611               |  128|   0|  128|          0|
    |add_ln50_6_reg_2626               |  128|   0|  128|          0|
    |add_ln50_7_reg_2631               |  128|   0|  128|          0|
    |and_ln50_4_reg_2606               |  128|   0|  128|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |conv45_cast_reg_2419              |   64|   0|  128|         64|
    |i_fu_174                          |    4|   0|    4|          0|
    |icmp_ln36_reg_2427                |    1|   0|    1|          0|
    |icmp_ln43_1_reg_2439              |    1|   0|    1|          0|
    |icmp_ln43_reg_2431                |    1|   0|    1|          0|
    |icmp_ln50_10_reg_2554             |    1|   0|    1|          0|
    |icmp_ln50_11_reg_2565             |    1|   0|    1|          0|
    |icmp_ln50_12_reg_2571             |    1|   0|    1|          0|
    |icmp_ln50_13_reg_2581             |    1|   0|    1|          0|
    |icmp_ln50_14_reg_2591             |    1|   0|    1|          0|
    |icmp_ln50_1_reg_2467              |    1|   0|    1|          0|
    |icmp_ln50_2_reg_2477              |    1|   0|    1|          0|
    |icmp_ln50_3_reg_2490              |    1|   0|    1|          0|
    |icmp_ln50_4_reg_2496              |    1|   0|    1|          0|
    |icmp_ln50_5_reg_2506              |    1|   0|    1|          0|
    |icmp_ln50_6_reg_2516              |    1|   0|    1|          0|
    |icmp_ln50_7_reg_2528              |    1|   0|    1|          0|
    |icmp_ln50_8_reg_2534              |    1|   0|    1|          0|
    |icmp_ln50_9_reg_2544              |    1|   0|    1|          0|
    |icmp_ln50_reg_2457                |    1|   0|    1|          0|
    |mul_ln50_reg_2601                 |  128|   0|  128|          0|
    |sub_ln34_10_reg_2586              |    4|   0|    4|          0|
    |sub_ln34_11_reg_2596              |    4|   0|    4|          0|
    |sub_ln34_1_reg_2472               |    4|   0|    4|          0|
    |sub_ln34_2_reg_2482               |    4|   0|    4|          0|
    |sub_ln34_3_reg_2501               |    4|   0|    4|          0|
    |sub_ln34_4_reg_2511               |    4|   0|    4|          0|
    |sub_ln34_5_reg_2521               |    4|   0|    4|          0|
    |sub_ln34_6_reg_2539               |    4|   0|    4|          0|
    |sub_ln34_7_reg_2549               |    4|   0|    4|          0|
    |sub_ln34_8_reg_2559               |    4|   0|    4|          0|
    |sub_ln34_9_reg_2576               |    4|   0|    4|          0|
    |sub_ln34_reg_2462                 |    4|   0|    4|          0|
    |tmp_18_reg_2452                   |    1|   0|    1|          0|
    |tmp_18_reg_2452_pp0_iter1_reg     |    1|   0|    1|          0|
    |tmp_reg_2447                      |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 3214|   0| 3278|         64|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_8_reload           |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg1_r_4_reload           |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg2_r_4_reload           |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_reload             |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|conv45                    |   in|   64|     ap_none|                         conv45|        scalar|
|arg2_r_7_cast             |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast             |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_6_cast             |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast             |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast             |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast             |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast             |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast             |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|arg1_r_7_reload           |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_3_reload           |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg2_r_5_reload           |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_1_reload           |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg1_r_6_reload           |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_2_reload           |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg2_r_6_reload           |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_2_reload           |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg1_r_5_reload           |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_1_reload           |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg2_r_7_reload           |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_3_reload           |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|add55_7234_out            |  out|  128|      ap_vld|                 add55_7234_out|       pointer|
|add55_7234_out_ap_vld     |  out|    1|      ap_vld|                 add55_7234_out|       pointer|
|add55_6233_out            |  out|  128|      ap_vld|                 add55_6233_out|       pointer|
|add55_6233_out_ap_vld     |  out|    1|      ap_vld|                 add55_6233_out|       pointer|
|add55_5232_out            |  out|  128|      ap_vld|                 add55_5232_out|       pointer|
|add55_5232_out_ap_vld     |  out|    1|      ap_vld|                 add55_5232_out|       pointer|
|add55_4231_out            |  out|  128|      ap_vld|                 add55_4231_out|       pointer|
|add55_4231_out_ap_vld     |  out|    1|      ap_vld|                 add55_4231_out|       pointer|
|add55_3213230_out         |  out|  128|      ap_vld|              add55_3213230_out|       pointer|
|add55_3213230_out_ap_vld  |  out|    1|      ap_vld|              add55_3213230_out|       pointer|
|add55_2198229_out         |  out|  128|      ap_vld|              add55_2198229_out|       pointer|
|add55_2198229_out_ap_vld  |  out|    1|      ap_vld|              add55_2198229_out|       pointer|
|add55_1183228_out         |  out|  128|      ap_vld|              add55_1183228_out|       pointer|
|add55_1183228_out_ap_vld  |  out|    1|      ap_vld|              add55_1183228_out|       pointer|
|add55227_out              |  out|  128|      ap_vld|                   add55227_out|       pointer|
|add55227_out_ap_vld       |  out|    1|      ap_vld|                   add55227_out|       pointer|
|add30_3226_out            |  out|  128|      ap_vld|                 add30_3226_out|       pointer|
|add30_3226_out_ap_vld     |  out|    1|      ap_vld|                 add30_3226_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

