// Seed: 3810210667
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wire id_10,
    input supply0 id_11,
    output uwire id_12
);
  wire id_14;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    output tri1  id_2,
    output logic id_3,
    input  tri1  id_4
);
  always id_3 <= 1'b0 - 1;
  module_0(
      id_0, id_0, id_4, id_4, id_0, id_1, id_0, id_4, id_1, id_2, id_2, id_1, id_2
  );
endmodule
