set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {log_expressions.vo log_expressions_v.sdo}}
}
