Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec 11 01:37:35 2022
| Host         : Earth running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (10)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[0].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[10].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[11].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[12].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[13].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[14].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[15].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[16].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[17].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[1].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[2].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[3].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[4].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[5].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[6].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[7].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[8].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[9].middleCLK/outCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkComp/lastCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vgaInst/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vgaInst/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.650        0.000                      0                  190        0.168        0.000                      0                  190        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.650        0.000                      0                  190        0.168        0.000                      0                  190        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 0.642ns (8.748%)  route 6.697ns (91.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.551     5.072    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  vgaInst/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=9448, routed)        6.312    11.902    vgaInst/vga_sync_unit/y[1]
    SLICE_X16Y102        LUT5 (Prop_lut5_I1_O)        0.124    12.026 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.385    12.411    vgaInst/vga_sync_unit/v_count_reg[2]_rep__0_i_1_n_0
    SLICE_X16Y102        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.615    14.956    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X16Y102        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__0/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X16Y102        FDRE (Setup_fdre_C_D)       -0.047    15.061    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 0.670ns (9.827%)  route 6.148ns (90.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.544     5.065    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  vgaInst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=7576, routed)        5.765    11.348    vgaInst/vga_sync_unit/y[0]
    SLICE_X49Y98         LUT5 (Prop_lut5_I0_O)        0.152    11.500 r  vgaInst/vga_sync_unit/v_count_reg[3]_rep__5_i_1/O
                         net (fo=1, routed)           0.382    11.883    vgaInst/vga_sync_unit/v_count_reg[3]_rep__5_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.783    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__5/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X49Y98         FDRE (Setup_fdre_C_D)       -0.283    14.651    vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__5
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__36/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 0.929ns (14.120%)  route 5.650ns (85.880%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.027     6.578    vgaInst/vga_sync_unit/y[6]
    SLICE_X12Y70         LUT6 (Prop_lut6_I2_O)        0.301     6.879 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=72, routed)          4.052    10.931    vgaInst/vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.150    11.081 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__36_i_1/O
                         net (fo=1, routed)           0.572    11.652    vgaInst/vga_sync_unit/v_count_reg[2]_rep__36_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__36/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.437    14.778    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__36/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)       -0.249    14.680    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__36
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 0.642ns (9.479%)  route 6.131ns (90.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.544     5.065    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  vgaInst/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=7576, routed)        5.540    11.123    vgaInst/vga_sync_unit/y[0]
    SLICE_X49Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.247 r  vgaInst/vga_sync_unit/v_count_reg[3]_rep__6_i_1/O
                         net (fo=1, routed)           0.591    11.838    vgaInst/vga_sync_unit/v_count_reg[3]_rep__6_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.783    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__6/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X49Y98         FDRE (Setup_fdre_C_D)       -0.061    14.873    vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 0.766ns (11.250%)  route 6.043ns (88.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.554     5.075    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  vgaInst/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=29, routed)          1.287     6.880    vgaInst/vga_sync_unit/x[5]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.004 f  vgaInst/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.402     7.406    vgaInst/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=77, routed)          4.354    11.884    vgaInst/vga_sync_unit/v_count_reg0
    SLICE_X54Y101        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.614    14.955    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__2/C
                         clock pessimism              0.187    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X54Y101        FDRE (Setup_fdre_C_CE)      -0.169    14.938    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__23/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 0.766ns (11.311%)  route 6.006ns (88.689%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.554     5.075    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  vgaInst/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=29, routed)          1.287     6.880    vgaInst/vga_sync_unit/x[5]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.004 f  vgaInst/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.402     7.406    vgaInst/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=77, routed)          4.317    11.847    vgaInst/vga_sync_unit/v_count_reg0
    SLICE_X50Y100        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.613    14.954    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__23/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X50Y100        FDRE (Setup_fdre_C_CE)      -0.169    14.937    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__23
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__24/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 0.766ns (11.311%)  route 6.006ns (88.689%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.554     5.075    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  vgaInst/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=29, routed)          1.287     6.880    vgaInst/vga_sync_unit/x[5]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.004 f  vgaInst/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.402     7.406    vgaInst/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=77, routed)          4.317    11.847    vgaInst/vga_sync_unit/v_count_reg0
    SLICE_X50Y100        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.613    14.954    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__24/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X50Y100        FDRE (Setup_fdre_C_CE)      -0.169    14.937    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__24
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.670ns (9.596%)  route 6.312ns (90.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.551     5.072    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  vgaInst/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=9448, routed)        6.312    11.902    vgaInst/vga_sync_unit/y[1]
    SLICE_X16Y102        LUT5 (Prop_lut5_I1_O)        0.152    12.054 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    12.054    vgaInst/vga_sync_unit/v_count_reg[2]_rep__4_i_1_n_0
    SLICE_X16Y102        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.615    14.956    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X16Y102        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__4/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X16Y102        FDRE (Setup_fdre_C_D)        0.047    15.155    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 0.766ns (11.956%)  route 5.641ns (88.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.554     5.075    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  vgaInst/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=29, routed)          1.287     6.880    vgaInst/vga_sync_unit/x[5]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.004 f  vgaInst/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.402     7.406    vgaInst/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=77, routed)          3.952    11.482    vgaInst/vga_sync_unit/v_count_reg0
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.783    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__1/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X49Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.729    vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 0.766ns (11.956%)  route 5.641ns (88.044%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.554     5.075    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  vgaInst/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=29, routed)          1.287     6.880    vgaInst/vga_sync_unit/x[5]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.004 f  vgaInst/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.402     7.406    vgaInst/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.530 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=77, routed)          3.952    11.482    vgaInst/vga_sync_unit/v_count_reg0
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.783    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__5/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X49Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.729    vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__5
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.581%)  route 0.116ns (38.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vgaInst/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=36, routed)          0.116     1.702    vgaInst/vga_sync_unit/x[2]
    SLICE_X14Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.747 r  vgaInst/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.747    vgaInst/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.831     1.959    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.121     1.579    vgaInst/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.874%)  route 0.458ns (71.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.448    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__1/Q
                         net (fo=100, routed)         0.458     2.047    vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__1_n_0
    SLICE_X54Y101        LUT5 (Prop_lut5_I3_O)        0.045     2.092 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     2.092    vgaInst/vga_sync_unit/v_count_reg[2]_rep__2_i_1_n_0
    SLICE_X54Y101        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.920     2.048    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__2/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.120     1.919    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.750%)  route 0.136ns (42.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vgaInst/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=34, routed)          0.136     1.722    vgaInst/vga_sync_unit/x[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  vgaInst/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    vgaInst/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.831     1.959    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.120     1.578    vgaInst/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.126%)  route 0.148ns (43.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.560     1.443    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vgaInst/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=121, routed)         0.148     1.732    vgaInst/vga_sync_unit/y[5]
    SLICE_X14Y63         LUT5 (Prop_lut5_I1_O)        0.048     1.780 r  vgaInst/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.780    vgaInst/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     1.956    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.131     1.587    vgaInst/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.732%)  route 0.148ns (44.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.560     1.443    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vgaInst/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=121, routed)         0.148     1.732    vgaInst/vga_sync_unit/y[5]
    SLICE_X14Y63         LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  vgaInst/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vgaInst/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     1.956    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120     1.576    vgaInst/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.072%)  route 0.152ns (44.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.560     1.443    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vgaInst/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=121, routed)         0.152     1.736    vgaInst/vga_sync_unit/y[5]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     1.781    vgaInst/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.828     1.956    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.121     1.577    vgaInst/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.276%)  route 0.132ns (38.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.561     1.444    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vgaInst/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=117, routed)         0.132     1.740    vgaInst/vga_sync_unit/x[0]
    SLICE_X13Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.785 r  vgaInst/vga_sync_unit/h_count_reg[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.785    vgaInst/vga_sync_unit/h_count_reg[0]_rep__0_i_1_n_0
    SLICE_X13Y62         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.829     1.957    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0/C
                         clock pessimism             -0.500     1.457    
    SLICE_X13Y62         FDRE (Hold_fdre_C_D)         0.092     1.549    vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.362%)  route 0.215ns (53.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.557     1.440    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__9/Q
                         net (fo=126, routed)         0.215     1.796    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__9_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  vgaInst/vga_sync_unit/v_count_reg[4]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.841    vgaInst/vga_sync_unit/v_count_reg[4]_rep_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.822     1.950    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X10Y70         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep/C
                         clock pessimism             -0.478     1.472    
    SLICE_X10Y70         FDRE (Hold_fdre_C_D)         0.120     1.592    vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.365%)  route 0.169ns (47.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     1.441    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vgaInst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=230, routed)         0.169     1.751    vgaInst/vga_sync_unit/y[2]
    SLICE_X9Y66          LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__10_i_1/O
                         net (fo=1, routed)           0.000     1.796    vgaInst/vga_sync_unit/v_count_reg[2]_rep__10_i_1_n_0
    SLICE_X9Y66          FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.826     1.954    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__10/C
                         clock pessimism             -0.498     1.456    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091     1.547    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.561     1.444    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  vgaInst/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vgaInst/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=7, routed)           0.179     1.765    vgaInst/vga_sync_unit/pixel_reg[1]
    SLICE_X13Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  vgaInst/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vgaInst/vga_sync_unit/pixel_next[1]
    SLICE_X13Y62         FDRE                                         r  vgaInst/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.829     1.957    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  vgaInst/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X13Y62         FDRE (Hold_fdre_C_D)         0.091     1.535    vgaInst/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y7    clkComp/genblk1[0].middleCLK/outCLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y61   vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y61   vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y61   vgaInst/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y61   vgaInst/vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    clkComp/genblk1[0].middleCLK/outCLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    clkComp/genblk1[0].middleCLK/outCLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    clkComp/genblk1[0].middleCLK/outCLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    clkComp/genblk1[0].middleCLK/outCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y62   vgaInst/vga_sync_unit/h_count_reg_reg[0]_rep__1/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vgaInst/uiINST/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.235ns  (logic 6.782ns (16.857%)  route 33.452ns (83.143%))
  Logic Levels:           27  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT5=3 LUT6=12 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=49, routed)          5.203     6.664    calINST/sw_IBUF[1]
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  calINST/result0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.815     7.603    calINST/result0__1_carry__0_i_8_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I3_O)        0.124     7.727 r  calINST/result0__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.727    calINST/result0__1_carry__0_i_6_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.974 f  calINST/result0__1_carry__0/O[0]
                         net (fo=3, routed)           1.173     9.147    calINST/result0[4]
    SLICE_X56Y12         LUT5 (Prop_lut5_I0_O)        0.299     9.446 r  calINST/seg_OBUF[6]_inst_i_123/O
                         net (fo=4, routed)           0.661    10.108    calINST/sevUiINST/btbQ/p_0_in[4]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    10.608 r  calINST/i__i_9__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    calINST/i__i_9__0_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  calINST/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.725    calINST/i__i_3__0_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.964 r  calINST/i__i_1/O[2]
                         net (fo=70, routed)          2.674    13.637    btb3/bcd2[11]
    SLICE_X51Y13         LUT2 (Prop_lut2_I1_O)        0.301    13.938 r  rgb_reg[11]_i_19862/O
                         net (fo=138, routed)         4.007    17.945    calINST/rgb_reg[11]_i_19456_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124    18.069 r  calINST/rgb_reg[11]_i_19354/O
                         net (fo=9, routed)           1.179    19.248    calINST/rgb_reg[11]_i_19354_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.372 r  calINST/rgb_reg[11]_i_17075/O
                         net (fo=3, routed)           1.002    20.374    calINST/rgb_reg[11]_i_17075_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.124    20.498 r  calINST/rgb_reg[11]_i_14590/O
                         net (fo=1, routed)           0.000    20.498    calINST/rgb_reg[11]_i_14590_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    20.715 r  calINST/rgb_reg_reg[11]_i_10403/O
                         net (fo=2, routed)           0.815    21.530    calINST/rgb_reg_reg[11]_i_10403_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.299    21.829 r  calINST/rgb_reg[11]_i_5740/O
                         net (fo=7, routed)           0.957    22.786    calINST/rgb_reg[11]_i_14519_0[3]
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.124    22.910 r  calINST/rgb_reg[11]_i_10408/O
                         net (fo=1, routed)           0.000    22.910    calINST/rgb_reg[11]_i_10408_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.157 r  calINST/rgb_reg_reg[11]_i_5745/O[0]
                         net (fo=4, routed)           0.449    23.606    vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_869_0[0]
    SLICE_X42Y25         LUT4 (Prop_lut4_I1_O)        0.299    23.905 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_5741/O
                         net (fo=1, routed)           0.000    23.905    vgaInst/vga_sync_unit/rgb_reg[11]_i_5741_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.160 r  vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_2356/O[3]
                         net (fo=534, routed)         6.121    30.281    vgaInst/vga_sync_unit/v_count_reg_reg[2]_4[3]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.307    30.588 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_5589/O
                         net (fo=17, routed)          1.728    32.316    vgaInst/vga_sync_unit/rgb_reg[11]_i_5589_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.124    32.440 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_2334/O
                         net (fo=6, routed)           1.285    33.725    vgaInst/vga_sync_unit/rgb_reg[11]_i_2334_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124    33.849 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_858/O
                         net (fo=1, routed)           0.667    34.516    vgaInst/vga_sync_unit/rgb_reg[11]_i_858_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    34.640 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_318/O
                         net (fo=1, routed)           0.987    35.627    vgaInst/vga_sync_unit/rgb_reg[11]_i_318_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124    35.751 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_140/O
                         net (fo=1, routed)           1.171    36.922    vgaInst/vga_sync_unit/rgb_reg[11]_i_140_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124    37.046 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_61/O
                         net (fo=1, routed)           0.000    37.046    vgaInst/vga_sync_unit/rgb_reg[11]_i_61_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    37.255 r  vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_22/O
                         net (fo=1, routed)           1.592    38.847    vgaInst/vga_sync_unit/uiINST/rgb_reg141_in
    SLICE_X31Y54         LUT6 (Prop_lut6_I2_O)        0.297    39.144 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.967    40.111    vgaInst/vga_sync_unit/rgb_reg[11]_i_6_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.124    40.235 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    40.235    vgaInst/uiINST/rgb_reg_reg[11]_0
    SLICE_X28Y55         FDRE                                         r  vgaInst/uiINST/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.947ns  (logic 8.183ns (27.325%)  route 21.764ns (72.675%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=49, routed)          4.431     5.893    calINST/sw_IBUF[1]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.017 r  calINST/result0__1_carry__0_i_7/O
                         net (fo=4, routed)           1.122     7.139    calINST/result0__1_carry__0_i_7_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  calINST/result0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.545     7.808    calINST/result0__1_carry__0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.315 f  calINST/result0__1_carry__0/CO[3]
                         net (fo=3, routed)           1.067     9.383    calINST/result0[7]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.150     9.533 r  calINST/i__i_21/O
                         net (fo=41, routed)          0.963    10.496    calINST/i__i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.576    11.072 r  calINST/i__i_2/O[2]
                         net (fo=27, routed)          1.124    12.196    calINST/seg_OBUF[6]_inst_i_232[0]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.301    12.497 r  calINST/seg_OBUF[6]_inst_i_157/O
                         net (fo=252, routed)         6.672    19.169    calINST/sevUiINST/btbQ/sel[7]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    19.293 r  calINST/seg_OBUF[6]_inst_i_304/O
                         net (fo=2, routed)           1.026    20.319    calINST/seg_OBUF[6]_inst_i_304_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    20.443 r  calINST/seg_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.000    20.443    calINST/seg_OBUF[6]_inst_i_297_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I0_O)      0.241    20.684 r  calINST/seg_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.000    20.684    calINST/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X56Y1          MUXF8 (Prop_muxf8_I0_O)      0.098    20.782 r  calINST/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.812    21.595    calINST/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.319    21.914 r  calINST/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.102    23.015    calINST/sevUiINST/resultQ[8]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124    23.139 r  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.689    23.829    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I2_O)        0.150    23.979 r  calINST/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.208    26.187    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    29.947 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.947    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.822ns  (logic 8.154ns (27.344%)  route 21.668ns (72.656%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=49, routed)          4.431     5.893    calINST/sw_IBUF[1]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.017 r  calINST/result0__1_carry__0_i_7/O
                         net (fo=4, routed)           1.122     7.139    calINST/result0__1_carry__0_i_7_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  calINST/result0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.545     7.808    calINST/result0__1_carry__0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.315 f  calINST/result0__1_carry__0/CO[3]
                         net (fo=3, routed)           1.067     9.383    calINST/result0[7]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.150     9.533 r  calINST/i__i_21/O
                         net (fo=41, routed)          0.963    10.496    calINST/i__i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.576    11.072 r  calINST/i__i_2/O[2]
                         net (fo=27, routed)          1.124    12.196    calINST/seg_OBUF[6]_inst_i_232[0]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.301    12.497 r  calINST/seg_OBUF[6]_inst_i_157/O
                         net (fo=252, routed)         6.672    19.169    calINST/sevUiINST/btbQ/sel[7]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    19.293 r  calINST/seg_OBUF[6]_inst_i_304/O
                         net (fo=2, routed)           1.026    20.319    calINST/seg_OBUF[6]_inst_i_304_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    20.443 r  calINST/seg_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.000    20.443    calINST/seg_OBUF[6]_inst_i_297_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I0_O)      0.241    20.684 r  calINST/seg_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.000    20.684    calINST/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X56Y1          MUXF8 (Prop_muxf8_I0_O)      0.098    20.782 r  calINST/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.812    21.595    calINST/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.319    21.914 r  calINST/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.102    23.015    calINST/sevUiINST/resultQ[8]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124    23.139 r  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.691    23.831    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I2_O)        0.148    23.979 r  calINST/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.110    26.089    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    29.822 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.822    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.772ns  (logic 7.908ns (26.562%)  route 21.864ns (73.438%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=49, routed)          4.431     5.893    calINST/sw_IBUF[1]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.017 r  calINST/result0__1_carry__0_i_7/O
                         net (fo=4, routed)           1.122     7.139    calINST/result0__1_carry__0_i_7_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  calINST/result0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.545     7.808    calINST/result0__1_carry__0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.315 f  calINST/result0__1_carry__0/CO[3]
                         net (fo=3, routed)           1.067     9.383    calINST/result0[7]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.150     9.533 r  calINST/i__i_21/O
                         net (fo=41, routed)          0.963    10.496    calINST/i__i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.576    11.072 r  calINST/i__i_2/O[2]
                         net (fo=27, routed)          1.124    12.196    calINST/seg_OBUF[6]_inst_i_232[0]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.301    12.497 r  calINST/seg_OBUF[6]_inst_i_157/O
                         net (fo=252, routed)         6.672    19.169    calINST/sevUiINST/btbQ/sel[7]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    19.293 r  calINST/seg_OBUF[6]_inst_i_304/O
                         net (fo=2, routed)           1.026    20.319    calINST/seg_OBUF[6]_inst_i_304_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    20.443 r  calINST/seg_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.000    20.443    calINST/seg_OBUF[6]_inst_i_297_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I0_O)      0.241    20.684 r  calINST/seg_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.000    20.684    calINST/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X56Y1          MUXF8 (Prop_muxf8_I0_O)      0.098    20.782 r  calINST/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.812    21.595    calINST/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.319    21.914 r  calINST/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.102    23.015    calINST/sevUiINST/resultQ[8]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124    23.139 r  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.691    23.831    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I2_O)        0.124    23.955 r  calINST/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.307    26.261    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    29.772 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.772    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.736ns  (logic 8.165ns (27.458%)  route 21.571ns (72.542%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=49, routed)          4.431     5.893    calINST/sw_IBUF[1]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.017 r  calINST/result0__1_carry__0_i_7/O
                         net (fo=4, routed)           1.122     7.139    calINST/result0__1_carry__0_i_7_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  calINST/result0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.545     7.808    calINST/result0__1_carry__0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.315 f  calINST/result0__1_carry__0/CO[3]
                         net (fo=3, routed)           1.067     9.383    calINST/result0[7]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.150     9.533 r  calINST/i__i_21/O
                         net (fo=41, routed)          0.963    10.496    calINST/i__i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.576    11.072 r  calINST/i__i_2/O[2]
                         net (fo=27, routed)          1.124    12.196    calINST/seg_OBUF[6]_inst_i_232[0]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.301    12.497 r  calINST/seg_OBUF[6]_inst_i_157/O
                         net (fo=252, routed)         6.672    19.169    calINST/sevUiINST/btbQ/sel[7]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    19.293 r  calINST/seg_OBUF[6]_inst_i_304/O
                         net (fo=2, routed)           1.026    20.319    calINST/seg_OBUF[6]_inst_i_304_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    20.443 r  calINST/seg_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.000    20.443    calINST/seg_OBUF[6]_inst_i_297_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I0_O)      0.241    20.684 r  calINST/seg_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.000    20.684    calINST/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X56Y1          MUXF8 (Prop_muxf8_I0_O)      0.098    20.782 r  calINST/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.812    21.595    calINST/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.319    21.914 r  calINST/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.102    23.015    calINST/sevUiINST/resultQ[8]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124    23.139 r  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840    23.980    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I1_O)        0.153    24.133 r  calINST/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.865    25.997    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    29.736 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.736    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.655ns  (logic 7.902ns (26.646%)  route 21.753ns (73.354%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=49, routed)          4.431     5.893    calINST/sw_IBUF[1]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.017 r  calINST/result0__1_carry__0_i_7/O
                         net (fo=4, routed)           1.122     7.139    calINST/result0__1_carry__0_i_7_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  calINST/result0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.545     7.808    calINST/result0__1_carry__0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.315 f  calINST/result0__1_carry__0/CO[3]
                         net (fo=3, routed)           1.067     9.383    calINST/result0[7]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.150     9.533 r  calINST/i__i_21/O
                         net (fo=41, routed)          0.963    10.496    calINST/i__i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.576    11.072 r  calINST/i__i_2/O[2]
                         net (fo=27, routed)          1.124    12.196    calINST/seg_OBUF[6]_inst_i_232[0]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.301    12.497 r  calINST/seg_OBUF[6]_inst_i_157/O
                         net (fo=252, routed)         6.672    19.169    calINST/sevUiINST/btbQ/sel[7]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    19.293 r  calINST/seg_OBUF[6]_inst_i_304/O
                         net (fo=2, routed)           1.026    20.319    calINST/seg_OBUF[6]_inst_i_304_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    20.443 r  calINST/seg_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.000    20.443    calINST/seg_OBUF[6]_inst_i_297_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I0_O)      0.241    20.684 r  calINST/seg_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.000    20.684    calINST/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X56Y1          MUXF8 (Prop_muxf8_I0_O)      0.098    20.782 r  calINST/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.812    21.595    calINST/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.319    21.914 r  calINST/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.102    23.015    calINST/sevUiINST/resultQ[8]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124    23.139 r  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.859    23.999    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124    24.123 r  calINST/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.028    26.150    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    29.655 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.655    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.565ns  (logic 7.932ns (26.830%)  route 21.633ns (73.170%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=49, routed)          4.431     5.893    calINST/sw_IBUF[1]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.017 r  calINST/result0__1_carry__0_i_7/O
                         net (fo=4, routed)           1.122     7.139    calINST/result0__1_carry__0_i_7_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  calINST/result0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.545     7.808    calINST/result0__1_carry__0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.315 f  calINST/result0__1_carry__0/CO[3]
                         net (fo=3, routed)           1.067     9.383    calINST/result0[7]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.150     9.533 r  calINST/i__i_21/O
                         net (fo=41, routed)          0.963    10.496    calINST/i__i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.576    11.072 r  calINST/i__i_2/O[2]
                         net (fo=27, routed)          1.124    12.196    calINST/seg_OBUF[6]_inst_i_232[0]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.301    12.497 r  calINST/seg_OBUF[6]_inst_i_157/O
                         net (fo=252, routed)         6.672    19.169    calINST/sevUiINST/btbQ/sel[7]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    19.293 f  calINST/seg_OBUF[6]_inst_i_304/O
                         net (fo=2, routed)           1.026    20.319    calINST/seg_OBUF[6]_inst_i_304_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    20.443 f  calINST/seg_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.000    20.443    calINST/seg_OBUF[6]_inst_i_297_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I0_O)      0.241    20.684 f  calINST/seg_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.000    20.684    calINST/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X56Y1          MUXF8 (Prop_muxf8_I0_O)      0.098    20.782 f  calINST/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.812    21.595    calINST/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.319    21.914 f  calINST/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.102    23.015    calINST/sevUiINST/resultQ[8]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124    23.139 f  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.689    23.829    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I1_O)        0.124    23.953 r  calINST/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.077    26.030    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    29.565 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.565    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.529ns  (logic 7.917ns (26.812%)  route 21.612ns (73.188%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=49, routed)          4.431     5.893    calINST/sw_IBUF[1]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.017 r  calINST/result0__1_carry__0_i_7/O
                         net (fo=4, routed)           1.122     7.139    calINST/result0__1_carry__0_i_7_n_0
    SLICE_X53Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.263 r  calINST/result0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.545     7.808    calINST/result0__1_carry__0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.315 f  calINST/result0__1_carry__0/CO[3]
                         net (fo=3, routed)           1.067     9.383    calINST/result0[7]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.150     9.533 r  calINST/i__i_21/O
                         net (fo=41, routed)          0.963    10.496    calINST/i__i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.576    11.072 r  calINST/i__i_2/O[2]
                         net (fo=27, routed)          1.124    12.196    calINST/seg_OBUF[6]_inst_i_232[0]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.301    12.497 r  calINST/seg_OBUF[6]_inst_i_157/O
                         net (fo=252, routed)         6.672    19.169    calINST/sevUiINST/btbQ/sel[7]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    19.293 r  calINST/seg_OBUF[6]_inst_i_304/O
                         net (fo=2, routed)           1.026    20.319    calINST/seg_OBUF[6]_inst_i_304_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    20.443 r  calINST/seg_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.000    20.443    calINST/seg_OBUF[6]_inst_i_297_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I0_O)      0.241    20.684 r  calINST/seg_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.000    20.684    calINST/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X56Y1          MUXF8 (Prop_muxf8_I0_O)      0.098    20.782 r  calINST/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.812    21.595    calINST/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.319    21.914 r  calINST/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.102    23.015    calINST/sevUiINST/resultQ[8]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124    23.139 r  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840    23.980    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124    24.104 r  calINST/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905    26.009    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    29.529 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.529    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/uiINST/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.554ns  (logic 4.289ns (44.897%)  route 5.265ns (55.103%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE                         0.000     0.000 r  vgaInst/uiINST/rgb_reg_reg[11]/C
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.663     0.663 r  vgaInst/uiINST/rgb_reg_reg[11]/Q
                         net (fo=2, routed)           1.040     1.703    vgaInst/vga_sync_unit/rgb_reg[0]
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.827 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.224     6.052    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.554 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.554    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/uiINST/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.407ns  (logic 4.282ns (45.523%)  route 5.125ns (54.477%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE                         0.000     0.000 r  vgaInst/uiINST/rgb_reg_reg[11]/C
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.663     0.663 r  vgaInst/uiINST/rgb_reg_reg[11]/Q
                         net (fo=2, routed)           1.040     1.703    vgaInst/vga_sync_unit/rgb_reg[0]
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.827 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.084     5.912    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     9.407 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.407    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkComp/genblk1[14].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[14].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE                         0.000     0.000 r  clkComp/genblk1[14].middleCLK/outCLK_reg/C
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[14].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[14].middleCLK/outCLK_reg_0
    SLICE_X65Y6          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[14].middleCLK/outCLK_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[14].middleCLK/outCLK_i_1__13_n_0
    SLICE_X65Y6          FDRE                                         r  clkComp/genblk1[14].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[3].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[3].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE                         0.000     0.000 r  clkComp/genblk1[3].middleCLK/outCLK_reg/C
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[3].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[3].middleCLK/outCLK_reg_0
    SLICE_X61Y8          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[3].middleCLK/outCLK_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[3].middleCLK/outCLK_i_1__2_n_0
    SLICE_X61Y8          FDRE                                         r  clkComp/genblk1[3].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[4].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[4].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE                         0.000     0.000 r  clkComp/genblk1[4].middleCLK/outCLK_reg/C
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[4].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[4].middleCLK/outCLK_reg_0
    SLICE_X61Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[4].middleCLK/outCLK_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[4].middleCLK/outCLK_i_1__3_n_0
    SLICE_X61Y10         FDRE                                         r  clkComp/genblk1[4].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[9].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[9].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE                         0.000     0.000 r  clkComp/genblk1[9].middleCLK/outCLK_reg/C
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[9].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[9].middleCLK/outCLK_reg_0
    SLICE_X65Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[9].middleCLK/outCLK_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[9].middleCLK/outCLK_i_1__8_n_0
    SLICE_X65Y11         FDRE                                         r  clkComp/genblk1[9].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[10].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[10].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE                         0.000     0.000 r  clkComp/genblk1[10].middleCLK/outCLK_reg/C
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[10].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[10].middleCLK/outCLK_reg_0
    SLICE_X65Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[10].middleCLK/outCLK_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[10].middleCLK/outCLK_i_1__9_n_0
    SLICE_X65Y10         FDRE                                         r  clkComp/genblk1[10].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[2].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[2].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE                         0.000     0.000 r  clkComp/genblk1[2].middleCLK/outCLK_reg/C
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[2].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[2].middleCLK/outCLK_reg_0
    SLICE_X61Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[2].middleCLK/outCLK_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[2].middleCLK/outCLK_i_1__1_n_0
    SLICE_X61Y7          FDRE                                         r  clkComp/genblk1[2].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[5].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[5].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE                         0.000     0.000 r  clkComp/genblk1[5].middleCLK/outCLK_reg/C
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[5].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[5].middleCLK/outCLK_reg_0
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[5].middleCLK/outCLK_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[5].middleCLK/outCLK_i_1__4_n_0
    SLICE_X61Y12         FDRE                                         r  clkComp/genblk1[5].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/lastCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/lastCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE                         0.000     0.000 r  clkComp/lastCLK/outCLK_reg/C
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/lastCLK/outCLK_reg/Q
                         net (fo=3, routed)           0.168     0.309    clkComp/lastCLK/CLK
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/lastCLK/outCLK_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    clkComp/lastCLK/outCLK_i_1__17_n_0
    SLICE_X61Y4          FDRE                                         r  clkComp/lastCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevUiINST/sevenINST/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevUiINST/sevenINST/ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE                         0.000     0.000 r  sevUiINST/sevenINST/ps_reg[0]/C
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sevUiINST/sevenINST/ps_reg[0]/Q
                         net (fo=10, routed)          0.179     0.320    sevUiINST/sevenINST/Q[0]
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  sevUiINST/sevenINST/ps[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    sevUiINST/sevenINST/p_0_in[1]
    SLICE_X61Y5          FDRE                                         r  sevUiINST/sevenINST/ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevUiINST/sevenINST/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevUiINST/sevenINST/ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE                         0.000     0.000 r  sevUiINST/sevenINST/ps_reg[0]/C
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sevUiINST/sevenINST/ps_reg[0]/Q
                         net (fo=10, routed)          0.179     0.320    sevUiINST/sevenINST/Q[0]
    SLICE_X61Y5          LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  sevUiINST/sevenINST/ps[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    sevUiINST/sevenINST/p_0_in[0]
    SLICE_X61Y5          FDRE                                         r  sevUiINST/sevenINST/ps_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/uiINST/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.664ns  (logic 3.788ns (13.215%)  route 24.876ns (86.785%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.544     5.065    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X10Y70         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep/Q
                         net (fo=161, routed)         9.664    15.247    vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep_n_0
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.124    15.371 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_16138/O
                         net (fo=1, routed)           0.000    15.371    vgaInst/vga_sync_unit/rgb_reg[11]_i_16138_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.951 f  vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_13643/O[2]
                         net (fo=534, routed)         6.170    22.121    vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep_0[1]
    SLICE_X25Y108        LUT5 (Prop_lut5_I4_O)        0.302    22.423 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_18313/O
                         net (fo=8, routed)           1.968    24.391    vgaInst/vga_sync_unit/rgb_reg[11]_i_18313_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I0_O)        0.124    24.515 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_16095/O
                         net (fo=1, routed)           0.423    24.938    vgaInst/vga_sync_unit/rgb_reg[11]_i_16095_n_0
    SLICE_X19Y115        LUT6 (Prop_lut6_I3_O)        0.124    25.062 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_13628/O
                         net (fo=1, routed)           0.952    26.014    vgaInst/vga_sync_unit/rgb_reg[11]_i_13628_n_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_9028/O
                         net (fo=1, routed)           0.000    26.138    vgaInst/vga_sync_unit/rgb_reg[11]_i_9028_n_0
    SLICE_X20Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    26.350 r  vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_4599/O
                         net (fo=1, routed)           0.000    26.350    vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_4599_n_0
    SLICE_X20Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    26.444 r  vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_1808/O
                         net (fo=1, routed)           1.350    27.794    vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_1808_n_0
    SLICE_X24Y102        LUT6 (Prop_lut6_I0_O)        0.316    28.110 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_666/O
                         net (fo=1, routed)           0.000    28.110    vgaInst/vga_sync_unit/rgb_reg[11]_i_666_n_0
    SLICE_X24Y102        MUXF7 (Prop_muxf7_I0_O)      0.212    28.322 r  vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_252/O
                         net (fo=1, routed)           1.857    30.179    vgaInst/vga_sync_unit/uiINST/rgb_reg256_in
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.299    30.478 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_114/O
                         net (fo=1, routed)           0.670    31.149    vgaInst/vga_sync_unit/rgb_reg[11]_i_114_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124    31.273 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           1.381    32.653    vgaInst/vga_sync_unit/rgb_reg[11]_i_48_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.124    32.777 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_15/O
                         net (fo=1, routed)           0.000    32.777    vgaInst/vga_sync_unit/rgb_reg[11]_i_15_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    32.989 r  vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_4/O
                         net (fo=1, routed)           0.441    33.430    vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_4_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.299    33.729 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    33.729    vgaInst/uiINST/rgb_reg_reg[11]_0
    SLICE_X28Y55         FDRE                                         r  vgaInst/uiINST/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.950ns  (logic 4.657ns (42.533%)  route 6.293ns (57.467%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.224    12.521    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.023 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.023    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.803ns  (logic 4.650ns (43.046%)  route 6.153ns (56.954%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.084    12.381    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.876 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.876    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 4.674ns (43.776%)  route 6.003ns (56.224%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.934    12.231    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.749 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.749    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 4.658ns (44.318%)  route 5.853ns (55.682%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.784    12.081    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.584 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.584    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.383ns  (logic 4.680ns (45.072%)  route 5.703ns (54.928%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.635    11.931    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.456 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.456    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.229ns  (logic 4.676ns (45.712%)  route 5.553ns (54.288%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.485    11.781    vgaBlue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.302 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.302    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 4.679ns (46.408%)  route 5.403ns (53.592%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.335    11.631    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.155 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.155    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 4.684ns (47.153%)  route 5.250ns (52.847%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.181    11.478    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.007 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.007    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.760ns  (logic 4.660ns (47.749%)  route 5.100ns (52.251%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.552     5.073    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.478     5.551 f  vgaInst/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.355     6.906    vgaInst/vga_sync_unit/y[6]
    SLICE_X14Y62         LUT4 (Prop_lut4_I2_O)        0.329     7.235 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.713     7.948    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I5_O)        0.348     8.296 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.031    11.328    vgaBlue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.833 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.833    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/uiINST/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.272ns (33.279%)  route 0.545ns (66.721%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X15Y60         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  vgaInst/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=18, routed)          0.215     1.789    vgaInst/vga_sync_unit/x[7]
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.099     1.888 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_8/O
                         net (fo=3, routed)           0.330     2.218    vgaInst/vga_sync_unit/uiINST/p_72_in
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.045     2.263 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.263    vgaInst/uiINST/rgb_reg_reg[11]_0
    SLICE_X28Y55         FDRE                                         r  vgaInst/uiINST/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.368ns (67.346%)  route 0.664ns (32.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.448    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  vgaInst/vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vgaInst/vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.664     2.276    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.480 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.480    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.362ns (57.520%)  route 1.006ns (42.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y58         FDRE                                         r  vgaInst/vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vgaInst/vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           1.006     2.616    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.814 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.814    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.440ns (60.231%)  route 0.951ns (39.769%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.267     1.876    vgaInst/vga_sync_unit/x[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.684     2.605    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.837 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.837    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.429ns (56.637%)  route 1.094ns (43.363%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.267     1.876    vgaInst/vga_sync_unit/x[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.828     2.749    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.969 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.969    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.434ns (55.335%)  route 1.157ns (44.665%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.267     1.876    vgaInst/vga_sync_unit/x[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.891     2.811    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.036 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.036    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.416ns (53.708%)  route 1.220ns (46.292%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.267     1.876    vgaInst/vga_sync_unit/x[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.953     2.874    vgaBlue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.081 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.081    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.439ns (52.863%)  route 1.283ns (47.137%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.267     1.876    vgaInst/vga_sync_unit/x[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.016     2.937    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.167 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.167    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.434ns (51.462%)  route 1.352ns (48.538%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.267     1.876    vgaInst/vga_sync_unit/x[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.086     3.007    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.231 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.231    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.431ns (50.273%)  route 1.415ns (49.727%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.267     1.876    vgaInst/vga_sync_unit/x[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.149     3.070    vgaBlue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.291 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.291    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





