<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p117" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_117{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_117{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_117{left:152px;bottom:1083px;word-spacing:3.22px;}
#t4_117{left:310px;bottom:1083px;letter-spacing:-0.01px;word-spacing:3.25px;}
#t5_117{left:535px;bottom:1083px;}
#t6_117{left:543px;bottom:1083px;letter-spacing:0.04px;word-spacing:3.14px;}
#t7_117{left:152px;bottom:1065px;letter-spacing:0.06px;word-spacing:1.7px;}
#t8_117{left:177px;bottom:1046px;letter-spacing:-0.02px;word-spacing:3.59px;}
#t9_117{left:566px;bottom:1046px;letter-spacing:0.11px;}
#ta_117{left:581px;bottom:1046px;letter-spacing:-0.03px;word-spacing:3.62px;}
#tb_117{left:152px;bottom:1028px;letter-spacing:-0.04px;word-spacing:2.31px;}
#tc_117{left:152px;bottom:1010px;letter-spacing:0.07px;word-spacing:1.71px;}
#td_117{left:152px;bottom:992px;letter-spacing:0.09px;word-spacing:1.65px;}
#te_117{left:177px;bottom:973px;letter-spacing:0.03px;word-spacing:3.55px;}
#tf_117{left:152px;bottom:955px;letter-spacing:0.01px;word-spacing:3.38px;}
#tg_117{left:661px;bottom:955px;letter-spacing:-0.04px;word-spacing:3.66px;}
#th_117{left:152px;bottom:937px;letter-spacing:0.05px;word-spacing:1.88px;}
#ti_117{left:152px;bottom:919px;letter-spacing:0.06px;word-spacing:0.93px;}
#tj_117{left:152px;bottom:900px;letter-spacing:-0.03px;word-spacing:2.03px;}
#tk_117{left:152px;bottom:882px;letter-spacing:-0.02px;word-spacing:2.96px;}
#tl_117{left:335px;bottom:882px;letter-spacing:0.1px;}
#tm_117{left:389px;bottom:882px;letter-spacing:0.1px;word-spacing:2.72px;}
#tn_117{left:478px;bottom:882px;letter-spacing:0.05px;word-spacing:2.86px;}
#to_117{left:152px;bottom:864px;letter-spacing:0.07px;word-spacing:0.79px;}
#tp_117{left:152px;bottom:845px;letter-spacing:0.1px;word-spacing:1.65px;}
#tq_117{left:177px;bottom:827px;letter-spacing:-0.02px;word-spacing:3.98px;}
#tr_117{left:152px;bottom:809px;letter-spacing:-0.01px;word-spacing:3.32px;}
#ts_117{left:754px;bottom:809px;letter-spacing:0.11px;}
#tt_117{left:152px;bottom:791px;letter-spacing:-0.08px;word-spacing:3px;}
#tu_117{left:725px;bottom:791px;letter-spacing:0.11px;word-spacing:2.63px;}
#tv_117{left:152px;bottom:772px;letter-spacing:0.04px;word-spacing:1.86px;}
#tw_117{left:152px;bottom:754px;letter-spacing:-0.02px;word-spacing:1.76px;}
#tx_117{left:152px;bottom:736px;word-spacing:3.23px;}
#ty_117{left:152px;bottom:718px;letter-spacing:0.01px;word-spacing:2.75px;}
#tz_117{left:152px;bottom:699px;letter-spacing:0.08px;word-spacing:1.06px;}
#t10_117{left:152px;bottom:681px;letter-spacing:0.05px;word-spacing:3.3px;}
#t11_117{left:152px;bottom:663px;letter-spacing:-0.01px;word-spacing:1.86px;}
#t12_117{left:152px;bottom:645px;letter-spacing:0.01px;word-spacing:1.5px;}
#t13_117{left:152px;bottom:626px;letter-spacing:0.03px;word-spacing:1.77px;}
#t14_117{left:177px;bottom:608px;letter-spacing:0.04px;word-spacing:3.76px;}
#t15_117{left:152px;bottom:590px;letter-spacing:0.01px;word-spacing:3.57px;}
#t16_117{left:373px;bottom:590px;letter-spacing:0.08px;word-spacing:3.42px;}
#t17_117{left:152px;bottom:571px;letter-spacing:0.03px;word-spacing:3.17px;}
#t18_117{left:152px;bottom:553px;letter-spacing:0.04px;word-spacing:2.44px;}
#t19_117{left:152px;bottom:535px;word-spacing:1.7px;}
#t1a_117{left:152px;bottom:517px;letter-spacing:0.05px;word-spacing:1.74px;}
#t1b_117{left:177px;bottom:498px;letter-spacing:0.01px;word-spacing:1.72px;}
#t1c_117{left:152px;bottom:480px;letter-spacing:-0.05px;word-spacing:2.58px;}
#t1d_117{left:152px;bottom:462px;letter-spacing:0.01px;word-spacing:1.56px;}
#t1e_117{left:152px;bottom:444px;letter-spacing:-0.08px;word-spacing:3.17px;}
#t1f_117{left:397px;bottom:444px;letter-spacing:0.12px;}
#t1g_117{left:428px;bottom:444px;letter-spacing:0.04px;word-spacing:2.94px;}
#t1h_117{left:152px;bottom:425px;letter-spacing:0.05px;word-spacing:2.76px;}
#t1i_117{left:152px;bottom:407px;letter-spacing:0.04px;word-spacing:1.11px;}
#t1j_117{left:152px;bottom:389px;letter-spacing:0.03px;word-spacing:1.77px;}
#t1k_117{left:610px;bottom:389px;letter-spacing:0.11px;}
#t1l_117{left:626px;bottom:389px;letter-spacing:0.07px;}
#t1m_117{left:110px;bottom:318px;letter-spacing:-0.04px;}
#t1n_117{left:178px;bottom:318px;letter-spacing:-0.13px;word-spacing:2.9px;}
#t1o_117{left:110px;bottom:268px;letter-spacing:-0.51px;}
#t1p_117{left:156px;bottom:268px;letter-spacing:-0.15px;}
#t1q_117{left:190px;bottom:268px;letter-spacing:-0.17px;word-spacing:1.26px;}
#t1r_117{left:110px;bottom:247px;letter-spacing:-0.22px;word-spacing:1.7px;}
#t1s_117{left:718px;bottom:247px;letter-spacing:-0.15px;}
#t1t_117{left:753px;bottom:247px;letter-spacing:-0.13px;word-spacing:1.43px;}
#t1u_117{left:110px;bottom:227px;letter-spacing:-0.13px;word-spacing:1.13px;}
#t1v_117{left:460px;bottom:227px;letter-spacing:-0.18px;}
#t1w_117{left:483px;bottom:227px;letter-spacing:-0.15px;}
#t1x_117{left:503px;bottom:227px;letter-spacing:-0.18px;}
#t1y_117{left:529px;bottom:227px;letter-spacing:-0.16px;word-spacing:1.44px;}
#t1z_117{left:110px;bottom:206px;letter-spacing:-0.16px;word-spacing:1.69px;}
#t20_117{left:110px;bottom:185px;letter-spacing:-0.19px;word-spacing:1.61px;}
#t21_117{left:110px;bottom:165px;letter-spacing:-0.15px;word-spacing:1.52px;}

.s1_117{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_117{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_117{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_117{font-size:15px;font-family:CMTI10_27t;color:#000080;}
.s5_117{font-size:15px;font-family:CMR10_270;color:#000;}
.s6_117{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s7_117{font-size:17px;font-family:CMR10_270;color:#000080;}
.s8_117{font-size:17px;font-family:CMTT10_27z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts117" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg117Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg117" style="-webkit-user-select: none;"><object width="935" height="1210" data="117/117.svg" type="image/svg+xml" id="pdf117" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_117" class="t s1_117">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_117" class="t s2_117">99 </span>
<span id="t3_117" class="t s3_117">of the index registers. </span><span id="t4_117" class="t s3_117">The later IBM 360 architecture [</span><span id="t5_117" class="t s4_117">3</span><span id="t6_117" class="t s3_117">] supported a simple variable-length </span>
<span id="t7_117" class="t s3_117">instruction encoding with 16-bit, 32-bit, or 48-bit instruction formats. </span>
<span id="t8_117" class="t s3_117">In 1963, CDC introduced the Cray-designed CDC 6600 [</span><span id="t9_117" class="t s4_117">18</span><span id="ta_117" class="t s3_117">], a precursor to RISC archi- </span>
<span id="tb_117" class="t s3_117">tectures, that introduced a register-rich load-store architecture with instructions of two lengths, </span>
<span id="tc_117" class="t s3_117">15-bits and 30-bits. The later Cray-1 design used a very similar instruction format, with 16-bit </span>
<span id="td_117" class="t s3_117">and 32-bit instruction lengths. </span>
<span id="te_117" class="t s3_117">The initial RISC ISAs from the 1980s all picked performance over code size, which was </span>
<span id="tf_117" class="t s3_117">reasonable for a workstation environment, but not for embedded systems. </span><span id="tg_117" class="t s3_117">Hence, both ARM </span>
<span id="th_117" class="t s3_117" data-mappings='[[54,"ff"],[82,"ff"]]'>and MIPS subsequently made versions of the ISAs that oﬀered smaller code size by oﬀering an </span>
<span id="ti_117" class="t s3_117">alternative 16-bit wide instruction set instead of the standard 32-bit wide instructions. The com- </span>
<span id="tj_117" class="t s3_117">pressed RISC ISAs reduced code size relative to their starting points by about 25–30%, yielding </span>
<span id="tk_117" class="t s3_117" data-mappings='[[19,"fi"]]'>code that was signiﬁcantly </span><span id="tl_117" class="t s5_117">smaller </span><span id="tm_117" class="t s3_117">than 80x86. </span><span id="tn_117" class="t s3_117">This result surprised some, as their intuition </span>
<span id="to_117" class="t s3_117" data-mappings='[[77,"ff"]]'>was that the variable-length CISC ISA should be smaller than RISC ISAs that oﬀered only 16-bit </span>
<span id="tp_117" class="t s3_117">and 32-bit formats. </span>
<span id="tq_117" class="t s3_117" data-mappings='[[45,"ffi"]]'>Since the original RISC ISAs did not leave suﬃcient opcode space free to include these </span>
<span id="tr_117" class="t s3_117">unplanned compressed instructions, they were instead developed as complete new ISAs. </span><span id="ts_117" class="t s3_117">This </span>
<span id="tt_117" class="t s3_117" data-mappings='[[25,"ff"]]'>meant compilers needed diﬀerent code generators for the separate compressed ISAs. </span><span id="tu_117" class="t s3_117" data-mappings='[[4,"fi"]]'>The ﬁrst </span>
<span id="tv_117" class="t s3_117" data-mappings='[[72,"fi"]]'>compressed RISC ISA extensions (e.g., ARM Thumb and MIPS16) used only a ﬁxed 16-bit in- </span>
<span id="tw_117" class="t s3_117">struction size, which gave good reductions in static code size but caused an increase in dynamic </span>
<span id="tx_117" class="t s3_117" data-mappings='[[75,"fi"]]'>instruction count, which led to lower performance compared to the original ﬁxed-width 32-bit </span>
<span id="ty_117" class="t s3_117">instruction size. This led to the development of a second generation of compressed RISC ISA </span>
<span id="tz_117" class="t s3_117">designs with mixed 16-bit and 32-bit instruction lengths (e.g., ARM Thumb2, microMIPS, Pow- </span>
<span id="t10_117" class="t s3_117" data-mappings='[[85,"fi"]]'>erPC VLE), so that performance was similar to pure 32-bit instructions but with signiﬁcant </span>
<span id="t11_117" class="t s3_117" data-mappings='[[42,"ff"]]'>code size savings. Unfortunately, these diﬀerent generations of compressed ISAs are incompati- </span>
<span id="t12_117" class="t s3_117" data-mappings='[[76,"fi"]]'>ble with each other and with the original uncompressed ISA, leading to signiﬁcant complexity in </span>
<span id="t13_117" class="t s3_117">documentation, implementations, and software tools support. </span>
<span id="t14_117" class="t s3_117">Of the commonly used 64-bit ISAs, only PowerPC and microMIPS currently supports a </span>
<span id="t15_117" class="t s3_117">compressed instruction format. </span><span id="t16_117" class="t s3_117">It is surprising that the most popular 64-bit ISA for mobile </span>
<span id="t17_117" class="t s3_117">platforms (ARM v8) does not include a compressed instruction format given that static code </span>
<span id="t18_117" class="t s3_117">size and dynamic instruction fetch bandwidth are important metrics. Although static code size </span>
<span id="t19_117" class="t s3_117">is not a major concern in larger systems, instruction fetch bandwidth can be a major bottleneck </span>
<span id="t1a_117" class="t s3_117">in servers running commercial workloads, which often have a large instruction working set. </span>
<span id="t1b_117" class="t s3_117" data-mappings='[[4,"fi"]]'>Beneﬁting from 25 years of hindsight, RISC-V was designed to support compressed instruc- </span>
<span id="t1c_117" class="t s3_117">tions from the outset, leaving enough opcode space for RVC to be added as a simple extension </span>
<span id="t1d_117" class="t s3_117">on top of the base ISA (along with many other extensions). The philosophy of RVC is to reduce </span>
<span id="t1e_117" class="t s3_117">code size for embedded applications </span><span id="t1f_117" class="t s5_117">and </span><span id="t1g_117" class="t s3_117" data-mappings='[[35,"ffi"]]'>to improve performance and energy-eﬃciency for all </span>
<span id="t1h_117" class="t s3_117">applications due to fewer misses in the instruction cache. Waterman shows that RVC fetches </span>
<span id="t1i_117" class="t s3_117">25%-30% fewer instruction bits, which reduces instruction cache misses by 20%-25%, or roughly </span>
<span id="t1j_117" class="t s3_117">the same performance impact as doubling the instruction cache size [</span><span id="t1k_117" class="t s4_117">22</span><span id="t1l_117" class="t s3_117">]. </span>
<span id="t1m_117" class="t s6_117">16.2 </span><span id="t1n_117" class="t s6_117">Compressed Instruction Formats </span>
<span id="t1o_117" class="t s2_117">Table </span><span id="t1p_117" class="t s7_117">16.1 </span><span id="t1q_117" class="t s2_117">shows the nine compressed instruction formats. CR, CI, and CSS can use any of the 32 </span>
<span id="t1r_117" class="t s2_117">RVI registers, but CIW, CL, CS, CA, and CB are limited to just 8 of them. Table </span><span id="t1s_117" class="t s7_117">16.2 </span><span id="t1t_117" class="t s2_117">lists these </span>
<span id="t1u_117" class="t s2_117">popular registers, which correspond to registers </span><span id="t1v_117" class="t s8_117">x8 </span><span id="t1w_117" class="t s2_117">to </span><span id="t1x_117" class="t s8_117">x15</span><span id="t1y_117" class="t s2_117">. Note that there is a separate version of </span>
<span id="t1z_117" class="t s2_117">load and store instructions that use the stack pointer as the base address register, since saving to </span>
<span id="t20_117" class="t s2_117">and restoring from the stack are so prevalent, and that they use the CI and CSS formats to allow </span>
<span id="t21_117" class="t s2_117">access to all 32 data registers. CIW supplies an 8-bit immediate for the ADDI4SPN instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
