--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml spectra.twx spectra.ncd -o spectra.twr spectra.pcf -ucf
spectra.ucf

Design file:              spectra.ncd
Physical constraint file: spectra.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-2 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_rd_clk = PERIOD TIMEGRP "rd_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 198974 paths analyzed, 24461 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.968ns.
--------------------------------------------------------------------------------

Paths for end point u_complex_magnitude/sqrt_inst/blk000001d4 (SLICE_X39Y75.B2), 1564 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000110 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.841ns (Levels of Logic = 7)
  Clock Path Skew:      -0.092ns (0.873 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000110 to u_complex_magnitude/sqrt_inst/blk000001d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.CQ      Tcko                  0.322   u_complex_magnitude/sqrt_inst/sig000001e7
                                                       u_complex_magnitude/sqrt_inst/blk00000110
    SLICE_X38Y77.A1      net (fanout=4)        0.979   u_complex_magnitude/sqrt_inst/sig000001e6
    SLICE_X38Y77.COUT    Topcya                0.355   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000168
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X40Y75.C3      net (fanout=26)       0.648   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X40Y75.C       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000001ae
                                                       u_complex_magnitude/sqrt_inst/blk00000378
    SLICE_X43Y75.C2      net (fanout=2)        0.748   u_complex_magnitude/sqrt_inst/sig000000dc
    SLICE_X43Y75.COUT    Topcyc                0.295   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b6
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y75.B2      net (fanout=14)       0.804   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y75.CLK     Tas                   0.057   u_complex_magnitude/sqrt_inst/sig000001bd
                                                       u_complex_magnitude/sqrt_inst/blk000003c3
                                                       u_complex_magnitude/sqrt_inst/blk000001d4
    -------------------------------------------------  ---------------------------
    Total                                      4.841ns (1.662ns logic, 3.179ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000113 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.873 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000113 to u_complex_magnitude/sqrt_inst/blk000001d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y77.DQ      Tcko                  0.283   u_complex_magnitude/sqrt_inst/sig000001e3
                                                       u_complex_magnitude/sqrt_inst/blk00000113
    SLICE_X38Y76.B1      net (fanout=4)        0.834   u_complex_magnitude/sqrt_inst/sig000001e3
    SLICE_X38Y76.COUT    Topcyb                0.352   u_complex_magnitude/sqrt_inst/sig00000177
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000165
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk0000015a
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a4
    SLICE_X38Y77.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X40Y75.C3      net (fanout=26)       0.648   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X40Y75.C       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000001ae
                                                       u_complex_magnitude/sqrt_inst/blk00000378
    SLICE_X43Y75.C2      net (fanout=2)        0.748   u_complex_magnitude/sqrt_inst/sig000000dc
    SLICE_X43Y75.COUT    Topcyc                0.295   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b6
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y75.B2      net (fanout=14)       0.804   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y75.CLK     Tas                   0.057   u_complex_magnitude/sqrt_inst/sig000001bd
                                                       u_complex_magnitude/sqrt_inst/blk000003c3
                                                       u_complex_magnitude/sqrt_inst/blk000001d4
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.688ns logic, 3.034ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000110 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 7)
  Clock Path Skew:      -0.092ns (0.873 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000110 to u_complex_magnitude/sqrt_inst/blk000001d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.CQ      Tcko                  0.322   u_complex_magnitude/sqrt_inst/sig000001e7
                                                       u_complex_magnitude/sqrt_inst/blk00000110
    SLICE_X38Y77.A1      net (fanout=4)        0.979   u_complex_magnitude/sqrt_inst/sig000001e6
    SLICE_X38Y77.COUT    Topcya                0.355   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000168
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X36Y75.B1      net (fanout=26)       0.698   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X36Y75.B       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000000db
                                                       u_complex_magnitude/sqrt_inst/blk00000379
    SLICE_X43Y75.D4      net (fanout=2)        0.594   u_complex_magnitude/sqrt_inst/sig000000db
    SLICE_X43Y75.COUT    Topcyd                0.279   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b7
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y75.B2      net (fanout=14)       0.804   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y75.CLK     Tas                   0.057   u_complex_magnitude/sqrt_inst/sig000001bd
                                                       u_complex_magnitude/sqrt_inst/blk000003c3
                                                       u_complex_magnitude/sqrt_inst/blk000001d4
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.646ns logic, 3.075ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point u_complex_magnitude/sqrt_inst/blk000001d5 (SLICE_X39Y75.C2), 1564 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000110 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 7)
  Clock Path Skew:      -0.092ns (0.873 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000110 to u_complex_magnitude/sqrt_inst/blk000001d5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.CQ      Tcko                  0.322   u_complex_magnitude/sqrt_inst/sig000001e7
                                                       u_complex_magnitude/sqrt_inst/blk00000110
    SLICE_X38Y77.A1      net (fanout=4)        0.979   u_complex_magnitude/sqrt_inst/sig000001e6
    SLICE_X38Y77.COUT    Topcya                0.355   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000168
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X40Y75.C3      net (fanout=26)       0.648   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X40Y75.C       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000001ae
                                                       u_complex_magnitude/sqrt_inst/blk00000378
    SLICE_X43Y75.C2      net (fanout=2)        0.748   u_complex_magnitude/sqrt_inst/sig000000dc
    SLICE_X43Y75.COUT    Topcyc                0.295   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b6
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y75.C2      net (fanout=14)       0.795   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y75.CLK     Tas                   0.060   u_complex_magnitude/sqrt_inst/sig000001bd
                                                       u_complex_magnitude/sqrt_inst/blk000003c2
                                                       u_complex_magnitude/sqrt_inst/blk000001d5
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.665ns logic, 3.170ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000113 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 8)
  Clock Path Skew:      -0.092ns (0.873 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000113 to u_complex_magnitude/sqrt_inst/blk000001d5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y77.DQ      Tcko                  0.283   u_complex_magnitude/sqrt_inst/sig000001e3
                                                       u_complex_magnitude/sqrt_inst/blk00000113
    SLICE_X38Y76.B1      net (fanout=4)        0.834   u_complex_magnitude/sqrt_inst/sig000001e3
    SLICE_X38Y76.COUT    Topcyb                0.352   u_complex_magnitude/sqrt_inst/sig00000177
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000165
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk0000015a
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a4
    SLICE_X38Y77.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X40Y75.C3      net (fanout=26)       0.648   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X40Y75.C       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000001ae
                                                       u_complex_magnitude/sqrt_inst/blk00000378
    SLICE_X43Y75.C2      net (fanout=2)        0.748   u_complex_magnitude/sqrt_inst/sig000000dc
    SLICE_X43Y75.COUT    Topcyc                0.295   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b6
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y75.C2      net (fanout=14)       0.795   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y75.CLK     Tas                   0.060   u_complex_magnitude/sqrt_inst/sig000001bd
                                                       u_complex_magnitude/sqrt_inst/blk000003c2
                                                       u_complex_magnitude/sqrt_inst/blk000001d5
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (1.691ns logic, 3.025ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000110 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 7)
  Clock Path Skew:      -0.092ns (0.873 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000110 to u_complex_magnitude/sqrt_inst/blk000001d5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.CQ      Tcko                  0.322   u_complex_magnitude/sqrt_inst/sig000001e7
                                                       u_complex_magnitude/sqrt_inst/blk00000110
    SLICE_X38Y77.A1      net (fanout=4)        0.979   u_complex_magnitude/sqrt_inst/sig000001e6
    SLICE_X38Y77.COUT    Topcya                0.355   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000168
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X36Y75.B1      net (fanout=26)       0.698   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X36Y75.B       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000000db
                                                       u_complex_magnitude/sqrt_inst/blk00000379
    SLICE_X43Y75.D4      net (fanout=2)        0.594   u_complex_magnitude/sqrt_inst/sig000000db
    SLICE_X43Y75.COUT    Topcyd                0.279   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b7
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y75.C2      net (fanout=14)       0.795   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y75.CLK     Tas                   0.060   u_complex_magnitude/sqrt_inst/sig000001bd
                                                       u_complex_magnitude/sqrt_inst/blk000003c2
                                                       u_complex_magnitude/sqrt_inst/blk000001d5
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (1.649ns logic, 3.066ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point u_complex_magnitude/sqrt_inst/blk000001d1 (SLICE_X39Y77.C2), 1564 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000110 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 7)
  Clock Path Skew:      -0.091ns (0.874 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000110 to u_complex_magnitude/sqrt_inst/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.CQ      Tcko                  0.322   u_complex_magnitude/sqrt_inst/sig000001e7
                                                       u_complex_magnitude/sqrt_inst/blk00000110
    SLICE_X38Y77.A1      net (fanout=4)        0.979   u_complex_magnitude/sqrt_inst/sig000001e6
    SLICE_X38Y77.COUT    Topcya                0.355   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000168
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X40Y75.C3      net (fanout=26)       0.648   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X40Y75.C       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000001ae
                                                       u_complex_magnitude/sqrt_inst/blk00000378
    SLICE_X43Y75.C2      net (fanout=2)        0.748   u_complex_magnitude/sqrt_inst/sig000000dc
    SLICE_X43Y75.COUT    Topcyc                0.295   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b6
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y77.C2      net (fanout=14)       0.693   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y77.CLK     Tas                   0.060   u_complex_magnitude/sqrt_inst/sig000001c3
                                                       u_complex_magnitude/sqrt_inst/blk000003ba
                                                       u_complex_magnitude/sqrt_inst/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.665ns logic, 3.068ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000113 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 8)
  Clock Path Skew:      -0.091ns (0.874 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000113 to u_complex_magnitude/sqrt_inst/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y77.DQ      Tcko                  0.283   u_complex_magnitude/sqrt_inst/sig000001e3
                                                       u_complex_magnitude/sqrt_inst/blk00000113
    SLICE_X38Y76.B1      net (fanout=4)        0.834   u_complex_magnitude/sqrt_inst/sig000001e3
    SLICE_X38Y76.COUT    Topcyb                0.352   u_complex_magnitude/sqrt_inst/sig00000177
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000165
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk0000015a
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a4
    SLICE_X38Y77.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X40Y75.C3      net (fanout=26)       0.648   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X40Y75.C       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000001ae
                                                       u_complex_magnitude/sqrt_inst/blk00000378
    SLICE_X43Y75.C2      net (fanout=2)        0.748   u_complex_magnitude/sqrt_inst/sig000000dc
    SLICE_X43Y75.COUT    Topcyc                0.295   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b6
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y77.C2      net (fanout=14)       0.693   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y77.CLK     Tas                   0.060   u_complex_magnitude/sqrt_inst/sig000001c3
                                                       u_complex_magnitude/sqrt_inst/blk000003ba
                                                       u_complex_magnitude/sqrt_inst/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (1.691ns logic, 2.923ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_complex_magnitude/sqrt_inst/blk00000110 (FF)
  Destination:          u_complex_magnitude/sqrt_inst/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 7)
  Clock Path Skew:      -0.091ns (0.874 - 0.965)
  Source Clock:         rd_clk_BUFGP rising at 0.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_complex_magnitude/sqrt_inst/blk00000110 to u_complex_magnitude/sqrt_inst/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.CQ      Tcko                  0.322   u_complex_magnitude/sqrt_inst/sig000001e7
                                                       u_complex_magnitude/sqrt_inst/blk00000110
    SLICE_X38Y77.A1      net (fanout=4)        0.979   u_complex_magnitude/sqrt_inst/sig000001e6
    SLICE_X38Y77.COUT    Topcya                0.355   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000168
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000156
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk00000140/sig000003a0
    SLICE_X38Y78.CMUX    Tcinc                 0.224   u_complex_magnitude/sqrt_inst/sig000001ac
                                                       u_complex_magnitude/sqrt_inst/blk00000140/blk00000145
    SLICE_X36Y75.B1      net (fanout=26)       0.698   u_complex_magnitude/sqrt_inst/sig000000c6
    SLICE_X36Y75.B       Tilo                  0.061   u_complex_magnitude/sqrt_inst/sig000000db
                                                       u_complex_magnitude/sqrt_inst/blk00000379
    SLICE_X43Y75.D4      net (fanout=2)        0.594   u_complex_magnitude/sqrt_inst/sig000000db
    SLICE_X43Y75.COUT    Topcyd                0.279   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001b7
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001aa
    SLICE_X43Y76.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig0000041d
    SLICE_X43Y76.COUT    Tbyp                  0.068   u_complex_magnitude/sqrt_inst/sig000001b3
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk000001a6
    SLICE_X43Y77.CIN     net (fanout=1)        0.000   u_complex_magnitude/sqrt_inst/blk0000018e/sig00000419
    SLICE_X43Y77.DMUX    Tcind                 0.280   u_complex_magnitude/sqrt_inst/sig000001ab
                                                       u_complex_magnitude/sqrt_inst/blk0000018e/blk00000193
    SLICE_X39Y77.C2      net (fanout=14)       0.693   u_complex_magnitude/sqrt_inst/sig00000096
    SLICE_X39Y77.CLK     Tas                   0.060   u_complex_magnitude/sqrt_inst/sig000001c3
                                                       u_complex_magnitude/sqrt_inst/blk000003ba
                                                       u_complex_magnitude/sqrt_inst/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (1.649ns logic, 2.964ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rd_clk = PERIOD TIMEGRP "rd_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_fft/blk00000001/blk00003aa2/DSP48E1 (DSP48_X0Y30.A23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_fft/blk00000001/blk0000210a (FF)
  Destination:          u_fft/blk00000001/blk00003aa2/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.819 - 0.658)
  Source Clock:         rd_clk_BUFGP rising at 10.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_fft/blk00000001/blk0000210a to u_fft/blk00000001/blk00003aa2/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y80.AQ      Tcko                  0.115   u_fft/blk00000001/sig00001aa0
                                                       u_fft/blk00000001/blk0000210a
    DSP48_X0Y30.A23      net (fanout=2)        0.192   u_fft/blk00000001/sig00001a9f
    DSP48_X0Y30.CLK      Tdspckd_A_AREG(-Th)     0.144   u_fft/blk00000001/blk00003aa2/DSP48E1
                                                       u_fft/blk00000001/blk00003aa2/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (-0.029ns logic, 0.192ns route)
                                                       (-17.8% logic, 117.8% route)

--------------------------------------------------------------------------------

Paths for end point u_fft/blk00000001/blk00003aa3/DSP48E1 (DSP48_X0Y31.A20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_fft/blk00000001/blk0000207e (FF)
  Destination:          u_fft/blk00000001/blk00003aa3/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.819 - 0.659)
  Source Clock:         rd_clk_BUFGP rising at 10.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_fft/blk00000001/blk0000207e to u_fft/blk00000001/blk00003aa3/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.CQ       Tcko                  0.098   u_fft/blk00000001/sig00001a85
                                                       u_fft/blk00000001/blk0000207e
    DSP48_X0Y31.A20      net (fanout=2)        0.210   u_fft/blk00000001/sig00001a83
    DSP48_X0Y31.CLK      Tdspckd_A_AREG(-Th)     0.144   u_fft/blk00000001/blk00003aa3/DSP48E1
                                                       u_fft/blk00000001/blk00003aa3/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (-0.046ns logic, 0.210ns route)
                                                       (-28.0% logic, 128.0% route)

--------------------------------------------------------------------------------

Paths for end point u_fft/blk00000001/blk00003aa3/DSP48E1 (DSP48_X0Y31.A19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_fft/blk00000001/blk0000207d (FF)
  Destination:          u_fft/blk00000001/blk00003aa3/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.819 - 0.659)
  Source Clock:         rd_clk_BUFGP rising at 10.000ns
  Destination Clock:    rd_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_fft/blk00000001/blk0000207d to u_fft/blk00000001/blk00003aa3/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.BMUX     Tshcko                0.129   u_fft/blk00000001/sig00001a85
                                                       u_fft/blk00000001/blk0000207d
    DSP48_X0Y31.A19      net (fanout=2)        0.190   u_fft/blk00000001/sig00001a82
    DSP48_X0Y31.CLK      Tdspckd_A_AREG(-Th)     0.144   u_fft/blk00000001/blk00003aa3/DSP48E1
                                                       u_fft/blk00000001/blk00003aa3/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (-0.015ns logic, 0.190ns route)
                                                       (-8.6% logic, 108.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rd_clk = PERIOD TIMEGRP "rd_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.895ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.105ns (475.059MHz) (Trper_CLKA)
  Physical resource: u_fft/blk00000001/blk000006d4/blk000006fb/CLKARDCLK
  Logical resource: u_fft/blk00000001/blk000006d4/blk000006fb/CLKARDCLK
  Location pin: RAMB18_X0Y65.CLKARDCLK
  Clock network: rd_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.895ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.105ns (475.059MHz) (Trper_CLKA)
  Physical resource: u_fft/blk00000001/blk000006d4/blk000006fb/CLKBWRCLK
  Logical resource: u_fft/blk00000001/blk000006d4/blk000006fb/CLKBWRCLK
  Location pin: RAMB18_X0Y65.CLKBWRCLK
  Clock network: rd_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.895ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.105ns (475.059MHz) (Trper_CLKA)
  Physical resource: u_fft/blk00000001/blk000006d4/blk000006fc/CLKARDCLK
  Logical resource: u_fft/blk00000001/blk000006d4/blk000006fc/CLKARDCLK
  Location pin: RAMB18_X0Y64.RDCLK
  Clock network: rd_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_wr_clk = PERIOD TIMEGRP "wr_clk" 10000 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 580 paths analyzed, 443 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   2.440ns.
--------------------------------------------------------------------------------

Paths for end point u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y25.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9997.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10000.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.446 - 1.426)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 10000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y117.AQ         Tcko                  0.322   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y117.A3         net (fanout=2)        0.409   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y117.A          Tilo                  0.061   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X0Y25.WEAU0      net (fanout=49)       1.164   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X0Y25.CLKARDCLKU Trcck_WEA             0.469   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.425ns (0.852ns logic, 1.573ns route)
                                                          (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y25.WEAU1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9997.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10000.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.446 - 1.426)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 10000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y117.AQ         Tcko                  0.322   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y117.A3         net (fanout=2)        0.409   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y117.A          Tilo                  0.061   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X0Y25.WEAU1      net (fanout=49)       1.164   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X0Y25.CLKARDCLKU Trcck_WEA             0.469   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.425ns (0.852ns logic, 1.573ns route)
                                                          (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y25.WEAU2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9997.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10000.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.446 - 1.426)
  Source Clock:         wr_clk_BUFGP rising at 0.000ns
  Destination Clock:    wr_clk_BUFGP rising at 10000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y117.AQ         Tcko                  0.322   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y117.A3         net (fanout=2)        0.409   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X9Y117.A          Tilo                  0.061   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X0Y25.WEAU2      net (fanout=49)       1.164   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X0Y25.CLKARDCLKU Trcck_WEA             0.469   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.425ns (0.852ns logic, 1.573ns route)
                                                          (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_wr_clk = PERIOD TIMEGRP "wr_clk" 10000 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.ADDRARDADDRU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.600 - 0.461)
  Source Clock:         wr_clk_BUFGP rising at 10000.000ns
  Destination Clock:    wr_clk_BUFGP rising at 10000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X9Y119.AQ            Tcko                  0.098   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                             u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    RAMB36_X0Y23.ADDRARDADDRU7 net (fanout=9)        0.183   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
    RAMB36_X0Y23.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.184ns (0.001ns logic, 0.183ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.ADDRARDADDRL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.600 - 0.461)
  Source Clock:         wr_clk_BUFGP rising at 10000.000ns
  Destination Clock:    wr_clk_BUFGP rising at 10000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X9Y119.AQ            Tcko                  0.098   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                             u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    RAMB36_X0Y23.ADDRARDADDRL7 net (fanout=9)        0.190   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
    RAMB36_X0Y23.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.191ns (0.001ns logic, 0.190ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (SLICE_X11Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Destination:          u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wr_clk_BUFGP rising at 10000.000ns
  Destination Clock:    wr_clk_BUFGP rising at 10000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 to u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y119.AQ     Tcko                  0.098   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>
                                                       u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    SLICE_X11Y119.AX     net (fanout=3)        0.057   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>
    SLICE_X11Y119.CLK    Tckdi       (-Th)     0.102   u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<7>
                                                       u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.053ns (-0.004ns logic, 0.057ns route)
                                                       (-7.5% logic, 107.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_wr_clk = PERIOD TIMEGRP "wr_clk" 10000 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -9000.000ns (max period limit - period)
  Period: 10000.000ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: wr_clk_BUFGP/BUFG/I0
  Logical resource: wr_clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: wr_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9998.148ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y23.CLKARDCLKL
  Clock network: wr_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9998.148ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: u_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y22.CLKARDCLKL
  Clock network: wr_clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock rd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk         |    4.968|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wr_clk         |    2.440|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 9000000  (Setup/Max: 0, Hold: 0, Component Switching Limit: 9000000)

Constraints cover 199554 paths, 0 nets, and 19417 connections

Design statistics:
   Minimum period:   4.968ns{1}   (Maximum frequency: 201.288MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 26 12:22:45 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 921 MB



