wait1           normal
assert1         gold,fail
assign1         normal
wait2           gold,normal
arith1          normal
signal1         normal
attr1           normal
signal2         normal
signal3         normal
assign2         normal
assign3         normal
signal4         normal
wait3           normal
wait4           normal
wait5           normal
elab1           normal
image           gold,normal
cond1           gold,normal
counter         normal,stop=50ns,gold
last_value      normal
cond2           gold,normal
vecorder        normal
elab2           normal
func1           normal
signal5         normal
while1          gold,normal
signal6         gold,normal
slice1          normal
logical1        normal
lfsr            normal,stop=510ns
link1           normal
for1            gold,normal
operator1       normal
fact            gold,normal
func2           normal
