<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smartlock: RTC Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smartlock
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">RTC Register Masks<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_t_c___peripheral___access___layer.html">RTC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TSR - RTC Time Seconds Register</h2></td></tr>
<tr class="memitem:ga9a0f8842e8262ca176fcf028982153af"><td class="memItemLeft" align="right" valign="top"><a id="ga9a0f8842e8262ca176fcf028982153af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSR_TSR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga9a0f8842e8262ca176fcf028982153af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0476d1e39a866b5b5ba4728b55e258a"><td class="memItemLeft" align="right" valign="top"><a id="gad0476d1e39a866b5b5ba4728b55e258a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSR_TSR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad0476d1e39a866b5b5ba4728b55e258a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0265b25e77883b6b0cb056ab697b5bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6">RTC_TSR_TSR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TSR_TSR_SHIFT)) &amp; RTC_TSR_TSR_MASK)</td></tr>
<tr class="separator:ga0265b25e77883b6b0cb056ab697b5bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TPR - RTC Time Prescaler Register</h2></td></tr>
<tr class="memitem:ga2682f687fa561be2f002fc574d48cc79"><td class="memItemLeft" align="right" valign="top"><a id="ga2682f687fa561be2f002fc574d48cc79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TPR_TPR_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga2682f687fa561be2f002fc574d48cc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624a290f73478b3ca2687ac49cc78fb2"><td class="memItemLeft" align="right" valign="top"><a id="ga624a290f73478b3ca2687ac49cc78fb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TPR_TPR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga624a290f73478b3ca2687ac49cc78fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c160abce9b85ad4d9386f0dd8c31ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea">RTC_TPR_TPR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TPR_TPR_SHIFT)) &amp; RTC_TPR_TPR_MASK)</td></tr>
<tr class="separator:gac2c160abce9b85ad4d9386f0dd8c31ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TAR - RTC Time Alarm Register</h2></td></tr>
<tr class="memitem:ga649a76416ad00079054bd866565dada2"><td class="memItemLeft" align="right" valign="top"><a id="ga649a76416ad00079054bd866565dada2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAR_TAR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga649a76416ad00079054bd866565dada2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec8791d91dc36f0f59a7705988f7278"><td class="memItemLeft" align="right" valign="top"><a id="ga9ec8791d91dc36f0f59a7705988f7278"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAR_TAR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9ec8791d91dc36f0f59a7705988f7278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ce5bc2603bebe1356ce961142f6700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700">RTC_TAR_TAR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TAR_TAR_SHIFT)) &amp; RTC_TAR_TAR_MASK)</td></tr>
<tr class="separator:ga02ce5bc2603bebe1356ce961142f6700"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TCR - RTC Time Compensation Register</h2></td></tr>
<tr class="memitem:ga48a96d1de8db1993bfac3ca9d6bdb227"><td class="memItemLeft" align="right" valign="top"><a id="ga48a96d1de8db1993bfac3ca9d6bdb227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TCR_TCR_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga48a96d1de8db1993bfac3ca9d6bdb227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8bc8c79b8010b8ebb94562428713fe"><td class="memItemLeft" align="right" valign="top"><a id="ga0d8bc8c79b8010b8ebb94562428713fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TCR_TCR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0d8bc8c79b8010b8ebb94562428713fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca21d09697f88aef5b056c81daaa8445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445">RTC_TCR_TCR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCR_SHIFT)) &amp; RTC_TCR_TCR_MASK)</td></tr>
<tr class="separator:gaca21d09697f88aef5b056c81daaa8445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f198d1dbc7427e1dfabdc4e9f53f8e2"><td class="memItemLeft" align="right" valign="top"><a id="ga8f198d1dbc7427e1dfabdc4e9f53f8e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TCR_CIR_MASK</b>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:ga8f198d1dbc7427e1dfabdc4e9f53f8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8c9ecf8ed798b8c0173ce122874c5e"><td class="memItemLeft" align="right" valign="top"><a id="ga4b8c9ecf8ed798b8c0173ce122874c5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TCR_CIR_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4b8c9ecf8ed798b8c0173ce122874c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2425cc5a6f775938d0c0aa5448b96b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05">RTC_TCR_CIR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIR_SHIFT)) &amp; RTC_TCR_CIR_MASK)</td></tr>
<tr class="separator:ga2425cc5a6f775938d0c0aa5448b96b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920f92da02ac0a6ae0931645600e2405"><td class="memItemLeft" align="right" valign="top"><a id="ga920f92da02ac0a6ae0931645600e2405"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TCR_TCV_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga920f92da02ac0a6ae0931645600e2405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcbafe57cdb430da5ee6902e0bcb224"><td class="memItemLeft" align="right" valign="top"><a id="ga6bcbafe57cdb430da5ee6902e0bcb224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TCR_TCV_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6bcbafe57cdb430da5ee6902e0bcb224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8994c74539b06641e723be00af76459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459">RTC_TCR_TCV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCV_SHIFT)) &amp; RTC_TCR_TCV_MASK)</td></tr>
<tr class="separator:gaa8994c74539b06641e723be00af76459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788e49f72c48b3c98794b49e27337c64"><td class="memItemLeft" align="right" valign="top"><a id="ga788e49f72c48b3c98794b49e27337c64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TCR_CIC_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga788e49f72c48b3c98794b49e27337c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c801695fa1e344e7b2c8e6568cb7c8"><td class="memItemLeft" align="right" valign="top"><a id="ga84c801695fa1e344e7b2c8e6568cb7c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TCR_CIC_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga84c801695fa1e344e7b2c8e6568cb7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650d1b34ad6d46090befda0296b4fe3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f">RTC_TCR_CIC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIC_SHIFT)) &amp; RTC_TCR_CIC_MASK)</td></tr>
<tr class="separator:ga650d1b34ad6d46090befda0296b4fe3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CR - RTC Control Register</h2></td></tr>
<tr class="memitem:ga114a670a6ac2782bd777ea33e4395059"><td class="memItemLeft" align="right" valign="top"><a id="ga114a670a6ac2782bd777ea33e4395059"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SWR_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga114a670a6ac2782bd777ea33e4395059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a88898cc6e1686b54a99e3a6fe759d"><td class="memItemLeft" align="right" valign="top"><a id="gac0a88898cc6e1686b54a99e3a6fe759d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SWR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac0a88898cc6e1686b54a99e3a6fe759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b1e929441d00749e93c9d4b60e3740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga75b1e929441d00749e93c9d4b60e3740">RTC_CR_SWR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SWR_SHIFT)) &amp; RTC_CR_SWR_MASK)</td></tr>
<tr class="separator:ga75b1e929441d00749e93c9d4b60e3740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2b0c86902f83d7674c10e3a7923f80"><td class="memItemLeft" align="right" valign="top"><a id="gade2b0c86902f83d7674c10e3a7923f80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WPE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gade2b0c86902f83d7674c10e3a7923f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319f4682f30aed777eecac4c09a96223"><td class="memItemLeft" align="right" valign="top"><a id="ga319f4682f30aed777eecac4c09a96223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WPE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga319f4682f30aed777eecac4c09a96223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b3b342ecd1384206e26ccf17dc8e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gaf4b3b342ecd1384206e26ccf17dc8e3c">RTC_CR_WPE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPE_SHIFT)) &amp; RTC_CR_WPE_MASK)</td></tr>
<tr class="separator:gaf4b3b342ecd1384206e26ccf17dc8e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762afd0d0e0bbc08b631a10c45222797"><td class="memItemLeft" align="right" valign="top"><a id="ga762afd0d0e0bbc08b631a10c45222797"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SUP_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga762afd0d0e0bbc08b631a10c45222797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf42f5f0dc8f3939de4131b7b63d0dc2"><td class="memItemLeft" align="right" valign="top"><a id="gacf42f5f0dc8f3939de4131b7b63d0dc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SUP_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacf42f5f0dc8f3939de4131b7b63d0dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d71ad1346f9dce80d00209745c3d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga77d71ad1346f9dce80d00209745c3d6a">RTC_CR_SUP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SUP_SHIFT)) &amp; RTC_CR_SUP_MASK)</td></tr>
<tr class="separator:ga77d71ad1346f9dce80d00209745c3d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae071fafa245264dd485258198b7fcf8a"><td class="memItemLeft" align="right" valign="top"><a id="gae071fafa245264dd485258198b7fcf8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_UM_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gae071fafa245264dd485258198b7fcf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fb55b262a9f0aac1777b4115a1bfa7"><td class="memItemLeft" align="right" valign="top"><a id="ga71fb55b262a9f0aac1777b4115a1bfa7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_UM_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga71fb55b262a9f0aac1777b4115a1bfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d567fd2b557c6cd3568c1713b19709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gab5d567fd2b557c6cd3568c1713b19709">RTC_CR_UM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_UM_SHIFT)) &amp; RTC_CR_UM_MASK)</td></tr>
<tr class="separator:gab5d567fd2b557c6cd3568c1713b19709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48371b4fd174e8652b2a970c68369f6"><td class="memItemLeft" align="right" valign="top"><a id="gaf48371b4fd174e8652b2a970c68369f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WPS_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaf48371b4fd174e8652b2a970c68369f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c5d95b9794b935b221c298307efe2c"><td class="memItemLeft" align="right" valign="top"><a id="ga38c5d95b9794b935b221c298307efe2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WPS_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga38c5d95b9794b935b221c298307efe2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524b9e5ac1abfe638c018b002ccbea70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga524b9e5ac1abfe638c018b002ccbea70">RTC_CR_WPS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPS_SHIFT)) &amp; RTC_CR_WPS_MASK)</td></tr>
<tr class="separator:ga524b9e5ac1abfe638c018b002ccbea70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1517078d0ce615b7feb94ef57b28e4c8"><td class="memItemLeft" align="right" valign="top"><a id="ga1517078d0ce615b7feb94ef57b28e4c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSCE_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga1517078d0ce615b7feb94ef57b28e4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d52da825519dde1888921fb1b5e096d"><td class="memItemLeft" align="right" valign="top"><a id="ga9d52da825519dde1888921fb1b5e096d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSCE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9d52da825519dde1888921fb1b5e096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e4be8e9ff1ae8615f97944825bd035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gac9e4be8e9ff1ae8615f97944825bd035">RTC_CR_OSCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_OSCE_SHIFT)) &amp; RTC_CR_OSCE_MASK)</td></tr>
<tr class="separator:gac9e4be8e9ff1ae8615f97944825bd035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9ab830040b30f5ebc3e21f357e3d58"><td class="memItemLeft" align="right" valign="top"><a id="ga4c9ab830040b30f5ebc3e21f357e3d58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_CLKO_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga4c9ab830040b30f5ebc3e21f357e3d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c53e02399574c63f5015cef513dddff"><td class="memItemLeft" align="right" valign="top"><a id="ga0c53e02399574c63f5015cef513dddff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_CLKO_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga0c53e02399574c63f5015cef513dddff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227514fe8e96217ffd352795835630d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga227514fe8e96217ffd352795835630d0">RTC_CR_CLKO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_CLKO_SHIFT)) &amp; RTC_CR_CLKO_MASK)</td></tr>
<tr class="separator:ga227514fe8e96217ffd352795835630d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885a0abaf0aeae2525406950542df145"><td class="memItemLeft" align="right" valign="top"><a id="ga885a0abaf0aeae2525406950542df145"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SC16P_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga885a0abaf0aeae2525406950542df145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefab96f792c2faf1c4580790af7a1c5"><td class="memItemLeft" align="right" valign="top"><a id="gafefab96f792c2faf1c4580790af7a1c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SC16P_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafefab96f792c2faf1c4580790af7a1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf20af79baf9729aa673ec4155bd92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gabdf20af79baf9729aa673ec4155bd92d">RTC_CR_SC16P</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC16P_SHIFT)) &amp; RTC_CR_SC16P_MASK)</td></tr>
<tr class="separator:gabdf20af79baf9729aa673ec4155bd92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a4d2f3837af6cea3924682d6d795c9"><td class="memItemLeft" align="right" valign="top"><a id="gac8a4d2f3837af6cea3924682d6d795c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SC8P_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gac8a4d2f3837af6cea3924682d6d795c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb07384fbca5f19f9e7b30daa071b92"><td class="memItemLeft" align="right" valign="top"><a id="ga4bb07384fbca5f19f9e7b30daa071b92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SC8P_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4bb07384fbca5f19f9e7b30daa071b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae339c78e8f2d1fc58e9a0adad68a537a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gae339c78e8f2d1fc58e9a0adad68a537a">RTC_CR_SC8P</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC8P_SHIFT)) &amp; RTC_CR_SC8P_MASK)</td></tr>
<tr class="separator:gae339c78e8f2d1fc58e9a0adad68a537a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39585370663a36a6eba4dd1fe61534f"><td class="memItemLeft" align="right" valign="top"><a id="gaf39585370663a36a6eba4dd1fe61534f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SC4P_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gaf39585370663a36a6eba4dd1fe61534f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348565e2fabae104ce15d3b0e23b4fc1"><td class="memItemLeft" align="right" valign="top"><a id="ga348565e2fabae104ce15d3b0e23b4fc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SC4P_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga348565e2fabae104ce15d3b0e23b4fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb156be75959e7c745befbc41aedbba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gadb156be75959e7c745befbc41aedbba7">RTC_CR_SC4P</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC4P_SHIFT)) &amp; RTC_CR_SC4P_MASK)</td></tr>
<tr class="separator:gadb156be75959e7c745befbc41aedbba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb15eb098b99b007a0fef42c3fef848"><td class="memItemLeft" align="right" valign="top"><a id="ga7eb15eb098b99b007a0fef42c3fef848"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SC2P_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga7eb15eb098b99b007a0fef42c3fef848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1a88b76256f8efc3633459f3c21d83"><td class="memItemLeft" align="right" valign="top"><a id="gacd1a88b76256f8efc3633459f3c21d83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SC2P_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gacd1a88b76256f8efc3633459f3c21d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga520f43e41947a4a6b81d08912c3d4a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga520f43e41947a4a6b81d08912c3d4a0a">RTC_CR_SC2P</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC2P_SHIFT)) &amp; RTC_CR_SC2P_MASK)</td></tr>
<tr class="separator:ga520f43e41947a4a6b81d08912c3d4a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SR - RTC Status Register</h2></td></tr>
<tr class="memitem:ga1efc73171f80fa079f4d3aec43f2faab"><td class="memItemLeft" align="right" valign="top"><a id="ga1efc73171f80fa079f4d3aec43f2faab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SR_TIF_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga1efc73171f80fa079f4d3aec43f2faab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261718ed362a6c56ad4c0e1c5e624552"><td class="memItemLeft" align="right" valign="top"><a id="ga261718ed362a6c56ad4c0e1c5e624552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SR_TIF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga261718ed362a6c56ad4c0e1c5e624552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab119307a38d942f76aa92ff953520ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gab119307a38d942f76aa92ff953520ff7">RTC_SR_TIF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TIF_SHIFT)) &amp; RTC_SR_TIF_MASK)</td></tr>
<tr class="separator:gab119307a38d942f76aa92ff953520ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadca56816c485ca12134cd54a40c010"><td class="memItemLeft" align="right" valign="top"><a id="gabadca56816c485ca12134cd54a40c010"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SR_TOF_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gabadca56816c485ca12134cd54a40c010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209c228a9376a460fa905e67716ebe65"><td class="memItemLeft" align="right" valign="top"><a id="ga209c228a9376a460fa905e67716ebe65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SR_TOF_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga209c228a9376a460fa905e67716ebe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad807b2dce6068d9e34b9403f3a213681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gad807b2dce6068d9e34b9403f3a213681">RTC_SR_TOF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TOF_SHIFT)) &amp; RTC_SR_TOF_MASK)</td></tr>
<tr class="separator:gad807b2dce6068d9e34b9403f3a213681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8deec41a2823788375ed7b8b63870868"><td class="memItemLeft" align="right" valign="top"><a id="ga8deec41a2823788375ed7b8b63870868"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SR_TAF_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga8deec41a2823788375ed7b8b63870868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae3f647015906bacdb13124a50d3cfb"><td class="memItemLeft" align="right" valign="top"><a id="gaaae3f647015906bacdb13124a50d3cfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SR_TAF_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaaae3f647015906bacdb13124a50d3cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0bf9515e6e6dd37ca03b337f068bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gaba0bf9515e6e6dd37ca03b337f068bb1">RTC_SR_TAF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TAF_SHIFT)) &amp; RTC_SR_TAF_MASK)</td></tr>
<tr class="separator:gaba0bf9515e6e6dd37ca03b337f068bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb29faa7aa3cee888e06e6b08236907"><td class="memItemLeft" align="right" valign="top"><a id="gabcb29faa7aa3cee888e06e6b08236907"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SR_TCE_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gabcb29faa7aa3cee888e06e6b08236907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120f7d25fec9feca0a62b6e79683e3ac"><td class="memItemLeft" align="right" valign="top"><a id="ga120f7d25fec9feca0a62b6e79683e3ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SR_TCE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga120f7d25fec9feca0a62b6e79683e3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffcb773dfeb9cb475867d46b29c3bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gaeffcb773dfeb9cb475867d46b29c3bff">RTC_SR_TCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TCE_SHIFT)) &amp; RTC_SR_TCE_MASK)</td></tr>
<tr class="separator:gaeffcb773dfeb9cb475867d46b29c3bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
LR - RTC Lock Register</h2></td></tr>
<tr class="memitem:ga89f5d0ce94e7eb13bd961774fd440c0b"><td class="memItemLeft" align="right" valign="top"><a id="ga89f5d0ce94e7eb13bd961774fd440c0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_LR_TCL_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga89f5d0ce94e7eb13bd961774fd440c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1532cd2a9c7b767e2363ddde7777c4"><td class="memItemLeft" align="right" valign="top"><a id="ga3f1532cd2a9c7b767e2363ddde7777c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_LR_TCL_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3f1532cd2a9c7b767e2363ddde7777c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e9dbab511a4f727dd4674932501fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga62e9dbab511a4f727dd4674932501fee">RTC_LR_TCL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_TCL_SHIFT)) &amp; RTC_LR_TCL_MASK)</td></tr>
<tr class="separator:ga62e9dbab511a4f727dd4674932501fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d7286374cccca93261d4ced777c2e7"><td class="memItemLeft" align="right" valign="top"><a id="ga79d7286374cccca93261d4ced777c2e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_LR_CRL_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga79d7286374cccca93261d4ced777c2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170e66be6136b04cac5df94c81675cc5"><td class="memItemLeft" align="right" valign="top"><a id="ga170e66be6136b04cac5df94c81675cc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_LR_CRL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga170e66be6136b04cac5df94c81675cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a502847fc337b81764e45ee3bfd06d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga1a502847fc337b81764e45ee3bfd06d4">RTC_LR_CRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_CRL_SHIFT)) &amp; RTC_LR_CRL_MASK)</td></tr>
<tr class="separator:ga1a502847fc337b81764e45ee3bfd06d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0681f481e213872418c16d5e012e5603"><td class="memItemLeft" align="right" valign="top"><a id="ga0681f481e213872418c16d5e012e5603"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_LR_SRL_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga0681f481e213872418c16d5e012e5603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33823f8e5a5e100db14493426af60d67"><td class="memItemLeft" align="right" valign="top"><a id="ga33823f8e5a5e100db14493426af60d67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_LR_SRL_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga33823f8e5a5e100db14493426af60d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b30e792eed5423fdf1c23a28964d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga22b30e792eed5423fdf1c23a28964d1a">RTC_LR_SRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_SRL_SHIFT)) &amp; RTC_LR_SRL_MASK)</td></tr>
<tr class="separator:ga22b30e792eed5423fdf1c23a28964d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57761c6f1eb820b0d6764ae63e7dfcf"><td class="memItemLeft" align="right" valign="top"><a id="gaf57761c6f1eb820b0d6764ae63e7dfcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_LR_LRL_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaf57761c6f1eb820b0d6764ae63e7dfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723a045710e5df92a5bf5363e8cea08f"><td class="memItemLeft" align="right" valign="top"><a id="ga723a045710e5df92a5bf5363e8cea08f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_LR_LRL_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga723a045710e5df92a5bf5363e8cea08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084591e0d6eba0d2f8082e3edc7ed45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga084591e0d6eba0d2f8082e3edc7ed45e">RTC_LR_LRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_LRL_SHIFT)) &amp; RTC_LR_LRL_MASK)</td></tr>
<tr class="separator:ga084591e0d6eba0d2f8082e3edc7ed45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IER - RTC Interrupt Enable Register</h2></td></tr>
<tr class="memitem:ga4401cd4dce34a638f75403a2a3701e6d"><td class="memItemLeft" align="right" valign="top"><a id="ga4401cd4dce34a638f75403a2a3701e6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_TIIE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga4401cd4dce34a638f75403a2a3701e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2938c56e7566549f7434b8f02ad6d478"><td class="memItemLeft" align="right" valign="top"><a id="ga2938c56e7566549f7434b8f02ad6d478"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_TIIE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2938c56e7566549f7434b8f02ad6d478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbef54705a0c0320ffac94154df5628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#gabfbef54705a0c0320ffac94154df5628">RTC_IER_TIIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TIIE_SHIFT)) &amp; RTC_IER_TIIE_MASK)</td></tr>
<tr class="separator:gabfbef54705a0c0320ffac94154df5628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfc25308bec00f67925ae796f805d3d"><td class="memItemLeft" align="right" valign="top"><a id="ga1dfc25308bec00f67925ae796f805d3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_TOIE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga1dfc25308bec00f67925ae796f805d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9355764ec83dde6e2890f391a469856"><td class="memItemLeft" align="right" valign="top"><a id="gaf9355764ec83dde6e2890f391a469856"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_TOIE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf9355764ec83dde6e2890f391a469856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32cf27d2d16f386987e4299177578929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga32cf27d2d16f386987e4299177578929">RTC_IER_TOIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TOIE_SHIFT)) &amp; RTC_IER_TOIE_MASK)</td></tr>
<tr class="separator:ga32cf27d2d16f386987e4299177578929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bcc4df9a637ec5ab4b611391986c06"><td class="memItemLeft" align="right" valign="top"><a id="gad1bcc4df9a637ec5ab4b611391986c06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_TAIE_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gad1bcc4df9a637ec5ab4b611391986c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15cd7098592da4c3a2c2563879ae5d8"><td class="memItemLeft" align="right" valign="top"><a id="gae15cd7098592da4c3a2c2563879ae5d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_TAIE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae15cd7098592da4c3a2c2563879ae5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c84f648183b728883a6f14d6e1e36c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga0c84f648183b728883a6f14d6e1e36c6">RTC_IER_TAIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TAIE_SHIFT)) &amp; RTC_IER_TAIE_MASK)</td></tr>
<tr class="separator:ga0c84f648183b728883a6f14d6e1e36c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c8ae5db82845d5bb13907cd0e70cd7"><td class="memItemLeft" align="right" valign="top"><a id="ga63c8ae5db82845d5bb13907cd0e70cd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_TSIE_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga63c8ae5db82845d5bb13907cd0e70cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456ec6fb31112c122b38dcc586d9e75d"><td class="memItemLeft" align="right" valign="top"><a id="ga456ec6fb31112c122b38dcc586d9e75d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_TSIE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga456ec6fb31112c122b38dcc586d9e75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc67a85a822b7ad9ddb5aca49634471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga1bc67a85a822b7ad9ddb5aca49634471">RTC_IER_TSIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TSIE_SHIFT)) &amp; RTC_IER_TSIE_MASK)</td></tr>
<tr class="separator:ga1bc67a85a822b7ad9ddb5aca49634471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08d5bcb3d71bb932a7c1d41086b3545"><td class="memItemLeft" align="right" valign="top"><a id="gae08d5bcb3d71bb932a7c1d41086b3545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_WPON_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gae08d5bcb3d71bb932a7c1d41086b3545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18422218526a3bb50a3158c3aee2100"><td class="memItemLeft" align="right" valign="top"><a id="gaa18422218526a3bb50a3158c3aee2100"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_IER_WPON_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa18422218526a3bb50a3158c3aee2100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cfc0e9a7e1a84c019ed8cde67c963d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___register___masks.html#ga9cfc0e9a7e1a84c019ed8cde67c963d2">RTC_IER_WPON</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_WPON_SHIFT)) &amp; RTC_IER_WPON_MASK)</td></tr>
<tr class="separator:ga9cfc0e9a7e1a84c019ed8cde67c963d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga227514fe8e96217ffd352795835630d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga227514fe8e96217ffd352795835630d0">&#9670;&nbsp;</a></span>RTC_CR_CLKO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_CLKO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_CLKO_SHIFT)) &amp; RTC_CR_CLKO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKO - Clock Output 0b0..The 32 kHz clock is output to other peripherals. 0b1..The 32 kHz clock is not output to other peripherals. </p>

</div>
</div>
<a id="gac9e4be8e9ff1ae8615f97944825bd035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9e4be8e9ff1ae8615f97944825bd035">&#9670;&nbsp;</a></span>RTC_CR_OSCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_OSCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_OSCE_SHIFT)) &amp; RTC_CR_OSCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSCE - Oscillator Enable 0b0..32.768 kHz oscillator is disabled. 0b1..32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize. </p>

</div>
</div>
<a id="gabdf20af79baf9729aa673ec4155bd92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf20af79baf9729aa673ec4155bd92d">&#9670;&nbsp;</a></span>RTC_CR_SC16P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_SC16P</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC16P_SHIFT)) &amp; RTC_CR_SC16P_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SC16P - Oscillator 16pF Load Configure 0b0..Disable the load. 0b1..Enable the additional load. </p>

</div>
</div>
<a id="ga520f43e41947a4a6b81d08912c3d4a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga520f43e41947a4a6b81d08912c3d4a0a">&#9670;&nbsp;</a></span>RTC_CR_SC2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_SC2P</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC2P_SHIFT)) &amp; RTC_CR_SC2P_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SC2P - Oscillator 2pF Load Configure 0b0..Disable the load. 0b1..Enable the additional load. </p>

</div>
</div>
<a id="gadb156be75959e7c745befbc41aedbba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb156be75959e7c745befbc41aedbba7">&#9670;&nbsp;</a></span>RTC_CR_SC4P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_SC4P</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC4P_SHIFT)) &amp; RTC_CR_SC4P_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SC4P - Oscillator 4pF Load Configure 0b0..Disable the load. 0b1..Enable the additional load. </p>

</div>
</div>
<a id="gae339c78e8f2d1fc58e9a0adad68a537a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae339c78e8f2d1fc58e9a0adad68a537a">&#9670;&nbsp;</a></span>RTC_CR_SC8P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_SC8P</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC8P_SHIFT)) &amp; RTC_CR_SC8P_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SC8P - Oscillator 8pF Load Configure 0b0..Disable the load. 0b1..Enable the additional load. </p>

</div>
</div>
<a id="ga77d71ad1346f9dce80d00209745c3d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d71ad1346f9dce80d00209745c3d6a">&#9670;&nbsp;</a></span>RTC_CR_SUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_SUP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SUP_SHIFT)) &amp; RTC_CR_SUP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SUP - Supervisor Access 0b0..Non-supervisor mode write accesses are not supported and generate a bus error. 0b1..Non-supervisor mode write accesses are supported. </p>

</div>
</div>
<a id="ga75b1e929441d00749e93c9d4b60e3740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75b1e929441d00749e93c9d4b60e3740">&#9670;&nbsp;</a></span>RTC_CR_SWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_SWR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SWR_SHIFT)) &amp; RTC_CR_SWR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWR - Software Reset 0b0..No effect. 0b1..Resets all RTC registers except for the SWR bit . The SWR bit is cleared by POR and by software explicitly clearing it. </p>

</div>
</div>
<a id="gab5d567fd2b557c6cd3568c1713b19709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5d567fd2b557c6cd3568c1713b19709">&#9670;&nbsp;</a></span>RTC_CR_UM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_UM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_UM_SHIFT)) &amp; RTC_CR_UM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UM - Update Mode 0b0..Registers cannot be written when locked. 0b1..Registers can be written when locked under limited conditions. </p>

</div>
</div>
<a id="gaf4b3b342ecd1384206e26ccf17dc8e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b3b342ecd1384206e26ccf17dc8e3c">&#9670;&nbsp;</a></span>RTC_CR_WPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_WPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPE_SHIFT)) &amp; RTC_CR_WPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WPE - Wakeup Pin Enable 0b0..Wakeup pin is disabled. 0b1..Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on. </p>

</div>
</div>
<a id="ga524b9e5ac1abfe638c018b002ccbea70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524b9e5ac1abfe638c018b002ccbea70">&#9670;&nbsp;</a></span>RTC_CR_WPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_WPS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPS_SHIFT)) &amp; RTC_CR_WPS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WPS - Wakeup Pin Select 0b0..Wakeup pin asserts (active low, open drain) if the RTC interrupt asserts or the wakeup pin is turned on. 0b1..Wakeup pin instead outputs the RTC 32kHz clock, provided the wakeup pin is turned on and the 32kHz clock is output to other peripherals. </p>

</div>
</div>
<a id="ga0c84f648183b728883a6f14d6e1e36c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c84f648183b728883a6f14d6e1e36c6">&#9670;&nbsp;</a></span>RTC_IER_TAIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER_TAIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TAIE_SHIFT)) &amp; RTC_IER_TAIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAIE - Time Alarm Interrupt Enable 0b0..Time alarm flag does not generate an interrupt. 0b1..Time alarm flag does generate an interrupt. </p>

</div>
</div>
<a id="gabfbef54705a0c0320ffac94154df5628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfbef54705a0c0320ffac94154df5628">&#9670;&nbsp;</a></span>RTC_IER_TIIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER_TIIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TIIE_SHIFT)) &amp; RTC_IER_TIIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIIE - Time Invalid Interrupt Enable 0b0..Time invalid flag does not generate an interrupt. 0b1..Time invalid flag does generate an interrupt. </p>

</div>
</div>
<a id="ga32cf27d2d16f386987e4299177578929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32cf27d2d16f386987e4299177578929">&#9670;&nbsp;</a></span>RTC_IER_TOIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER_TOIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TOIE_SHIFT)) &amp; RTC_IER_TOIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TOIE - Time Overflow Interrupt Enable 0b0..Time overflow flag does not generate an interrupt. 0b1..Time overflow flag does generate an interrupt. </p>

</div>
</div>
<a id="ga1bc67a85a822b7ad9ddb5aca49634471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bc67a85a822b7ad9ddb5aca49634471">&#9670;&nbsp;</a></span>RTC_IER_TSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER_TSIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TSIE_SHIFT)) &amp; RTC_IER_TSIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSIE - Time Seconds Interrupt Enable 0b0..Seconds interrupt is disabled. 0b1..Seconds interrupt is enabled. </p>

</div>
</div>
<a id="ga9cfc0e9a7e1a84c019ed8cde67c963d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cfc0e9a7e1a84c019ed8cde67c963d2">&#9670;&nbsp;</a></span>RTC_IER_WPON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IER_WPON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_WPON_SHIFT)) &amp; RTC_IER_WPON_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WPON - Wakeup Pin On 0b0..No effect. 0b1..If the wakeup pin is enabled, then the wakeup pin will assert. </p>

</div>
</div>
<a id="ga1a502847fc337b81764e45ee3bfd06d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a502847fc337b81764e45ee3bfd06d4">&#9670;&nbsp;</a></span>RTC_LR_CRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR_CRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_CRL_SHIFT)) &amp; RTC_LR_CRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRL - Control Register Lock 0b0..Control Register is locked and writes are ignored. 0b1..Control Register is not locked and writes complete as normal. </p>

</div>
</div>
<a id="ga084591e0d6eba0d2f8082e3edc7ed45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga084591e0d6eba0d2f8082e3edc7ed45e">&#9670;&nbsp;</a></span>RTC_LR_LRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR_LRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_LRL_SHIFT)) &amp; RTC_LR_LRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LRL - Lock Register Lock 0b0..Lock Register is locked and writes are ignored. 0b1..Lock Register is not locked and writes complete as normal. </p>

</div>
</div>
<a id="ga22b30e792eed5423fdf1c23a28964d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22b30e792eed5423fdf1c23a28964d1a">&#9670;&nbsp;</a></span>RTC_LR_SRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR_SRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_SRL_SHIFT)) &amp; RTC_LR_SRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRL - Status Register Lock 0b0..Status Register is locked and writes are ignored. 0b1..Status Register is not locked and writes complete as normal. </p>

</div>
</div>
<a id="ga62e9dbab511a4f727dd4674932501fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e9dbab511a4f727dd4674932501fee">&#9670;&nbsp;</a></span>RTC_LR_TCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_LR_TCL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_TCL_SHIFT)) &amp; RTC_LR_TCL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCL - Time Compensation Lock 0b0..Time Compensation Register is locked and writes are ignored. 0b1..Time Compensation Register is not locked and writes complete as normal. </p>

</div>
</div>
<a id="gaba0bf9515e6e6dd37ca03b337f068bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba0bf9515e6e6dd37ca03b337f068bb1">&#9670;&nbsp;</a></span>RTC_SR_TAF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR_TAF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TAF_SHIFT)) &amp; RTC_SR_TAF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAF - Time Alarm Flag 0b0..Time alarm has not occurred. 0b1..Time alarm has occurred. </p>

</div>
</div>
<a id="gaeffcb773dfeb9cb475867d46b29c3bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeffcb773dfeb9cb475867d46b29c3bff">&#9670;&nbsp;</a></span>RTC_SR_TCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR_TCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TCE_SHIFT)) &amp; RTC_SR_TCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCE - Time Counter Enable 0b0..Time counter is disabled. 0b1..Time counter is enabled. </p>

</div>
</div>
<a id="gab119307a38d942f76aa92ff953520ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab119307a38d942f76aa92ff953520ff7">&#9670;&nbsp;</a></span>RTC_SR_TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR_TIF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TIF_SHIFT)) &amp; RTC_SR_TIF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIF - Time Invalid Flag 0b0..Time is valid. 0b1..Time is invalid and time counter is read as zero. </p>

</div>
</div>
<a id="gad807b2dce6068d9e34b9403f3a213681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad807b2dce6068d9e34b9403f3a213681">&#9670;&nbsp;</a></span>RTC_SR_TOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SR_TOF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TOF_SHIFT)) &amp; RTC_SR_TOF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TOF - Time Overflow Flag 0b0..Time overflow has not occurred. 0b1..Time overflow has occurred and time counter is read as zero. </p>

</div>
</div>
<a id="ga02ce5bc2603bebe1356ce961142f6700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ce5bc2603bebe1356ce961142f6700">&#9670;&nbsp;</a></span>RTC_TAR_TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAR_TAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TAR_TAR_SHIFT)) &amp; RTC_TAR_TAR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAR - Time Alarm Register </p>

</div>
</div>
<a id="ga650d1b34ad6d46090befda0296b4fe3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga650d1b34ad6d46090befda0296b4fe3f">&#9670;&nbsp;</a></span>RTC_TCR_CIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR_CIC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIC_SHIFT)) &amp; RTC_TCR_CIC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIC - Compensation Interval Counter </p>

</div>
</div>
<a id="ga2425cc5a6f775938d0c0aa5448b96b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2425cc5a6f775938d0c0aa5448b96b05">&#9670;&nbsp;</a></span>RTC_TCR_CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR_CIR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIR_SHIFT)) &amp; RTC_TCR_CIR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIR - Compensation Interval Register </p>

</div>
</div>
<a id="gaca21d09697f88aef5b056c81daaa8445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca21d09697f88aef5b056c81daaa8445">&#9670;&nbsp;</a></span>RTC_TCR_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR_TCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCR_SHIFT)) &amp; RTC_TCR_TCR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCR - Time Compensation Register 0b10000000..Time Prescaler Register overflows every 32896 clock cycles. 0b11111111..Time Prescaler Register overflows every 32769 clock cycles. 0b00000000..Time Prescaler Register overflows every 32768 clock cycles. 0b00000001..Time Prescaler Register overflows every 32767 clock cycles. 0b01111111..Time Prescaler Register overflows every 32641 clock cycles. </p>

</div>
</div>
<a id="gaa8994c74539b06641e723be00af76459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8994c74539b06641e723be00af76459">&#9670;&nbsp;</a></span>RTC_TCR_TCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TCR_TCV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCV_SHIFT)) &amp; RTC_TCR_TCV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCV - Time Compensation Value </p>

</div>
</div>
<a id="gac2c160abce9b85ad4d9386f0dd8c31ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2c160abce9b85ad4d9386f0dd8c31ea">&#9670;&nbsp;</a></span>RTC_TPR_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TPR_TPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TPR_TPR_SHIFT)) &amp; RTC_TPR_TPR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPR - Time Prescaler Register </p>

</div>
</div>
<a id="ga0265b25e77883b6b0cb056ab697b5bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0265b25e77883b6b0cb056ab697b5bc6">&#9670;&nbsp;</a></span>RTC_TSR_TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSR_TSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TSR_TSR_SHIFT)) &amp; RTC_TSR_TSR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSR - Time Seconds Register </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
