{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" {  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 1 -1 1533279194251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279192621 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 25 44 0 0 19 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 25 of its 44 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 19 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 1 0 "Quartus II" 1 -1 1533279192419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/blastit/FPGA/output_files/blastit_main.map.smsg " "Generated suppressed messages file C:/github/blastit/FPGA/output_files/blastit_main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Quartus II" 1 -1 1533279189933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279188777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" {  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 1 -1 1533279188538 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 1 0 "Quartus II" 1 -1 1533279188334 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 1 0 "Quartus II" 1 -1 1533279188334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "945 " "945 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 1 0 "Quartus II" 1 -1 1533279188013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279183661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" {  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 1 -1 1533279182849 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" {  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 1 0 "Quartus II" 1 -1 1533279182844 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 1 0 "Quartus II" 1 -1 1533279178696 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 3205 -1 0 } } { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 393 -1 0 } } { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 611 -1 0 } } { "controller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 1 0 "Quartus II" 1 -1 1533279178696 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 1 0 "Quartus II" 1 -1 1533279178295 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" {  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 1 0 "Quartus II" 1 -1 1533279170849 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279163433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279163194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279163046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279162866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_afi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_afi.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279162730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_85j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279162533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279162351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279162220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279161965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nrc.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279161771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9t14.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279161465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller controller:mcu1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"controller:mcu1\|altera_reset_controller:rst_controller_001\"" {  } { { "controller/synthesis/controller.v" "rst_controller_001" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer controller:mcu1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"controller:mcu1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer controller:mcu1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"controller:mcu1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "controller/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller controller:mcu1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"controller:mcu1\|altera_reset_controller:rst_controller\"" {  } { { "controller/synthesis/controller.v" "rst_controller" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_irq_mapper controller:mcu1\|controller_irq_mapper:irq_mapper " "Elaborating entity \"controller_irq_mapper\" for hierarchy \"controller:mcu1\|controller_irq_mapper:irq_mapper\"" {  } { { "controller/synthesis/controller.v" "irq_mapper" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_mux_001.sv" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_xbar_mux_001 controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"controller_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 13852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_xbar_mux controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"controller_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 13583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_rsp_xbar_demux_002 controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"controller_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 12880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_xbar_mux_002 controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"controller_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 12137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_xbar_mux controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"controller_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 12097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_xbar_demux_001 controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"controller_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 12074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_cmd_xbar_demux controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"controller_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 11805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279147053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_id_router_002_default_decode controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_id_router_002:id_router_002\|controller_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_id_router_002:id_router_002\|controller_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_id_router_002 controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"controller_mm_interconnect_0_id_router_002\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "id_router_002" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 11142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_id_router_default_decode controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_id_router:id_router\|controller_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_id_router_default_decode\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_id_router:id_router\|controller_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_id_router controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_id_router:id_router " "Elaborating entity \"controller_mm_interconnect_0_id_router\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_id_router:id_router\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "id_router" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 11110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_addr_router_001_default_decode controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_addr_router_001:addr_router_001\|controller_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_addr_router_001:addr_router_001\|controller_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_addr_router_001.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_addr_router_001 controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"controller_mm_interconnect_0_addr_router_001\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "addr_router_001" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 11094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_addr_router_default_decode controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_addr_router:addr_router\|controller_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"controller_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_addr_router:addr_router\|controller_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0_addr_router controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"controller_mm_interconnect_0_addr_router\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|controller_mm_interconnect_0_addr_router:addr_router\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "addr_router" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 11078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 5854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "controller/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 5813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2e_data_master_translator_avalon_universal_master_0_agent" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 5730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2e_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 5648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:status_led_en_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:status_led_en_s1_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "status_led_en_s1_translator" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 4708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279146058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:daylight_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:daylight_s1_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "daylight_s1_translator" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 3058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_c001_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_c001_control_slave_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "sysid_c001_control_slave_translator" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_jtag_debug_module_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2e_jtag_debug_module_translator" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2e_data_master_translator" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator\"" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0.v" "nios2e_instruction_master_translator" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_mm_interconnect_0 controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"controller_mm_interconnect_0\" for hierarchy \"controller:mcu1\|controller_mm_interconnect_0:mm_interconnect_0\"" {  } { { "controller/synthesis/controller.v" "mm_interconnect_0" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_rc1_control controller:mcu1\|controller_rc1_control:rc1_control " "Elaborating entity \"controller_rc1_control\" for hierarchy \"controller:mcu1\|controller_rc1_control:rc1_control\"" {  } { { "controller/synthesis/controller.v" "rc1_control" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_uart1_dvsr controller:mcu1\|controller_uart1_dvsr:uart1_dvsr " "Elaborating entity \"controller_uart1_dvsr\" for hierarchy \"controller:mcu1\|controller_uart1_dvsr:uart1_dvsr\"" {  } { { "controller/synthesis/controller.v" "uart1_dvsr" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_leds_wr_val controller:mcu1\|controller_leds_wr_val:leds_wr_val " "Elaborating entity \"controller_leds_wr_val\" for hierarchy \"controller:mcu1\|controller_leds_wr_val:leds_wr_val\"" {  } { { "controller/synthesis/controller.v" "leds_wr_val" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_sseg_counter_of controller:mcu1\|controller_sseg_counter_of:sseg_counter_of " "Elaborating entity \"controller_sseg_counter_of\" for hierarchy \"controller:mcu1\|controller_sseg_counter_of:sseg_counter_of\"" {  } { { "controller/synthesis/controller.v" "sseg_counter_of" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_sseg_wr_val controller:mcu1\|controller_sseg_wr_val:sseg_wr_val " "Elaborating entity \"controller_sseg_wr_val\" for hierarchy \"controller:mcu1\|controller_sseg_wr_val:sseg_wr_val\"" {  } { { "controller/synthesis/controller.v" "sseg_wr_val" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_status_led_en controller:mcu1\|controller_status_led_en:status_led_en " "Elaborating entity \"controller_status_led_en\" for hierarchy \"controller:mcu1\|controller_status_led_en:status_led_en\"" {  } { { "controller/synthesis/controller.v" "status_led_en" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_bcd1_status controller:mcu1\|controller_bcd1_status:bcd1_status " "Elaborating entity \"controller_bcd1_status\" for hierarchy \"controller:mcu1\|controller_bcd1_status:bcd1_status\"" {  } { { "controller/synthesis/controller.v" "bcd1_status" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_bcd1_bcd controller:mcu1\|controller_bcd1_bcd:bcd1_bcd " "Elaborating entity \"controller_bcd1_bcd\" for hierarchy \"controller:mcu1\|controller_bcd1_bcd:bcd1_bcd\"" {  } { { "controller/synthesis/controller.v" "bcd1_bcd" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_bcd1_bin controller:mcu1\|controller_bcd1_bin:bcd1_bin " "Elaborating entity \"controller_bcd1_bin\" for hierarchy \"controller:mcu1\|controller_bcd1_bin:bcd1_bin\"" {  } { { "controller/synthesis/controller.v" "bcd1_bin" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_uart1_status_control controller:mcu1\|controller_uart1_status_control:uart1_status_control " "Elaborating entity \"controller_uart1_status_control\" for hierarchy \"controller:mcu1\|controller_uart1_status_control:uart1_status_control\"" {  } { { "controller/synthesis/controller.v" "uart1_status_control" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_uart1_tx_counter controller:mcu1\|controller_uart1_tx_counter:uart1_tx_counter " "Elaborating entity \"controller_uart1_tx_counter\" for hierarchy \"controller:mcu1\|controller_uart1_tx_counter:uart1_tx_counter\"" {  } { { "controller/synthesis/controller.v" "uart1_tx_counter" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_uart1_r_data controller:mcu1\|controller_uart1_r_data:uart1_r_data " "Elaborating entity \"controller_uart1_r_data\" for hierarchy \"controller:mcu1\|controller_uart1_r_data:uart1_r_data\"" {  } { { "controller/synthesis/controller.v" "uart1_r_data" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_uart1_baud_control controller:mcu1\|controller_uart1_baud_control:uart1_baud_control " "Elaborating entity \"controller_uart1_baud_control\" for hierarchy \"controller:mcu1\|controller_uart1_baud_control:uart1_baud_control\"" {  } { { "controller/synthesis/controller.v" "uart1_baud_control" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_uart1_wr_control controller:mcu1\|controller_uart1_wr_control:uart1_wr_control " "Elaborating entity \"controller_uart1_wr_control\" for hierarchy \"controller:mcu1\|controller_uart1_wr_control:uart1_wr_control\"" {  } { { "controller/synthesis/controller.v" "uart1_wr_control" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_uart1_reset_control controller:mcu1\|controller_uart1_reset_control:uart1_reset_control " "Elaborating entity \"controller_uart1_reset_control\" for hierarchy \"controller:mcu1\|controller_uart1_reset_control:uart1_reset_control\"" {  } { { "controller/synthesis/controller.v" "uart1_reset_control" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_uart1_w_data controller:mcu1\|controller_uart1_w_data:uart1_w_data " "Elaborating entity \"controller_uart1_w_data\" for hierarchy \"controller:mcu1\|controller_uart1_w_data:uart1_w_data\"" {  } { { "controller/synthesis/controller.v" "uart1_w_data" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_tc1_status controller:mcu1\|controller_tc1_status:tc1_status " "Elaborating entity \"controller_tc1_status\" for hierarchy \"controller:mcu1\|controller_tc1_status:tc1_status\"" {  } { { "controller/synthesis/controller.v" "tc1_status" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_tc_reset_control controller:mcu1\|controller_tc_reset_control:tc_reset_control " "Elaborating entity \"controller_tc_reset_control\" for hierarchy \"controller:mcu1\|controller_tc_reset_control:tc_reset_control\"" {  } { { "controller/synthesis/controller.v" "tc_reset_control" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_tc1_m controller:mcu1\|controller_tc1_m:tc1_m " "Elaborating entity \"controller_tc1_m\" for hierarchy \"controller:mcu1\|controller_tc1_m:tc1_m\"" {  } { { "controller/synthesis/controller.v" "tc1_m" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_daylight controller:mcu1\|controller_daylight:daylight " "Elaborating entity \"controller_daylight\" for hierarchy \"controller:mcu1\|controller_daylight:daylight\"" {  } { { "controller/synthesis/controller.v" "daylight" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_1vc1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_1vc1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_1vc1.tdf" "mux2" { Text "C:/github/blastit/FPGA/db/altsyncram_1vc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279145347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_1vc1:auto_generated\|decode_ara:decode3 " "Elaborating entity \"decode_ara\" for hierarchy \"controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_1vc1:auto_generated\|decode_ara:decode3\"" {  } { { "db/altsyncram_1vc1.tdf" "decode3" { Text "C:/github/blastit/FPGA/db/altsyncram_1vc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279145224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vc1 controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_1vc1:auto_generated " "Elaborating entity \"altsyncram_1vc1\" for hierarchy \"controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_1vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279145087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vc1.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279145085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" {  } { { "controller/synthesis/submodules/controller_onchip_ram.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 1 -1 1533279144877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_onchip_ram.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279144877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:mcu1\|controller_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_onchip_ram.v" "the_altsyncram" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_onchip_ram controller:mcu1\|controller_onchip_ram:onchip_ram " "Elaborating entity \"controller_onchip_ram\" for hierarchy \"controller:mcu1\|controller_onchip_ram:onchip_ram\"" {  } { { "controller/synthesis/controller.v" "onchip_ram" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy " "Elaborated megafunction instantiation \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy " "Instantiated megafunction \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy\" with the following parameter:" {  } { { "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 1 -1 1533279144837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy " "Elaborated megafunction instantiation \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy\"" {  } { { "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279144836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:controller_nios2e_jtag_debug_module_phy\"" {  } { { "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" "controller_nios2e_jtag_debug_module_phy" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_jtag_debug_module_sysclk controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|controller_nios2e_jtag_debug_module_sysclk:the_controller_nios2e_jtag_debug_module_sysclk " "Elaborating entity \"controller_nios2e_jtag_debug_module_sysclk\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|controller_nios2e_jtag_debug_module_sysclk:the_controller_nios2e_jtag_debug_module_sysclk\"" {  } { { "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" "the_controller_nios2e_jtag_debug_module_sysclk" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_jtag_debug_module_tck controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|controller_nios2e_jtag_debug_module_tck:the_controller_nios2e_jtag_debug_module_tck " "Elaborating entity \"controller_nios2e_jtag_debug_module_tck\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\|controller_nios2e_jtag_debug_module_tck:the_controller_nios2e_jtag_debug_module_tck\"" {  } { { "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" "the_controller_nios2e_jtag_debug_module_tck" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_jtag_debug_module_wrapper controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper " "Elaborating entity \"controller_nios2e_jtag_debug_module_wrapper\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_jtag_debug_module_wrapper:the_controller_nios2e_jtag_debug_module_wrapper\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_jtag_debug_module_wrapper" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_im controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_im:the_controller_nios2e_nios2_oci_im " "Elaborating entity \"controller_nios2e_nios2_oci_im\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_im:the_controller_nios2e_nios2_oci_im\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_im" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_pib controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_pib:the_controller_nios2e_nios2_oci_pib " "Elaborating entity \"controller_nios2e_nios2_oci_pib\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_pib:the_controller_nios2e_nios2_oci_pib\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_pib" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_oci_test_bench controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\|controller_nios2e_oci_test_bench:the_controller_nios2e_oci_test_bench " "Elaborating entity \"controller_nios2e_oci_test_bench\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\|controller_nios2e_oci_test_bench:the_controller_nios2e_oci_test_bench\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_oci_test_bench" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_fifo_cnt_inc controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\|controller_nios2e_nios2_oci_fifo_cnt_inc:the_controller_nios2e_nios2_oci_fifo_cnt_inc " "Elaborating entity \"controller_nios2e_nios2_oci_fifo_cnt_inc\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\|controller_nios2e_nios2_oci_fifo_cnt_inc:the_controller_nios2e_nios2_oci_fifo_cnt_inc\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_fifo_cnt_inc" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_fifo_wrptr_inc controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\|controller_nios2e_nios2_oci_fifo_wrptr_inc:the_controller_nios2e_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"controller_nios2e_nios2_oci_fifo_wrptr_inc\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\|controller_nios2e_nios2_oci_fifo_wrptr_inc:the_controller_nios2e_nios2_oci_fifo_wrptr_inc\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_fifo_wrptr_inc" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_compute_input_tm_cnt controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\|controller_nios2e_nios2_oci_compute_input_tm_cnt:the_controller_nios2e_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"controller_nios2e_nios2_oci_compute_input_tm_cnt\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\|controller_nios2e_nios2_oci_compute_input_tm_cnt:the_controller_nios2e_nios2_oci_compute_input_tm_cnt\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_compute_input_tm_cnt" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_fifo controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo " "Elaborating entity \"controller_nios2e_nios2_oci_fifo\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_fifo:the_controller_nios2e_nios2_oci_fifo\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_fifo" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_td_mode controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_dtrace:the_controller_nios2e_nios2_oci_dtrace\|controller_nios2e_nios2_oci_td_mode:controller_nios2e_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"controller_nios2e_nios2_oci_td_mode\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_dtrace:the_controller_nios2e_nios2_oci_dtrace\|controller_nios2e_nios2_oci_td_mode:controller_nios2e_nios2_oci_trc_ctrl_td_mode\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "controller_nios2e_nios2_oci_trc_ctrl_td_mode" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_dtrace controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_dtrace:the_controller_nios2e_nios2_oci_dtrace " "Elaborating entity \"controller_nios2e_nios2_oci_dtrace\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_dtrace:the_controller_nios2e_nios2_oci_dtrace\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_dtrace" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_itrace controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_itrace:the_controller_nios2e_nios2_oci_itrace " "Elaborating entity \"controller_nios2e_nios2_oci_itrace\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_itrace:the_controller_nios2e_nios2_oci_itrace\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_itrace" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_dbrk controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_dbrk:the_controller_nios2e_nios2_oci_dbrk " "Elaborating entity \"controller_nios2e_nios2_oci_dbrk\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_dbrk:the_controller_nios2e_nios2_oci_dbrk\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_dbrk" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_xbrk controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_xbrk:the_controller_nios2e_nios2_oci_xbrk " "Elaborating entity \"controller_nios2e_nios2_oci_xbrk\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_xbrk:the_controller_nios2e_nios2_oci_xbrk\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_xbrk" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_break controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_break:the_controller_nios2e_nios2_oci_break " "Elaborating entity \"controller_nios2e_nios2_oci_break\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_break:the_controller_nios2e_nios2_oci_break\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_break" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_avalon_reg controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_avalon_reg:the_controller_nios2e_nios2_avalon_reg " "Elaborating entity \"controller_nios2e_nios2_avalon_reg\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_avalon_reg:the_controller_nios2e_nios2_avalon_reg\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_avalon_reg" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nt81 controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_nt81:auto_generated " "Elaborating entity \"altsyncram_nt81\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_nt81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nt81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nt81.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279144631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 1 -1 1533279144484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279144483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_altsyncram" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_ociram_sp_ram_module controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram " "Elaborating entity \"controller_nios2e_ociram_sp_ram_module\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\|controller_nios2e_ociram_sp_ram_module:controller_nios2e_ociram_sp_ram\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "controller_nios2e_ociram_sp_ram" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_ocimem controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem " "Elaborating entity \"controller_nios2e_nios2_ocimem\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_ocimem:the_controller_nios2e_nios2_ocimem\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_ocimem" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_debug:the_controller_nios2e_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_debug:the_controller_nios2e_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 1 -1 1533279144450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_debug:the_controller_nios2e_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_debug:the_controller_nios2e_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279144450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_debug:the_controller_nios2e_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_debug:the_controller_nios2e_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_altera_std_synchronizer" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci_debug controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_debug:the_controller_nios2e_nios2_oci_debug " "Elaborating entity \"controller_nios2e_nios2_oci_debug\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\|controller_nios2e_nios2_oci_debug:the_controller_nios2e_nios2_oci_debug\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci_debug" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_nios2_oci controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci " "Elaborating entity \"controller_nios2e_nios2_oci\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_nios2_oci:the_controller_nios2e_nios2_oci\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_nios2_oci" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ng1 controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5ng1:auto_generated " "Elaborating entity \"altsyncram_5ng1\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ng1.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279144375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 1 -1 1533279144238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279144238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_altsyncram" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_register_bank_b_module controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b " "Elaborating entity \"controller_nios2e_register_bank_b_module\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_b_module:controller_nios2e_register_bank_b\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "controller_nios2e_register_bank_b" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ng1 controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4ng1:auto_generated " "Elaborating entity \"altsyncram_4ng1\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ng1.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279144175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 1 -1 1533279144039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279144039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_altsyncram" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279144036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_register_bank_a_module controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a " "Elaborating entity \"controller_nios2e_register_bank_a_module\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_register_bank_a_module:controller_nios2e_register_bank_a\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "controller_nios2e_register_bank_a" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e_test_bench controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_test_bench:the_controller_nios2e_test_bench " "Elaborating entity \"controller_nios2e_test_bench\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\|controller_nios2e_test_bench:the_controller_nios2e_test_bench\"" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "the_controller_nios2e_test_bench" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nios2e controller:mcu1\|controller_nios2e:nios2e " "Elaborating entity \"controller_nios2e\" for hierarchy \"controller:mcu1\|controller_nios2e:nios2e\"" {  } { { "controller/synthesis/controller.v" "nios2e" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 1 -1 1533279143910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279143910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "controller_jtag_uart_0_alt_jtag_atlantic" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0_scfifo_r controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r " "Elaborating entity \"controller_jtag_uart_0_scfifo_r\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "the_controller_jtag_uart_0_scfifo_r" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nmb controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|cntr_nmb:rd_ptr_count " "Elaborating entity \"cntr_nmb\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|cntr_nmb:rd_ptr_count\"" {  } { { "db/a_dpfifo_b031.tdf" "rd_ptr_count" { Text "C:/github/blastit/FPGA/db/a_dpfifo_b031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nmb.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279143660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g0m1 controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|dpram_dk21:FIFOram\|altsyncram_g0m1:altsyncram1 " "Elaborating entity \"altsyncram_g0m1\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|dpram_dk21:FIFOram\|altsyncram_g0m1:altsyncram1\"" {  } { { "db/dpram_dk21.tdf" "altsyncram1" { Text "C:/github/blastit/FPGA/db/dpram_dk21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0m1.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279143526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_dk21 controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|dpram_dk21:FIFOram " "Elaborating entity \"dpram_dk21\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|dpram_dk21:FIFOram\"" {  } { { "db/a_dpfifo_b031.tdf" "FIFOram" { Text "C:/github/blastit/FPGA/db/a_dpfifo_b031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_dk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_dk21.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279143388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3n7 controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|a_fefifo_1cf:fifo_state\|cntr_3n7:count_usedw " "Elaborating entity \"cntr_3n7\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|a_fefifo_1cf:fifo_state\|cntr_3n7:count_usedw\"" {  } { { "db/a_fefifo_1cf.tdf" "count_usedw" { Text "C:/github/blastit/FPGA/db/a_fefifo_1cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3n7.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279143270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1cf controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|a_fefifo_1cf:fifo_state " "Elaborating entity \"a_fefifo_1cf\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\|a_fefifo_1cf:fifo_state\"" {  } { { "db/a_dpfifo_b031.tdf" "fifo_state" { Text "C:/github/blastit/FPGA/db/a_dpfifo_b031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1cf.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279143141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_b031 controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo " "Elaborating entity \"a_dpfifo_b031\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\|a_dpfifo_b031:dpfifo\"" {  } { { "db/scfifo_4q21.tdf" "dpfifo" { Text "C:/github/blastit/FPGA/db/scfifo_4q21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_b031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_b031.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279143111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4q21 controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated " "Elaborating entity \"scfifo_4q21\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_4q21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279143084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4q21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4q21.tdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279143082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Quartus II" 1 -1 1533279142957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Quartus II" 1 -1 1533279142956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "wfifo" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0_scfifo_w controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w " "Elaborating entity \"controller_jtag_uart_0_scfifo_w\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w\"" {  } { { "controller/synthesis/submodules/controller_jtag_uart_0.v" "the_controller_jtag_uart_0_scfifo_w" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_jtag_uart_0 controller:mcu1\|controller_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"controller_jtag_uart_0\" for hierarchy \"controller:mcu1\|controller_jtag_uart_0:jtag_uart_0\"" {  } { { "controller/synthesis/controller.v" "jtag_uart_0" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_sysid_c001 controller:mcu1\|controller_sysid_c001:sysid_c001 " "Elaborating entity \"controller_sysid_c001\" for hierarchy \"controller:mcu1\|controller_sysid_c001:sysid_c001\"" {  } { { "controller/synthesis/controller.v" "sysid_c001" { Text "C:/github/blastit/FPGA/controller/synthesis/controller.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:mcu1 " "Elaborating entity \"controller\" for hierarchy \"controller:mcu1\"" {  } { { "blastit_main.v" "mcu1" { Text "C:/github/blastit/FPGA/blastit_main.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_controller reset_controller:rc1 " "Elaborating entity \"reset_controller\" for hierarchy \"reset_controller:rc1\"" {  } { { "blastit_main.v" "rc1" { Text "C:/github/blastit/FPGA/blastit_main.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pwm.v(25) " "Verilog HDL assignment warning at pwm.v(25): truncated value with size 32 to match size of target (18)" {  } { { "pwm.v" "" { Text "C:/github/blastit/FPGA/pwm.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142784 "|blastit_main|led_matrix:led_boost|pwm:pwm_n"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm.v(23) " "Verilog HDL assignment warning at pwm.v(23): truncated value with size 32 to match size of target (8)" {  } { { "pwm.v" "" { Text "C:/github/blastit/FPGA/pwm.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142784 "|blastit_main|led_matrix:led_boost|pwm:pwm_n"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm led_matrix:leds\|pwm:pwm_n " "Elaborating entity \"pwm\" for hierarchy \"led_matrix:leds\|pwm:pwm_n\"" {  } { { "led_matrix.v" "pwm_n" { Text "C:/github/blastit/FPGA/led_matrix.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_matrix led_matrix:leds " "Elaborating entity \"led_matrix\" for hierarchy \"led_matrix:leds\"" {  } { { "blastit_main.v" "leds" { Text "C:/github/blastit/FPGA/blastit_main.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg_array:ssegarr\|sseg:encoder " "Elaborating entity \"sseg\" for hierarchy \"sseg_array:ssegarr\|sseg:encoder\"" {  } { { "sseg_array.v" "encoder" { Text "C:/github/blastit/FPGA/sseg_array.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 pwm.v(25) " "Verilog HDL assignment warning at pwm.v(25): truncated value with size 32 to match size of target (24)" {  } { { "pwm.v" "" { Text "C:/github/blastit/FPGA/pwm.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142763 "|blastit_main|sseg_array:ssegarr|pwm:pwm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm.v(23) " "Verilog HDL assignment warning at pwm.v(23): truncated value with size 32 to match size of target (8)" {  } { { "pwm.v" "" { Text "C:/github/blastit/FPGA/pwm.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142763 "|blastit_main|sseg_array:ssegarr|pwm:pwm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm sseg_array:ssegarr\|pwm:pwm1 " "Elaborating entity \"pwm\" for hierarchy \"sseg_array:ssegarr\|pwm:pwm1\"" {  } { { "sseg_array.v" "pwm1" { Text "C:/github/blastit/FPGA/sseg_array.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sseg_array.v(68) " "Verilog HDL assignment warning at sseg_array.v(68): truncated value with size 32 to match size of target (16)" {  } { { "sseg_array.v" "" { Text "C:/github/blastit/FPGA/sseg_array.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142758 "|blastit_main|sseg_array:ssegarr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_array sseg_array:ssegarr " "Elaborating entity \"sseg_array\" for hierarchy \"sseg_array:ssegarr\"" {  } { { "blastit_main.v" "ssegarr" { Text "C:/github/blastit/FPGA/blastit_main.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm.v(25) " "Verilog HDL assignment warning at pwm.v(25): truncated value with size 32 to match size of target (1)" {  } { { "pwm.v" "" { Text "C:/github/blastit/FPGA/pwm.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142754 "|blastit_main|pwm:warn_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm.v(23) " "Verilog HDL assignment warning at pwm.v(23): truncated value with size 32 to match size of target (8)" {  } { { "pwm.v" "" { Text "C:/github/blastit/FPGA/pwm.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142754 "|blastit_main|pwm:warn_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:warn_pwm " "Elaborating entity \"pwm\" for hierarchy \"pwm:warn_pwm\"" {  } { { "blastit_main.v" "warn_pwm" { Text "C:/github/blastit/FPGA/blastit_main.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 bin2bcd.v(71) " "Verilog HDL assignment warning at bin2bcd.v(71): truncated value with size 14 to match size of target (13)" {  } { { "bin2bcd.v" "" { Text "C:/github/blastit/FPGA/bin2bcd.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142746 "|blastit_main|bin2bcd:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 bin2bcd.v(69) " "Verilog HDL assignment warning at bin2bcd.v(69): truncated value with size 32 to match size of target (13)" {  } { { "bin2bcd.v" "" { Text "C:/github/blastit/FPGA/bin2bcd.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142746 "|blastit_main|bin2bcd:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(67) " "Verilog HDL assignment warning at bin2bcd.v(67): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/github/blastit/FPGA/bin2bcd.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142746 "|blastit_main|bin2bcd:bcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bcd1 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bcd1\"" {  } { { "blastit_main.v" "bcd1" { Text "C:/github/blastit/FPGA/blastit_main.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tick_counter.v(30) " "Verilog HDL assignment warning at tick_counter.v(30): truncated value with size 32 to match size of target (3)" {  } { { "tick_counter.v" "" { Text "C:/github/blastit/FPGA/tick_counter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142741 "|blastit_main|tick_counter:uart1_tx_tc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_counter tick_counter:uart1_tx_tc " "Elaborating entity \"tick_counter\" for hierarchy \"tick_counter:uart1_tx_tc\"" {  } { { "blastit_main.v" "uart1_tx_tc" { Text "C:/github/blastit/FPGA/blastit_main.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tick_counter.v(30) " "Verilog HDL assignment warning at tick_counter.v(30): truncated value with size 32 to match size of target (8)" {  } { { "tick_counter.v" "" { Text "C:/github/blastit/FPGA/tick_counter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142737 "|blastit_main|tick_counter:uart1_rx_tc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_counter tick_counter:uart1_rx_tc " "Elaborating entity \"tick_counter\" for hierarchy \"tick_counter:uart1_rx_tc\"" {  } { { "blastit_main.v" "uart1_rx_tc" { Text "C:/github/blastit/FPGA/blastit_main.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart1\|uart_tx:uart_tx_unit " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart1\|uart_tx:uart_tx_unit\"" {  } { { "uart.v" "uart_tx_unit" { Text "C:/github/blastit/FPGA/uart.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart:uart1\|fifo:fifo_tx_unit " "Elaborating entity \"fifo\" for hierarchy \"uart:uart1\|fifo:fifo_tx_unit\"" {  } { { "uart.v" "fifo_tx_unit" { Text "C:/github/blastit/FPGA/uart.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart:uart1\|fifo:fifo_rx_unit " "Elaborating entity \"fifo\" for hierarchy \"uart:uart1\|fifo:fifo_rx_unit\"" {  } { { "uart.v" "fifo_rx_unit" { Text "C:/github/blastit/FPGA/uart.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_calculator uart:uart1\|uart_rx:uart_rx_unit\|parity_calculator:pc " "Elaborating entity \"parity_calculator\" for hierarchy \"uart:uart1\|uart_rx:uart_rx_unit\|parity_calculator:pc\"" {  } { { "uart_rx.v" "pc" { Text "C:/github/blastit/FPGA/uart_rx.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart1\|uart_rx:uart_rx_unit " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart1\|uart_rx:uart_rx_unit\"" {  } { { "uart.v" "uart_rx_unit" { Text "C:/github/blastit/FPGA/uart.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mod_m_counter.v(49) " "Verilog HDL assignment warning at mod_m_counter.v(49): truncated value with size 32 to match size of target (16)" {  } { { "mod_m_counter.v" "" { Text "C:/github/blastit/FPGA/mod_m_counter.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142611 "|blastit_main|uart:uart1|mod_m_counter:baud_gen_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_m_counter uart:uart1\|mod_m_counter:baud_gen_unit " "Elaborating entity \"mod_m_counter\" for hierarchy \"uart:uart1\|mod_m_counter:baud_gen_unit\"" {  } { { "uart.v" "baud_gen_unit" { Text "C:/github/blastit/FPGA/uart.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 uart.v(55) " "Verilog HDL assignment warning at uart.v(55): truncated value with size 16 to match size of target (8)" {  } { { "uart.v" "" { Text "C:/github/blastit/FPGA/uart.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142606 "|blastit_main|uart:uart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:uart1\"" {  } { { "blastit_main.v" "uart1" { Text "C:/github/blastit/FPGA/blastit_main.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 tick_counter.v(30) " "Verilog HDL assignment warning at tick_counter.v(30): truncated value with size 32 to match size of target (24)" {  } { { "tick_counter.v" "" { Text "C:/github/blastit/FPGA/tick_counter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142575 "|blastit_main|timer_counter:tc1|tick_counter:counter_n"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_counter timer_counter:tc1\|tick_counter:counter_n " "Elaborating entity \"tick_counter\" for hierarchy \"timer_counter:tc1\|tick_counter:counter_n\"" {  } { { "timer_counter.v" "counter_n" { Text "C:/github/blastit/FPGA/timer_counter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_m_counter timer_counter:tc1\|mod_m_counter:counter_m " "Elaborating entity \"mod_m_counter\" for hierarchy \"timer_counter:tc1\|mod_m_counter:counter_m\"" {  } { { "timer_counter.v" "counter_m" { Text "C:/github/blastit/FPGA/timer_counter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_counter timer_counter:tc1 " "Elaborating entity \"timer_counter\" for hierarchy \"timer_counter:tc1\"" {  } { { "blastit_main.v" "tc1" { Text "C:/github/blastit/FPGA/blastit_main.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mod_m_counter.v(49) " "Verilog HDL assignment warning at mod_m_counter.v(49): truncated value with size 32 to match size of target (24)" {  } { { "mod_m_counter.v" "" { Text "C:/github/blastit/FPGA/mod_m_counter.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 1 -1 1533279142558 "|blastit_main|mod_m_counter:tick_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_m_counter mod_m_counter:tick_counter " "Elaborating entity \"mod_m_counter\" for hierarchy \"mod_m_counter:tick_counter\"" {  } { { "blastit_main.v" "tick_counter" { Text "C:/github/blastit/FPGA/blastit_main.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 1 -1 1533279142555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blastit_main " "Elaborating entity \"blastit_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 1 -1 1533279142544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controller_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at controller_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "controller/synthesis/submodules/controller_nios2_qsys_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 1 -1 1533279141382 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controller_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at controller_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "controller/synthesis/submodules/controller_nios2_qsys_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 1 -1 1533279141374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controller_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at controller_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "controller/synthesis/submodules/controller_nios2_qsys_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 1 -1 1533279141374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controller_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at controller_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "controller/synthesis/submodules/controller_nios2_qsys_0.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 1 -1 1533279141374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controller_nios2e.v(2587) " "Verilog HDL or VHDL warning at controller_nios2e.v(2587): conditional expression evaluates to a constant" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 1 -1 1533279141277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controller_nios2e.v(1763) " "Verilog HDL or VHDL warning at controller_nios2e.v(1763): conditional expression evaluates to a constant" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 1 -1 1533279141269 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controller_nios2e.v(1607) " "Verilog HDL or VHDL warning at controller_nios2e.v(1607): conditional expression evaluates to a constant" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 1 -1 1533279141268 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controller_nios2e.v(1605) " "Verilog HDL or VHDL warning at controller_nios2e.v(1605): conditional expression evaluates to a constant" {  } { { "controller/synthesis/submodules/controller_nios2e.v" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_nios2e.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 1 -1 1533279141268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_controller_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_controller_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m reset_controller_testbench.v(3) " "Verilog HDL Declaration information at reset_controller_testbench.v(3): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "reset_controller_testbench.v" "" { Text "C:/github/blastit/FPGA/reset_controller_testbench.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279141241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET reset_controller.v(7) " "Verilog HDL Declaration information at reset_controller.v(7): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "reset_controller.v" "" { Text "C:/github/blastit/FPGA/reset_controller.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279141234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START reset_controller.v(8) " "Verilog HDL Declaration information at reset_controller.v(8): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "reset_controller.v" "" { Text "C:/github/blastit/FPGA/reset_controller.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279141233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_counter_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_counter_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m timer_counter_testbench.v(3) " "Verilog HDL Declaration information at timer_counter_testbench.v(3): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "timer_counter_testbench.v" "" { Text "C:/github/blastit/FPGA/timer_counter_testbench.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279141227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tick_counter_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file tick_counter_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tick_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file tick_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_array_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file sseg_array_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blastit_demo_mcu_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file blastit_demo_mcu_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blastit_demo_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file blastit_demo_mcu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blastit_demo_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file blastit_demo_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blastit_demo_daylight.v 1 1 " "Found 1 design units, including 1 entities, in source file blastit_demo_daylight.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blastit_demo_all_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file blastit_demo_all_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_array.v 1 1 " "Found 1 design units, including 1 entities, in source file sseg_array.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blastit_main.v 1 1 " "Found 1 design units, including 1 entities, in source file blastit_main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_m_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_m_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_m_counter_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_m_counter_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file parity_calculator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBIT dbit parity_calculator.v(4) " "Verilog HDL Declaration information at parity_calculator.v(4): object \"DBIT\" differs only in case from object \"dbit\" in the same scope" {  } { { "parity_calculator.v" "" { Text "C:/github/blastit/FPGA/parity_calculator.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279141072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_calculator_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file parity_calculator_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_demo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sseg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stack.v(44) " "Verilog HDL information at stack.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "stack.v" "" { Text "C:/github/blastit/FPGA/stack.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 1 -1 1533279141023 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stack.v(27) " "Verilog HDL information at stack.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "stack.v" "" { Text "C:/github/blastit/FPGA/stack.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 1 -1 1533279141023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_demo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279141001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBIT dbit uart.v(7) " "Verilog HDL Declaration information at uart.v(7): object \"DBIT\" differs only in case from object \"dbit\" in the same scope" {  } { { "uart.v" "" { Text "C:/github/blastit/FPGA/uart.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279141001 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(35) " "Verilog HDL information at uart.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "C:/github/blastit/FPGA/uart.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 1 -1 1533279141000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_demo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBIT dbit uart_rx.v(4) " "Verilog HDL Declaration information at uart_rx.v(4): object \"DBIT\" differs only in case from object \"dbit\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/github/blastit/FPGA/uart_rx.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DBIT dbit uart_tx.v(4) " "Verilog HDL Declaration information at uart_tx.v(4): object \"DBIT\" differs only in case from object \"dbit\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/github/blastit/FPGA/uart_tx.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_addr_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_addr_router.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_addr_router.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_addr_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_xbar_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_id_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_id_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_001.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_001.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_id_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_002.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_002.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_id_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel controller_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at controller_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_003.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel controller_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at controller_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "controller/synthesis/submodules/controller_mm_interconnect_0_id_router_003.sv" "" { Text "C:/github/blastit/FPGA/controller/synthesis/submodules/controller_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 1 -1 1533279140773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_demux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_xbar_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_bcd1_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_bcd1_bcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_bcd1_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_bcd1_bin.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_bcd1_status.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_bcd1_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_boost.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_boost.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_command_en.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_command_en.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_command_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_command_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_command_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_command_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_daylight.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_daylight.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_disp_en.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_disp_en.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_disp_en_brightness.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_disp_en_brightness.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_dram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_ign.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_ign.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_ign_en.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_ign_en.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_iram.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_iram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file controller/synthesis/submodules/controller_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_leds_boost_sel_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_leds_boost_sel_addr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_leds_wr_val.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_leds_wr_val.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file controller/synthesis/submodules/controller_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_qsys_0_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2e.v 21 21 " "Found 21 design units, including 21 entities, in source file controller/synthesis/submodules/controller_nios2e.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2e_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2e_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2e_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2e_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2e_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_nios2e_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2e_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_onchip_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_onchip_dram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_onchip_iram.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_onchip_iram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_onchip_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_onchip_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_rc1_control.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_rc1_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_sseg_counter_of.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_sseg_counter_of.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_sseg_reset_control.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_sseg_reset_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_sseg_sel_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_sseg_sel_addr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_sseg_wr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_sseg_wr_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_sseg_wr_val.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_sseg_wr_val.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_status_led_en.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_status_led_en.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_sysid_c001.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_sysid_c001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_system_status.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_system_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_tc_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_tc_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_tc_reset_control.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_tc_reset_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_tc1_m.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_tc1_m.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_tc1_status.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_tc1_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_uart1_baud_control.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_uart1_baud_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_uart1_dvsr.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_uart1_dvsr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_uart1_r_data.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_uart1_r_data.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_uart1_reset_control.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_uart1_reset_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_uart1_status_control.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_uart1_status_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_uart1_tx_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_uart1_tx_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_uart1_w_data.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_uart1_w_data.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_uart1_wr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_uart1_wr_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/submodules/controller_warning_en.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_warning_en.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/synthesis/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller/synthesis/controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 1 -1 1533279140071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Quartus II" 1 -1 1533279139917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blastit -c blastit_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off blastit -c blastit_main" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 1 -1 1533279138906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 1 -1 1533279138887 ""}
