Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 742563666e0746669921d96f4637de1e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sum_1_tb_behav xil_defaultlib.sum_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'n' [D:/moshushiyan/lab1/lab1.srcs/sources_1/new/sum1.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.normalcode0
Compiling module xil_defaultlib.normaldecode
Compiling module xil_defaultlib.prioritydecode
Compiling module xil_defaultlib.sum1
Compiling module xil_defaultlib.sum_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sum_1_tb_behav
