// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/06/2025 19:47:06"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mMPU (
	inCLK,
	inRST,
	inData,
	OutReg,
	oWbus,
	oPC,
	oMemory,
	oInst,
	oTMPREG,
	oBReg,
	oCReg,
	oAcc,
	oFlag,
	oEp,
	oCp,
	oLi,
	oHLT,
	oCLK,
	oTstate);
input 	inCLK;
input 	inRST;
input 	[7:0] inData;
output 	[7:0] OutReg;
output 	[15:0] oWbus;
output 	[15:0] oPC;
output 	[7:0] oMemory;
output 	[7:0] oInst;
output 	[7:0] oTMPREG;
output 	[7:0] oBReg;
output 	[7:0] oCReg;
output 	[7:0] oAcc;
output 	[1:0] oFlag;
output 	oEp;
output 	oCp;
output 	oLi;
output 	oHLT;
output 	oCLK;
output 	[17:0] oTstate;

// Design Ports Information
// oWbus[0]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[4]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[6]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[7]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[8]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[9]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[10]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[11]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[12]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[13]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[14]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[15]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[0]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[1]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[2]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[3]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[4]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[5]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[6]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[7]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[0]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[1]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[2]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[3]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[4]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[5]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[6]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[7]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[0]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[1]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[2]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[3]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[5]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[6]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[7]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[8]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[9]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[10]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[11]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[12]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[14]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[15]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[0]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[1]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[3]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[4]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[5]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[7]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[0]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[2]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[3]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[4]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[5]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[7]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[1]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[2]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[3]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[4]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[5]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[6]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[7]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[2]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[4]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[5]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[6]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[7]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[0]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[2]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[3]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[4]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[5]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[6]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[7]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFlag[0]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFlag[1]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEp	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCp	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLi	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHLT	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCLK	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[0]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[1]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[4]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[5]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[7]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[8]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[9]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[10]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[11]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[12]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[13]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[14]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[15]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[16]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[17]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inRST	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inCLK	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[0]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[3]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[4]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[7]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mMPU_v_fast.sdo");
// synopsys translate_on

wire \ControllerSequencer|InstructionDecoder|Equal12~2_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal2~0_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~7_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~8_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~9_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~10_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~11_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~12_combout ;
wire \ProgramCounter|ProgramCounter_2|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_10|outQ~1_combout ;
wire \ControllerSequencer|ControlMatrix|oEmdr~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal19~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal3~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEc~1_combout ;
wire \ControllerSequencer|ControlMatrix|oEb~0_combout ;
wire \ProgramCounter|tWbus[0]~1_combout ;
wire \ProgramCounter|tWbus[0]~2_combout ;
wire \Bus|outData[15]~30_combout ;
wire \Bus|outData[15]~32_combout ;
wire \Bus|always0~2_combout ;
wire \ProgramCounter|tWbus[1]~8_combout ;
wire \ProgramCounter|tWbus[2]~15_combout ;
wire \ProgramCounter|tWbus[2]~16_combout ;
wire \ProgramCounter|tWbus[3]~23_combout ;
wire \ProgramCounter|tWbus[3]~24_combout ;
wire \ProgramCounter|tWbus[4]~26_combout ;
wire \ProgramCounter|tWbus[5]~35_combout ;
wire \ProgramCounter|tWbus[5]~36_combout ;
wire \ProgramCounter|tWbus[6]~39_combout ;
wire \ProgramCounter|tWbus[6]~40_combout ;
wire \ProgramCounter|tWbus[7]~45_combout ;
wire \ProgramCounter|tWbus[7]~46_combout ;
wire \Bus|outData[15]~49_combout ;
wire \MAR|Reg_10|outData~regout ;
wire \MAR|Reg_14|outData~regout ;
wire \ALU|outQ[3]~10_combout ;
wire \ALU|nBinput1~combout ;
wire \ALU|outQ~20_combout ;
wire \ALU|outQ~21_combout ;
wire \ALU|outQ[1]~27_combout ;
wire \ALU|outQ[1]~28_combout ;
wire \ALU|outQ[1]~29_combout ;
wire \ALU|outQ[1]~30_combout ;
wire \ALU|outQ[1]~31_combout ;
wire \ALU|outQ[1]~32_combout ;
wire \ALU|outQ~41_combout ;
wire \ControllerSequencer|ControlMatrix|oCE~0_combout ;
wire \Bus|outData[10]~65_combout ;
wire \Bus|outData[14]~68_combout ;
wire \ALU|outQ[1]~65_combout ;
wire \ControllerSequencer|RingCounter|RingCount_3|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_13|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_13|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_13|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_14|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_14|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_14|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_15|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_15|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_15|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_16|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_16|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_16|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_8|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_5|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_5|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_5|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_6|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_6|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_6|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_7|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_7|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_7|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_8|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_8|outQ~regout ;
wire \ControllerSequencer|ControlMatrix|oLpcu~0_combout ;
wire \ProgramCounter|ProgramCounter_13|outQ~1_combout ;
wire \Bus|outData[14]_468~combout ;
wire \ProgramCounter|ProgramCounter_13|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_13|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_13|outQ~regout ;
wire \Bus|outData[0]~16_combout ;
wire \inRST~combout ;
wire \inRST~clkctrl_outclk ;
wire \ControllerSequencer|RingCounter|RingCount_2|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_2|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_2|outQ~regout ;
wire \InstructionRegister|InstructionRegister_0|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal10~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal10~1_combout ;
wire \ControllerSequencer|RingCounter|RingCount_4|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_4|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_4|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_9|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_9|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_9|outQ~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal0~0_combout ;
wire \ALU|outQ[1]~62_combout ;
wire \ControllerSequencer|ControlMatrix|oLa~6_combout ;
wire \ControllerSequencer|ControlMatrix|oLtmp~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLtmp~combout ;
wire \TMP|Reg_6|outData~regout ;
wire \ALU|outQ[6]~48_combout ;
wire \ControllerSequencer|ControlMatrix|Su~3_combout ;
wire \ControllerSequencer|ControlMatrix|Su~2_combout ;
wire \ControllerSequencer|ControlMatrix|oLa~4_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal5~0_combout ;
wire \ProgramCounter|ProgramCounter_3|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_3|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_3|outQ~regout ;
wire \ControllerSequencer|ControlMatrix|oCp~3_combout ;
wire \ControllerSequencer|ControlMatrix|oCp~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_1|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_1|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_1|outQ~regout ;
wire \ControllerSequencer|ControlMatrix|oCp~1_combout ;
wire \ControllerSequencer|ControlMatrix|oEp~1_combout ;
wire \ControllerSequencer|ControlMatrix|oCp~2_combout ;
wire \ControllerSequencer|ControlMatrix|oCp~4_combout ;
wire \ProgramCounter|ProgramCounter_0|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_0|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_0|outQ~regout ;
wire \ProgramCounter|ProgramCounter_1|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_1|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_1|outQ~regout ;
wire \ProgramCounter|ProgramCounter_2|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_2|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_2|outQ~regout ;
wire \ProgramCounter|ProgramCounter_7|always0~0_combout ;
wire \ProgramCounter|ProgramCounter_7|always0~1_combout ;
wire \ProgramCounter|ProgramCounter_6|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_6|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_6|outQ~regout ;
wire \ProgramCounter|ProgramCounter_15|always0~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal14~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal14~0_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~0_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~1_combout ;
wire \ControllerSequencer|ControlMatrix|oEa~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEtmp~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEtmp~combout ;
wire \ControllerSequencer|ControlMatrix|oEp~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEp~3_combout ;
wire \noEpc~combout ;
wire \ProgramCounter|tWbus[0]~5_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal27~2_combout ;
wire \ControllerSequencer|ControlMatrix|oEc~2_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal7~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEi~combout ;
wire \Bus|always0~1_combout ;
wire \ProgramCounter|tWbus[0]~6_combout ;
wire \ProgramCounter|tWbus[7]~44_combout ;
wire \ALU|outQ[7]~64_combout ;
wire \ALU|outQ[7]~63_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal5~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal21~0_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~2_combout ;
wire \ALU|outQ[7]~19_combout ;
wire \ALU|outQ[7]~19clkctrl_outclk ;
wire \TMP|Reg_7|outData~regout ;
wire \ALU|outQ[7]~55_combout ;
wire \ALU|outQ[1]~12_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal5~2_combout ;
wire \Acc|Acc_6|outData~regout ;
wire \Acc|Acc_4|outData~regout ;
wire \Acc|Acc_2|outData~regout ;
wire \Acc|Acc_0|outData~feeder_combout ;
wire \Acc|Acc_0|outData~regout ;
wire \ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ;
wire \ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ;
wire \ALU|outQ[7]~56_combout ;
wire \Acc|Acc_7|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal21~1_combout ;
wire \ALU|outQ[1]~13_combout ;
wire \ALU|outQ[7]~57_combout ;
wire \ALU|outQ[7]~58_combout ;
wire \ALU|outQ[7]~59_combout ;
wire \ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout ;
wire \ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout ;
wire \ALU|outQ[7]~60_combout ;
wire \ALU|outQ[7]~61_combout ;
wire \ControllerSequencer|ControlMatrix|oEu~combout ;
wire \ProgramCounter|tWbus[7]~47_combout ;
wire \ProgramCounter|tWbus[7]~48_combout ;
wire \ProgramCounter|tWbus[7]~49_combout ;
wire \Bus|outData[15]~62_combout ;
wire \Bus|outData[15]~63_combout ;
wire \Bus|outData[15]$latch~combout ;
wire \Bus|outData[15]~26_combout ;
wire \ProgramCounter|ProgramCounter_15|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_15|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_15|outQ~regout ;
wire \Bus|outData[7]~45_combout ;
wire \Bus|outData[7]$latch~combout ;
wire \ProgramCounter|ProgramCounter_7|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_7|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_7|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_7|outQ~regout ;
wire \ProgramCounter|ProgramCounter_9|always0~0_combout ;
wire \Bus|outData[13]~58_combout ;
wire \Bus|outData[13]~59_combout ;
wire \Bus|outData[13]$latch~combout ;
wire \Bus|outData[13]~67_combout ;
wire \MAR|Reg_13|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal0~1_combout ;
wire \ControllerSequencer|ControlMatrix|oEb~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLb~combout ;
wire \B|Reg_4|outData~regout ;
wire \ProgramCounter|tWbus[4]~27_combout ;
wire \ProgramCounter|tWbus[4]~28_combout ;
wire \ProgramCounter|tWbus[4]~29_combout ;
wire \ProgramCounter|tWbus[4]~30_combout ;
wire \ProgramCounter|tWbus[4]~31_combout ;
wire \Bus|outData[12]~56_combout ;
wire \Bus|outData[12]~57_combout ;
wire \Bus|outData[12]$latch~combout ;
wire \Bus|outData[12]~25_combout ;
wire \MAR|Reg_12|outData~feeder_combout ;
wire \MAR|Reg_12|outData~regout ;
wire \MAR|Reg_15|outData~feeder_combout ;
wire \MAR|Reg_15|outData~regout ;
wire \Memory|aMemory~1_combout ;
wire \MAR|Reg_7|outData~regout ;
wire \Bus|outData[11]~54_combout ;
wire \Bus|outData[11]~55_combout ;
wire \Bus|outData[11]$latch~combout ;
wire \Bus|outData[11]~66_combout ;
wire \MAR|Reg_11|outData~regout ;
wire \MAR|Reg_9|outData~regout ;
wire \ControllerSequencer|ControlMatrix|oRDWR~0_combout ;
wire \ControllerSequencer|ControlMatrix|oRDWR~1_combout ;
wire \ControllerSequencer|ControlMatrix|oRDWR~2_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal11~1_combout ;
wire \ControllerSequencer|ControlMatrix|oCE~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLmdr~1_combout ;
wire \ControllerSequencer|ControlMatrix|oCE~2_combout ;
wire \Memory|aMemory~3_combout ;
wire \Memory|aMemory~2_combout ;
wire \Memory|outData[0]~en_regout ;
wire \MDR|InSelectMUX|outQ[0]~0_combout ;
wire \MDR|InSelectMUX|outQ[0]~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLmdr~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLmdr~2_combout ;
wire \ControllerSequencer|ControlMatrix|oLmdr~3_combout ;
wire \ProgramCounter|tWbus[0]~0_combout ;
wire \TMP|Reg_0|outData~regout ;
wire \ControllerSequencer|ControlMatrix|oEc~0_combout ;
wire \ALU|outQ[7]~11_combout ;
wire \Acc|Acc_1|outData~regout ;
wire \ALU|outQ[0]~66_combout ;
wire \ALU|outQ[0]~67_combout ;
wire \ALU|outQ[0]~33_combout ;
wire \ALU|outQ[0]~34_combout ;
wire \ProgramCounter|tWbus[0]~3_combout ;
wire \ProgramCounter|tWbus[0]~4_combout ;
wire \ProgramCounter|tWbus[0]~7_combout ;
wire \Bus|outData[8]~46_combout ;
wire \Bus|outData[8]~47_combout ;
wire \Bus|outData[8]$latch~combout ;
wire \Bus|outData[8]~64_combout ;
wire \MAR|Reg_8|outData~regout ;
wire \Memory|aMemory~0_combout ;
wire \Memory|aMemory~4_combout ;
wire \inCLK~combout ;
wire \nCLK~combout ;
wire \nCLK~clkctrl_outclk ;
wire \MAR|Reg_0|outData~regout ;
wire \MAR|Reg_1|outData~feeder_combout ;
wire \MAR|Reg_1|outData~regout ;
wire \MAR|Reg_2|outData~feeder_combout ;
wire \MAR|Reg_2|outData~regout ;
wire \MAR|Reg_3|outData~regout ;
wire \MAR|Reg_4|outData~feeder_combout ;
wire \MAR|Reg_4|outData~regout ;
wire \MAR|Reg_5|outData~regout ;
wire \MAR|Reg_6|outData~feeder_combout ;
wire \MAR|Reg_6|outData~regout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \Memory|outData[7]~reg0feeder_combout ;
wire \Memory|outData[7]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[7]~8_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \Memory|outData[6]~reg0feeder_combout ;
wire \Memory|outData[6]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[6]~7_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \Memory|outData[4]~reg0feeder_combout ;
wire \Memory|outData[4]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[4]~5_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \Memory|outData[3]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[3]~4_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \Memory|outData[2]~reg0feeder_combout ;
wire \Memory|outData[2]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[2]~3_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \Memory|outData[1]~reg0feeder_combout ;
wire \Memory|outData[1]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[1]~2_combout ;
wire \TMP|Reg_1|outData~regout ;
wire \B|Reg_1|outData~regout ;
wire \ProgramCounter|tWbus[1]~9_combout ;
wire \ProgramCounter|tWbus[1]~10_combout ;
wire \ProgramCounter|tWbus[1]~11_combout ;
wire \ProgramCounter|tWbus[1]~12_combout ;
wire \ProgramCounter|tWbus[1]~13_combout ;
wire \Bus|outData[9]~50_combout ;
wire \Bus|outData[9]~51_combout ;
wire \Bus|outData[9]$latch~combout ;
wire \Bus|outData[9]~24_combout ;
wire \ProgramCounter|ProgramCounter_9|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_9|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_9|outQ~regout ;
wire \Bus|outData[1]~39_combout ;
wire \Bus|outData[1]$latch~combout ;
wire \Bus|outData[1]~17_combout ;
wire \InstructionRegister|InstructionRegister_1|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal16~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal16~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal12~3_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal7~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLa~7_combout ;
wire \ControllerSequencer|ControlMatrix|oLa~5_combout ;
wire \Acc|Acc_5|outData~regout ;
wire \TMP|Reg_5|outData~regout ;
wire \Acc|Acc_3|outData~regout ;
wire \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ;
wire \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~0_combout ;
wire \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1_combout ;
wire \ALU|Full_Adder_1|OR_O~0_combout ;
wire \ALU|Full_Adder_2|OR_O~0_combout ;
wire \ALU|Full_Adder_3|OR_O~0_combout ;
wire \ALU|Full_Adder_4|OR_O~0_combout ;
wire \ALU|Full_Adder_5|OR_O~0_combout ;
wire \ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout ;
wire \ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ;
wire \ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ;
wire \ALU|outQ[6]~50_combout ;
wire \ALU|outQ[6]~51_combout ;
wire \ALU|outQ[6]~49_combout ;
wire \ALU|outQ[6]~52_combout ;
wire \ALU|outQ[6]~53_combout ;
wire \ALU|outQ[6]~54_combout ;
wire \TMP|Reg_4|outData~regout ;
wire \ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout ;
wire \ALU|outQ~42_combout ;
wire \ALU|outQ~44_combout ;
wire \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout ;
wire \ALU|outQ[4]~43_combout ;
wire \ALU|outQ[4]~45_combout ;
wire \ALU|outQ[4]~46_combout ;
wire \ALU|outQ[4]~47_combout ;
wire \ALU|outQ[5]~35_combout ;
wire \ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout ;
wire \ALU|outQ[5]~36_combout ;
wire \ALU|outQ[5]~37_combout ;
wire \ALU|outQ[5]~38_combout ;
wire \ALU|outQ[5]~39_combout ;
wire \ALU|outQ[5]~40_combout ;
wire \ALU|Equal16~1_combout ;
wire \TMP|Reg_3|outData~regout ;
wire \ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout ;
wire \ALU|outQ[3]~14_combout ;
wire \ALU|outQ[3]~15_combout ;
wire \ALU|outQ[3]~16_combout ;
wire \ALU|outQ[3]~17_combout ;
wire \ALU|outQ[3]~18_combout ;
wire \TMP|Reg_2|outData~regout ;
wire \ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout ;
wire \ALU|outQ~23_combout ;
wire \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout ;
wire \ALU|outQ[2]~22_combout ;
wire \ALU|outQ[2]~24_combout ;
wire \ALU|outQ[2]~25_combout ;
wire \ALU|outQ[2]~26_combout ;
wire \ALU|Equal16~0_combout ;
wire \ALU|Equal16~2_combout ;
wire \ALU|outZeroFlag~regout ;
wire \ControllerSequencer|ControlMatrix|oLmar~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLpcl~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEmdr~1_combout ;
wire \ControllerSequencer|ControlMatrix|oEmdr~2_combout ;
wire \Bus|always0~0_combout ;
wire \ProgramCounter|tWbus[3]~20_combout ;
wire \ControllerSequencer|ControlMatrix|oLc~combout ;
wire \C|Reg_3|outData~regout ;
wire \ProgramCounter|tWbus[3]~21_combout ;
wire \ProgramCounter|tWbus[3]~22_combout ;
wire \ProgramCounter|tWbus[3]~25_combout ;
wire \Bus|outData[3]~41_combout ;
wire \Bus|outData[3]$latch~combout ;
wire \Bus|outData[3]~19_combout ;
wire \InstructionRegister|InstructionRegister_3|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal6~4_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal24~4_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~2_combout ;
wire \ControllerSequencer|RingCounter|RingCount_11|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_10|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_10|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_10|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_11|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_11|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_12|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_12|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_12|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_17|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_17|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_17|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_0|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_0|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_0|outQB~regout ;
wire \ControllerSequencer|ControlMatrix|oEp~2_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~3_combout ;
wire \noLm~0_combout ;
wire \noLm~1_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \Memory|outData[5]~reg0feeder_combout ;
wire \Memory|outData[5]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[5]~6_combout ;
wire \ProgramCounter|tWbus[5]~32_combout ;
wire \B|Reg_5|outData~regout ;
wire \ProgramCounter|tWbus[5]~33_combout ;
wire \ProgramCounter|tWbus[5]~34_combout ;
wire \ProgramCounter|tWbus[5]~37_combout ;
wire \Bus|outData[5]~43_combout ;
wire \Bus|outData[5]$latch~combout ;
wire \Bus|outData[5]~21_combout ;
wire \InstructionRegister|InstructionRegister_5|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal1~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLo~combout ;
wire \Bus|outData[15]~33_combout ;
wire \Bus|outData[15]~31_combout ;
wire \Bus|outData[15]~34_combout ;
wire \Bus|outData[15]~35_combout ;
wire \Bus|outData[15]~36_combout ;
wire \Bus|outData[15]~48_combout ;
wire \Bus|outData[15]~48clkctrl_outclk ;
wire \Input_Register|Input_Register|outData[2]~feeder_combout ;
wire \ProgramCounter|tWbus[2]~17_combout ;
wire \ProgramCounter|tWbus[2]~18_combout ;
wire \ProgramCounter|tWbus[2]~14_combout ;
wire \ProgramCounter|tWbus[2]~19_combout ;
wire \Bus|outData[10]~52_combout ;
wire \Bus|outData[10]~53_combout ;
wire \Bus|outData[10]$latch~combout ;
wire \ProgramCounter|ProgramCounter_10|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_10|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_10|outQ~regout ;
wire \Bus|outData[2]~40_combout ;
wire \Bus|outData[2]$latch~combout ;
wire \Bus|outData[2]~18_combout ;
wire \InstructionRegister|InstructionRegister_2|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal9~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal9~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLpcu~1_combout ;
wire \noLp~0_combout ;
wire \ProgramCounter|ProgramCounter_11|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_11|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_11|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_11|outQ~regout ;
wire \ProgramCounter|ProgramCounter_15|always0~0_combout ;
wire \ProgramCounter|ProgramCounter_12|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_12|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_12|outQ~regout ;
wire \Bus|outData[4]~42_combout ;
wire \Bus|outData[4]$latch~combout ;
wire \Bus|outData[4]~20_combout ;
wire \InstructionRegister|InstructionRegister_4|outData~feeder_combout ;
wire \InstructionRegister|InstructionRegister_4|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal18~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal11~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLmarc~0_combout ;
wire \Bus|outData[7]~28_combout ;
wire \Bus|outData[7]~28clkctrl_outclk ;
wire \ProgramCounter|ProgramCounter_14|outQ~1_combout ;
wire \ProgramCounter|tWbus[6]~38_combout ;
wire \ProgramCounter|tWbus[6]~41_combout ;
wire \ProgramCounter|tWbus[6]~42_combout ;
wire \ProgramCounter|tWbus[6]~43_combout ;
wire \Bus|outData[14]~60_combout ;
wire \Bus|outData[14]~61_combout ;
wire \Bus|outData[14]$latch~combout ;
wire \ProgramCounter|ProgramCounter_14|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_14|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_14|outQ~regout ;
wire \Bus|outData[6]~44_combout ;
wire \Bus|outData[6]$latch~combout ;
wire \Bus|outData[6]~22_combout ;
wire \InstructionRegister|InstructionRegister_6|outData~feeder_combout ;
wire \InstructionRegister|InstructionRegister_6|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal4~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal23~0_combout ;
wire \Bus|outData[15]~38_combout ;
wire \Bus|outData[7]~29_combout ;
wire \Bus|outData[7]~37_combout ;
wire \Bus|outData[7]_307~combout ;
wire \Bus|outData[7]~23_combout ;
wire \InstructionRegister|InstructionRegister_7|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal4~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal4~2_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~5_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~6_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~3_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~4_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~13_combout ;
wire \ControllerSequencer|RingCounter|RingCount_3|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_3|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_4|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_4|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_5|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_5|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_6|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_6|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_7|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_7|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_8|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_8|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_9|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_9|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_10|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_10|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_11|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_11|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_12|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_12|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_13|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_13|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_14|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_14|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_15|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_15|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_16|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_16|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_17|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_17|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_0|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_0|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_1|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_1|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_2|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_2|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_3|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_3|outQ~regout ;
wire \Bus|comb~1_combout ;
wire \Bus|outData[0]~27_combout ;
wire \Bus|outData[0]$latch~0_combout ;
wire \Bus|comb~0_combout ;
wire \Bus|outData[0]$latch~combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \Memory|outData[0]~reg0_regout ;
wire \Output_Register|Reg|outData[2]~feeder_combout ;
wire \Output_Register|Reg|outData[3]~feeder_combout ;
wire \Output_Register|Reg|outData[4]~feeder_combout ;
wire \Output_Register|Reg|outData[6]~feeder_combout ;
wire \Output_Register|Reg|outData[7]~feeder_combout ;
wire \ProgramCounter|ProgramCounter_4|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_3|always0~0_combout ;
wire \ProgramCounter|ProgramCounter_4|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_4|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_4|outQ~regout ;
wire \ProgramCounter|ProgramCounter_5|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_5|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_5|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_5|outQ~regout ;
wire \ProgramCounter|ProgramCounter_8|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_8|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_8|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_8|outQ~regout ;
wire \B|Reg_0|outData~regout ;
wire \B|Reg_2|outData~regout ;
wire \B|Reg_3|outData~regout ;
wire \B|Reg_6|outData~regout ;
wire \B|Reg_7|outData~feeder_combout ;
wire \B|Reg_7|outData~regout ;
wire \C|Reg_0|outData~regout ;
wire \C|Reg_1|outData~regout ;
wire \C|Reg_2|outData~regout ;
wire \C|Reg_4|outData~regout ;
wire \C|Reg_5|outData~regout ;
wire \C|Reg_6|outData~regout ;
wire \C|Reg_7|outData~regout ;
wire \ALU|outSignFlag~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal6~5_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal6~6_combout ;
wire [7:0] \Output_Register|Reg|outData ;
wire [7:0] \Input_Register|Input_Register|outData ;
wire [7:0] \MDR|Reg|outData ;
wire [7:0] \ALU|outQ ;
wire [7:0] \inData~combout ;

wire [7:0] \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;

assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X22_Y6_N26
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal12~2 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal12~2_combout  = (!\InstructionRegister|InstructionRegister_2|outData~regout  & !\InstructionRegister|InstructionRegister_1|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal12~2 .lut_mask = 16'h000F;
defparam \ControllerSequencer|InstructionDecoder|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal2~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal2~0_combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & \InstructionRegister|InstructionRegister_5|outData~regout )

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal2~0 .lut_mask = 16'h5500;
defparam \ControllerSequencer|InstructionDecoder|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~7 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~7_combout  = (\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal9~1_combout ) # ((\ALU|outZeroFlag~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal10~1_combout ))))

	.dataa(\ALU|outZeroFlag~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~7_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~7 .lut_mask = 16'hE0C0;
defparam \ControllerSequencer|ControlMatrix|oRST~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~8 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~8_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal16~1_combout ) # ((!\ALU|outZeroFlag~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal10~1_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datac(\ALU|outZeroFlag~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~8_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~8 .lut_mask = 16'h8C88;
defparam \ControllerSequencer|ControlMatrix|oRST~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~9 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~9_combout  = (!\InstructionRegister|InstructionRegister_3|outData~regout  & (!\InstructionRegister|InstructionRegister_0|outData~regout  & !\InstructionRegister|InstructionRegister_7|outData~regout ))

	.dataa(vcc),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~9_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~9 .lut_mask = 16'h0003;
defparam \ControllerSequencer|ControlMatrix|oRST~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~10 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~10_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (!\InstructionRegister|InstructionRegister_6|outData~regout  & (!\InstructionRegister|InstructionRegister_1|outData~regout  & 
// !\InstructionRegister|InstructionRegister_2|outData~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~10_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~10 .lut_mask = 16'h0002;
defparam \ControllerSequencer|ControlMatrix|oRST~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~11 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~11_combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & (!\InstructionRegister|InstructionRegister_5|outData~regout  & (\ControllerSequencer|ControlMatrix|oRST~10_combout  & 
// \ControllerSequencer|ControlMatrix|oRST~9_combout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~10_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~9_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~11_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~11 .lut_mask = 16'h1000;
defparam \ControllerSequencer|ControlMatrix|oRST~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~12 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~12_combout  = (\ControllerSequencer|ControlMatrix|oRST~11_combout ) # ((\ControllerSequencer|ControlMatrix|oRST~7_combout ) # (\ControllerSequencer|ControlMatrix|oRST~8_combout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oRST~11_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~7_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~8_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~12 .lut_mask = 16'hFFFC;
defparam \ControllerSequencer|ControlMatrix|oRST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_2|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_2|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_1|outQ~regout  & (\ProgramCounter|ProgramCounter_0|outQ~regout  & \ControllerSequencer|ControlMatrix|oCp~4_combout )))

	.dataa(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.datad(\noLp~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_2|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_2|outQ~1 .lut_mask = 16'hFF80;
defparam \ProgramCounter|ProgramCounter_2|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_10|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_10|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_9|outQ~regout  & \ProgramCounter|ProgramCounter_9|always0~0_combout ))

	.dataa(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datab(vcc),
	.datac(\noLp~0_combout ),
	.datad(\ProgramCounter|ProgramCounter_9|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_10|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_10|outQ~1 .lut_mask = 16'hFAF0;
defparam \ProgramCounter|ProgramCounter_10|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEmdr~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEmdr~0_combout  = (\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal11~1_combout ) # 
// (\ControllerSequencer|InstructionDecoder|Equal24~4_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal11~1_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal24~4_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEmdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEmdr~0 .lut_mask = 16'hFCEC;
defparam \ControllerSequencer|ControlMatrix|oEmdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal19~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal19~0_combout  = (!\InstructionRegister|InstructionRegister_3|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal18~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal0~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal19~0 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal3~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal3~0_combout  = (!\InstructionRegister|InstructionRegister_3|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal2~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal0~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal2~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal3~0 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEc~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEc~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal19~0_combout ) # (((\ControllerSequencer|InstructionDecoder|Equal12~3_combout  & \InstructionRegister|InstructionRegister_0|outData~regout )) # 
// (!\ControllerSequencer|ControlMatrix|oEc~0_combout ))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal12~3_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal19~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oEc~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEc~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEc~1 .lut_mask = 16'hEFCF;
defparam \ControllerSequencer|ControlMatrix|oEc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEb~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEb~0_combout  = (!\InstructionRegister|InstructionRegister_0|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal12~3_combout ) # (\ControllerSequencer|InstructionDecoder|Equal27~2_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal12~3_combout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal27~2_combout ),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEb~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEb~0 .lut_mask = 16'h00FA;
defparam \ControllerSequencer|ControlMatrix|oEb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~1 (
// Equation(s):
// \ProgramCounter|tWbus[0]~1_combout  = (\B|Reg_0|outData~regout  & (((\C|Reg_0|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~2_combout )))) # (!\B|Reg_0|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & 
// ((\C|Reg_0|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~2_combout ))))

	.dataa(\B|Reg_0|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\C|Reg_0|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~1 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~2 (
// Equation(s):
// \ProgramCounter|tWbus[0]~2_combout  = (\ProgramCounter|tWbus[0]~1_combout  & ((\TMP|Reg_0|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(\TMP|Reg_0|outData~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datad(\ProgramCounter|tWbus[0]~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~2 .lut_mask = 16'hAF00;
defparam \ProgramCounter|tWbus[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N14
cycloneii_lcell_comb \Bus|outData[15]~30 (
// Equation(s):
// \Bus|outData[15]~30_combout  = (!\ControllerSequencer|ControlMatrix|oLc~combout  & (((!\ControllerSequencer|ControlMatrix|oLa~6_combout  & \ControllerSequencer|ControlMatrix|oRST~1_combout )) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout 
// )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLa~6_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~30 .lut_mask = 16'h0705;
defparam \Bus|outData[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneii_lcell_comb \Bus|outData[15]~32 (
// Equation(s):
// \Bus|outData[15]~32_combout  = (!\ControllerSequencer|ControlMatrix|oEtmp~0_combout  & (!\ControllerSequencer|ControlMatrix|oLpcl~0_combout  & ((!\ControllerSequencer|InstructionDecoder|Equal24~4_combout ) # 
// (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEtmp~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLpcl~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal24~4_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~32 .lut_mask = 16'h0103;
defparam \Bus|outData[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneii_lcell_comb \Bus|always0~2 (
// Equation(s):
// \Bus|always0~2_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ) # (\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.cin(gnd),
	.combout(\Bus|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|always0~2 .lut_mask = 16'hFFFC;
defparam \Bus|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~8 (
// Equation(s):
// \ProgramCounter|tWbus[1]~8_combout  = (\ProgramCounter|ProgramCounter_1|outQ~regout  & ((\MDR|Reg|outData [1]) # ((!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_1|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [1]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datab(\MDR|Reg|outData [1]),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~8 .lut_mask = 16'h8CAF;
defparam \ProgramCounter|tWbus[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~15 (
// Equation(s):
// \ProgramCounter|tWbus[2]~15_combout  = (\C|Reg_2|outData~regout  & (((\B|Reg_2|outData~regout )) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))) # (!\C|Reg_2|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEc~2_combout  & 
// ((\B|Reg_2|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\C|Reg_2|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\B|Reg_2|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~15 .lut_mask = 16'hA2F3;
defparam \ProgramCounter|tWbus[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~16 (
// Equation(s):
// \ProgramCounter|tWbus[2]~16_combout  = (\ProgramCounter|tWbus[2]~15_combout  & ((\TMP|Reg_2|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datab(\TMP|Reg_2|outData~regout ),
	.datac(\ProgramCounter|tWbus[2]~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~16 .lut_mask = 16'hD0D0;
defparam \ProgramCounter|tWbus[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~23 (
// Equation(s):
// \ProgramCounter|tWbus[3]~23_combout  = (\Acc|Acc_3|outData~regout  & (((\ALU|outQ [3]) # (!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\Acc|Acc_3|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [3]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datac(\ALU|outQ [3]),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~23 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y4_N11
cycloneii_lcell_ff \Input_Register|Input_Register|outData[3] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [3]));

// Location: LCCOMB_X22_Y4_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~24 (
// Equation(s):
// \ProgramCounter|tWbus[3]~24_combout  = (\ProgramCounter|tWbus[3]~23_combout  & ((\Input_Register|Input_Register|outData [3]) # (!\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datac(\Input_Register|Input_Register|outData [3]),
	.datad(\ProgramCounter|tWbus[3]~23_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~24 .lut_mask = 16'hF300;
defparam \ProgramCounter|tWbus[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~26 (
// Equation(s):
// \ProgramCounter|tWbus[4]~26_combout  = (\MDR|Reg|outData [4] & ((\ProgramCounter|ProgramCounter_4|outQ~regout ) # ((!\noEpc~combout )))) # (!\MDR|Reg|outData [4] & (!\Bus|always0~0_combout  & ((\ProgramCounter|ProgramCounter_4|outQ~regout ) # 
// (!\noEpc~combout ))))

	.dataa(\MDR|Reg|outData [4]),
	.datab(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~26 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~35 (
// Equation(s):
// \ProgramCounter|tWbus[5]~35_combout  = (\ALU|outQ [5] & ((\Acc|Acc_5|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEa~0_combout )))) # (!\ALU|outQ [5] & (!\ControllerSequencer|ControlMatrix|oEu~combout  & ((\Acc|Acc_5|outData~regout ) # 
// (!\ControllerSequencer|ControlMatrix|oEa~0_combout ))))

	.dataa(\ALU|outQ [5]),
	.datab(\Acc|Acc_5|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~35 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N17
cycloneii_lcell_ff \Input_Register|Input_Register|outData[5] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [5]));

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~36 (
// Equation(s):
// \ProgramCounter|tWbus[5]~36_combout  = (\ProgramCounter|tWbus[5]~35_combout  & ((\Input_Register|Input_Register|outData [5]) # (!\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(vcc),
	.datac(\Input_Register|Input_Register|outData [5]),
	.datad(\ProgramCounter|tWbus[5]~35_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~36 .lut_mask = 16'hF500;
defparam \ProgramCounter|tWbus[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~39 (
// Equation(s):
// \ProgramCounter|tWbus[6]~39_combout  = (\ControllerSequencer|ControlMatrix|oEb~1_combout  & (\B|Reg_6|outData~regout  & ((\C|Reg_6|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~2_combout )))) # 
// (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & ((\C|Reg_6|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEc~2_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datab(\C|Reg_6|outData~regout ),
	.datac(\B|Reg_6|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~39 .lut_mask = 16'hC4F5;
defparam \ProgramCounter|tWbus[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~40 (
// Equation(s):
// \ProgramCounter|tWbus[6]~40_combout  = (\ProgramCounter|tWbus[6]~39_combout  & ((\TMP|Reg_6|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(vcc),
	.datab(\TMP|Reg_6|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datad(\ProgramCounter|tWbus[6]~39_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~40 .lut_mask = 16'hCF00;
defparam \ProgramCounter|tWbus[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~45 (
// Equation(s):
// \ProgramCounter|tWbus[7]~45_combout  = (\B|Reg_7|outData~regout  & (((\C|Reg_7|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~2_combout )))) # (!\B|Reg_7|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & 
// ((\C|Reg_7|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~2_combout ))))

	.dataa(\B|Reg_7|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\C|Reg_7|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~45 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~46 (
// Equation(s):
// \ProgramCounter|tWbus[7]~46_combout  = (\ProgramCounter|tWbus[7]~45_combout  & ((\TMP|Reg_7|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datac(\TMP|Reg_7|outData~regout ),
	.datad(\ProgramCounter|tWbus[7]~45_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~46 .lut_mask = 16'hF300;
defparam \ProgramCounter|tWbus[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneii_lcell_comb \Bus|outData[15]~49 (
// Equation(s):
// \Bus|outData[15]~49_combout  = (\ControllerSequencer|ControlMatrix|oEp~0_combout ) # ((\Bus|outData[7]~29_combout ) # ((\ControllerSequencer|ControlMatrix|oLpcu~1_combout ) # (!\noLm~0_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEp~0_combout ),
	.datab(\Bus|outData[7]~29_combout ),
	.datac(\noLm~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~49 .lut_mask = 16'hFFEF;
defparam \Bus|outData[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N25
cycloneii_lcell_ff \MAR|Reg_10|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[10]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_10|outData~regout ));

// Location: LCFF_X21_Y10_N21
cycloneii_lcell_ff \MAR|Reg_14|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[14]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_14|outData~regout ));

// Location: LCCOMB_X19_Y5_N10
cycloneii_lcell_comb \ALU|outQ[3]~10 (
// Equation(s):
// \ALU|outQ[3]~10_combout  = (\Acc|Acc_3|outData~regout  & ((\ALU|outQ[1]~62_combout ) # (\TMP|Reg_3|outData~regout ))) # (!\Acc|Acc_3|outData~regout  & (\ALU|outQ[1]~62_combout  & \TMP|Reg_3|outData~regout ))

	.dataa(vcc),
	.datab(\Acc|Acc_3|outData~regout ),
	.datac(\ALU|outQ[1]~62_combout ),
	.datad(\TMP|Reg_3|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~10 .lut_mask = 16'hFCC0;
defparam \ALU|outQ[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneii_lcell_comb \ALU|nBinput1 (
// Equation(s):
// \ALU|nBinput1~combout  = \TMP|Reg_1|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\TMP|Reg_1|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.cin(gnd),
	.combout(\ALU|nBinput1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|nBinput1 .lut_mask = 16'h0FF0;
defparam \ALU|nBinput1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneii_lcell_comb \ALU|outQ~20 (
// Equation(s):
// \ALU|outQ~20_combout  = (\Acc|Acc_2|outData~regout ) # (\TMP|Reg_2|outData~regout )

	.dataa(vcc),
	.datab(\Acc|Acc_2|outData~regout ),
	.datac(vcc),
	.datad(\TMP|Reg_2|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~20 .lut_mask = 16'hFFCC;
defparam \ALU|outQ~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneii_lcell_comb \ALU|outQ~21 (
// Equation(s):
// \ALU|outQ~21_combout  = (\Acc|Acc_2|outData~regout  & \TMP|Reg_2|outData~regout )

	.dataa(\Acc|Acc_2|outData~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\TMP|Reg_2|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~21 .lut_mask = 16'hAA00;
defparam \ALU|outQ~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneii_lcell_comb \ALU|outQ[1]~27 (
// Equation(s):
// \ALU|outQ[1]~27_combout  = (\ALU|outQ[1]~13_combout  & (((\TMP|Reg_1|outData~regout )))) # (!\ALU|outQ[1]~13_combout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal5~1_combout ))))

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(\TMP|Reg_1|outData~regout ),
	.datac(\ALU|outQ[1]~13_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~27 .lut_mask = 16'hCAC0;
defparam \ALU|outQ[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
cycloneii_lcell_comb \ALU|outQ[1]~28 (
// Equation(s):
// \ALU|outQ[1]~28_combout  = (\ALU|outQ[1]~12_combout  & (\Acc|Acc_0|outData~regout  & ((!\ALU|outQ[1]~13_combout )))) # (!\ALU|outQ[1]~12_combout  & ((\ALU|outQ[1]~13_combout  & (\Acc|Acc_0|outData~regout )) # (!\ALU|outQ[1]~13_combout  & 
// ((\Acc|Acc_2|outData~regout )))))

	.dataa(\Acc|Acc_0|outData~regout ),
	.datab(\Acc|Acc_2|outData~regout ),
	.datac(\ALU|outQ[1]~12_combout ),
	.datad(\ALU|outQ[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~28 .lut_mask = 16'h0AAC;
defparam \ALU|outQ[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneii_lcell_comb \ALU|outQ[1]~29 (
// Equation(s):
// \ALU|outQ[1]~29_combout  = \ALU|outQ[1]~28_combout  $ (((\ALU|outQ[1]~12_combout  & (\Acc|Acc_1|outData~regout  $ (\ALU|outQ[1]~27_combout )))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ALU|outQ[1]~12_combout ),
	.datac(\ALU|outQ[1]~28_combout ),
	.datad(\ALU|outQ[1]~27_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~29 .lut_mask = 16'hB478;
defparam \ALU|outQ[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneii_lcell_comb \ALU|outQ[1]~30 (
// Equation(s):
// \ALU|outQ[1]~30_combout  = (\ALU|outQ[7]~11_combout  & (((\ALU|outQ[1]~62_combout )))) # (!\ALU|outQ[7]~11_combout  & (\Acc|Acc_1|outData~regout  $ (((\ALU|outQ[1]~62_combout  & \ALU|outQ[1]~65_combout )))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ALU|outQ[1]~62_combout ),
	.datac(\ALU|outQ[7]~11_combout ),
	.datad(\ALU|outQ[1]~65_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~30 .lut_mask = 16'hC6CA;
defparam \ALU|outQ[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneii_lcell_comb \ALU|outQ[1]~31 (
// Equation(s):
// \ALU|outQ[1]~31_combout  = (\ALU|outQ[1]~62_combout  & (\Acc|Acc_1|outData~regout  $ (((!\ALU|outQ[7]~11_combout  & \ALU|outQ[1]~65_combout ))))) # (!\ALU|outQ[1]~62_combout  & (((\ALU|outQ[7]~11_combout ))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ALU|outQ[1]~62_combout ),
	.datac(\ALU|outQ[7]~11_combout ),
	.datad(\ALU|outQ[1]~65_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~31 .lut_mask = 16'hB4B8;
defparam \ALU|outQ[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneii_lcell_comb \ALU|outQ[1]~32 (
// Equation(s):
// \ALU|outQ[1]~32_combout  = (\ALU|outQ[1]~30_combout  & ((\TMP|Reg_1|outData~regout ) # ((\ALU|outQ[1]~31_combout )))) # (!\ALU|outQ[1]~30_combout  & (((\ALU|outQ[1]~31_combout  & \ALU|outQ[1]~29_combout ))))

	.dataa(\ALU|outQ[1]~30_combout ),
	.datab(\TMP|Reg_1|outData~regout ),
	.datac(\ALU|outQ[1]~31_combout ),
	.datad(\ALU|outQ[1]~29_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~32 .lut_mask = 16'hF8A8;
defparam \ALU|outQ[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
cycloneii_lcell_comb \ALU|outQ~41 (
// Equation(s):
// \ALU|outQ~41_combout  = (\Acc|Acc_4|outData~regout ) # (\TMP|Reg_4|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Acc|Acc_4|outData~regout ),
	.datad(\TMP|Reg_4|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~41 .lut_mask = 16'hFFF0;
defparam \ALU|outQ~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCE~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCE~0_combout  = (\ALU|outZeroFlag~regout  & (\ControllerSequencer|InstructionDecoder|Equal10~0_combout  & (\ControllerSequencer|InstructionDecoder|Equal9~0_combout  & 
// \ControllerSequencer|RingCounter|RingCount_7|outQ~regout )))

	.dataa(\ALU|outZeroFlag~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCE~0 .lut_mask = 16'h8000;
defparam \ControllerSequencer|ControlMatrix|oCE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneii_lcell_comb \Bus|outData[10]~65 (
// Equation(s):
// \Bus|outData[10]~65_combout  = (\Bus|outData[10]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(\Bus|outData[14]_468~combout ),
	.datac(vcc),
	.datad(\Bus|outData[10]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[10]~65 .lut_mask = 16'hFF33;
defparam \Bus|outData[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneii_lcell_comb \Bus|outData[14]~68 (
// Equation(s):
// \Bus|outData[14]~68_combout  = (\Bus|outData[14]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[14]$latch~combout ),
	.datad(\Bus|outData[14]_468~combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]~68 .lut_mask = 16'hF0FF;
defparam \Bus|outData[14]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneii_lcell_comb \ALU|outQ[1]~65 (
// Equation(s):
// \ALU|outQ[1]~65_combout  = \TMP|Reg_1|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout  $ (((\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ) # (\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1_combout ))))

	.dataa(\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ),
	.datab(\TMP|Reg_1|outData~regout ),
	.datac(\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~65 .lut_mask = 16'hC936;
defparam \ALU|outQ[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[3]));
// synopsys translate_off
defparam \inData[3]~I .input_async_reset = "none";
defparam \inData[3]~I .input_power_up = "low";
defparam \inData[3]~I .input_register_mode = "none";
defparam \inData[3]~I .input_sync_reset = "none";
defparam \inData[3]~I .oe_async_reset = "none";
defparam \inData[3]~I .oe_power_up = "low";
defparam \inData[3]~I .oe_register_mode = "none";
defparam \inData[3]~I .oe_sync_reset = "none";
defparam \inData[3]~I .operation_mode = "input";
defparam \inData[3]~I .output_async_reset = "none";
defparam \inData[3]~I .output_power_up = "low";
defparam \inData[3]~I .output_register_mode = "none";
defparam \inData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[5]));
// synopsys translate_off
defparam \inData[5]~I .input_async_reset = "none";
defparam \inData[5]~I .input_power_up = "low";
defparam \inData[5]~I .input_register_mode = "none";
defparam \inData[5]~I .input_sync_reset = "none";
defparam \inData[5]~I .oe_async_reset = "none";
defparam \inData[5]~I .oe_power_up = "low";
defparam \inData[5]~I .oe_register_mode = "none";
defparam \inData[5]~I .oe_sync_reset = "none";
defparam \inData[5]~I .operation_mode = "input";
defparam \inData[5]~I .output_async_reset = "none";
defparam \inData[5]~I .output_power_up = "low";
defparam \inData[5]~I .output_register_mode = "none";
defparam \inData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_3|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_3|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_2|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_2|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_3|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_2|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_3|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_3|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_3|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_13|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_13|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_13|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_12|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_13|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_13|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_13|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_13|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_13|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_12|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_13|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_13|always0~0 .lut_mask = 16'hAAFF;
defparam \ControllerSequencer|RingCounter|RingCount_13|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N5
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_13|outQ (
	.clk(\nCLK~combout ),
	.datain(gnd),
	.sdata(\ControllerSequencer|RingCounter|RingCount_13|outQ~0_combout ),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_13|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ));

// Location: LCCOMB_X20_Y3_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_14|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_14|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_13|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_14|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_13|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_14|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_13|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_14|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_14|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_14|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_14|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_14|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_13|outQB~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_14|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_14|always0~0 .lut_mask = 16'hFF33;
defparam \ControllerSequencer|RingCounter|RingCount_14|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y3_N17
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_14|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_14|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_14|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ));

// Location: LCCOMB_X24_Y4_N10
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_15|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_15|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_15|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_14|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_15|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_15|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_15|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_15|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_15|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_14|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_15|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_15|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_15|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N11
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_15|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_15|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_15|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ));

// Location: LCCOMB_X24_Y5_N18
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_16|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_16|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_15|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout  & (\ControllerSequencer|RingCounter|RingCount_15|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_16|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_16|outQ~0 .lut_mask = 16'h8E8E;
defparam \ControllerSequencer|RingCounter|RingCount_16|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_16|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_16|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_16|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_16|always0~0 .lut_mask = 16'hAAFF;
defparam \ControllerSequencer|RingCounter|RingCount_16|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y5_N19
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_16|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_16|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_16|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ));

// Location: LCCOMB_X22_Y3_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_8|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_8|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_7|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_8|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_8|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_8|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_5|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_5|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_4|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_5|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_5|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_5|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_5|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_5|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_4|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_5|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_5|always0~0 .lut_mask = 16'hAAFF;
defparam \ControllerSequencer|RingCounter|RingCount_5|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_5|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_5|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ));

// Location: LCCOMB_X18_Y7_N26
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_6|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_6|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_5|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_5|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_6|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_5|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_6|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_6|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_6|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_6|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_6|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_5|outQB~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_6|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_6|always0~0 .lut_mask = 16'hF3F3;
defparam \ControllerSequencer|RingCounter|RingCount_6|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N27
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_6|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_6|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ));

// Location: LCCOMB_X20_Y5_N10
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_7|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_7|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_6|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_7|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_7|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_7|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_7|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_7|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_6|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_7|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_7|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_7|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N11
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_7|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_7|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ));

// Location: LCCOMB_X22_Y3_N30
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_8|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_8|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_7|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_8|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_8|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_8|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N9
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_8|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_8|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_8|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ));

// Location: LCCOMB_X21_Y4_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcu~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcu~0_combout  = (\ControllerSequencer|RingCounter|RingCount_15|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal23~0_combout  & 
// \ControllerSequencer|RingCounter|RingCount_8|outQ~regout )))) # (!\ControllerSequencer|RingCounter|RingCount_15|outQ~regout  & (((\ControllerSequencer|InstructionDecoder|Equal23~0_combout  & \ControllerSequencer|RingCounter|RingCount_8|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcu~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcu~0 .lut_mask = 16'hF888;
defparam \ControllerSequencer|ControlMatrix|oLpcu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_13|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_13|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_12|outQ~regout  & \ProgramCounter|ProgramCounter_15|always0~0_combout ))

	.dataa(vcc),
	.datab(\noLp~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_13|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_13|outQ~1 .lut_mask = 16'hFCCC;
defparam \ProgramCounter|ProgramCounter_13|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \Bus|outData[14]_468 (
// Equation(s):
// \Bus|outData[14]_468~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[15]~49_combout )) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[14]_468~combout ))))

	.dataa(\Bus|outData[15]~49_combout ),
	.datab(\Bus|outData[14]_468~combout ),
	.datac(\Bus|outData[15]~38_combout ),
	.datad(\Bus|outData[15]~48clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bus|outData[14]_468~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]_468 .lut_mask = 16'hFAFC;
defparam \Bus|outData[14]_468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_13|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_13|outQ~0_combout  = (\noLp~0_combout  & ((\Bus|outData[13]$latch~combout ) # ((!\Bus|outData[14]_468~combout )))) # (!\noLp~0_combout  & (((!\ProgramCounter|ProgramCounter_13|outQ~regout ))))

	.dataa(\Bus|outData[13]$latch~combout ),
	.datab(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\noLp~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_13|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_13|outQ~0 .lut_mask = 16'hAF33;
defparam \ProgramCounter|ProgramCounter_13|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_13|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_13|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_13|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_13|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_13|outQ~1_combout  & (\ProgramCounter|ProgramCounter_13|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datab(\ProgramCounter|ProgramCounter_13|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_13|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_13|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_13|outQ~2 .lut_mask = 16'h5410;
defparam \ProgramCounter|ProgramCounter_13|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N25
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_13|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_13|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_13|outQ~regout ));

// Location: LCCOMB_X21_Y6_N0
cycloneii_lcell_comb \Bus|outData[0]~16 (
// Equation(s):
// \Bus|outData[0]~16_combout  = (\Bus|outData[0]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(\Bus|outData[0]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[0]~16 .lut_mask = 16'hFF0F;
defparam \Bus|outData[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inRST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inRST~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inRST));
// synopsys translate_off
defparam \inRST~I .input_async_reset = "none";
defparam \inRST~I .input_power_up = "low";
defparam \inRST~I .input_register_mode = "none";
defparam \inRST~I .input_sync_reset = "none";
defparam \inRST~I .oe_async_reset = "none";
defparam \inRST~I .oe_power_up = "low";
defparam \inRST~I .oe_register_mode = "none";
defparam \inRST~I .oe_sync_reset = "none";
defparam \inRST~I .operation_mode = "input";
defparam \inRST~I .output_async_reset = "none";
defparam \inRST~I .output_power_up = "low";
defparam \inRST~I .output_register_mode = "none";
defparam \inRST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \inRST~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inRST~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inRST~clkctrl_outclk ));
// synopsys translate_off
defparam \inRST~clkctrl .clock_type = "global clock";
defparam \inRST~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_2|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_2|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_2|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_1|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_2|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_2|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_2|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_2|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_2|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_1|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_2|always0~0 .lut_mask = 16'hAAFF;
defparam \ControllerSequencer|RingCounter|RingCount_2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N31
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_2|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_2|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ));

// Location: LCFF_X22_Y6_N29
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_0|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~16_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_0|outData~regout ));

// Location: LCCOMB_X22_Y6_N30
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal10~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal10~0_combout  = (\InstructionRegister|InstructionRegister_3|outData~regout  & (!\InstructionRegister|InstructionRegister_4|outData~regout  & (!\InstructionRegister|InstructionRegister_5|outData~regout  & 
// !\InstructionRegister|InstructionRegister_0|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal10~0 .lut_mask = 16'h0002;
defparam \ControllerSequencer|InstructionDecoder|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal10~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal10~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal10~0_combout  & \ControllerSequencer|InstructionDecoder|Equal9~0_combout )

	.dataa(vcc),
	.datab(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.datac(vcc),
	.datad(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal10~1 .lut_mask = 16'hCC00;
defparam \ControllerSequencer|InstructionDecoder|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_4|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_4|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_3|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_4|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_4|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_4|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_4|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_4|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_4|always0~0 .lut_mask = 16'hFF0F;
defparam \ControllerSequencer|RingCounter|RingCount_4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N27
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_4|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_4|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ));

// Location: LCCOMB_X21_Y4_N6
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_9|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_9|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_8|outQB~regout  & !\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_9|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_9|outQ~0 .lut_mask = 16'h8E8E;
defparam \ControllerSequencer|RingCounter|RingCount_9|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_9|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_9|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_8|outQB~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_9|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_9|always0~0 .lut_mask = 16'hF3F3;
defparam \ControllerSequencer|RingCounter|RingCount_9|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N7
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_9|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_9|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_9|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ));

// Location: LCCOMB_X19_Y6_N30
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal0~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal0~0_combout  = (!\InstructionRegister|InstructionRegister_1|outData~regout  & (!\InstructionRegister|InstructionRegister_6|outData~regout  & (!\InstructionRegister|InstructionRegister_2|outData~regout  & 
// \InstructionRegister|InstructionRegister_7|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal0~0 .lut_mask = 16'h0100;
defparam \ControllerSequencer|InstructionDecoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
cycloneii_lcell_comb \ALU|outQ[1]~62 (
// Equation(s):
// \ALU|outQ[1]~62_combout  = (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & (!\InstructionRegister|InstructionRegister_3|outData~regout  & ((\InstructionRegister|InstructionRegister_4|outData~regout ) # 
// (!\InstructionRegister|InstructionRegister_5|outData~regout ))))

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datac(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~62 .lut_mask = 16'h0C04;
defparam \ALU|outQ[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLa~6 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLa~6_combout  = (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & (((\InstructionRegister|InstructionRegister_5|outData~regout  & !\InstructionRegister|InstructionRegister_4|outData~regout )) # 
// (!\InstructionRegister|InstructionRegister_3|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLa~6_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLa~6 .lut_mask = 16'h3B00;
defparam \ControllerSequencer|ControlMatrix|oLa~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLtmp~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLtmp~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLa~6_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & 
// \ControllerSequencer|RingCounter|RingCount_11|outQ~regout )))) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLa~6_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLtmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLtmp~0 .lut_mask = 16'hEAC0;
defparam \ControllerSequencer|ControlMatrix|oLtmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLtmp (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLtmp~combout  = (\ControllerSequencer|ControlMatrix|oLtmp~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal10~1_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~1_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLtmp~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLtmp .lut_mask = 16'hECFC;
defparam \ControllerSequencer|ControlMatrix|oLtmp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N7
cycloneii_lcell_ff \TMP|Reg_6|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_6|outData~regout ));

// Location: LCCOMB_X20_Y6_N12
cycloneii_lcell_comb \ALU|outQ[6]~48 (
// Equation(s):
// \ALU|outQ[6]~48_combout  = (\Acc|Acc_6|outData~regout  & ((\TMP|Reg_6|outData~regout ) # (\ALU|outQ[1]~62_combout ))) # (!\Acc|Acc_6|outData~regout  & (\TMP|Reg_6|outData~regout  & \ALU|outQ[1]~62_combout ))

	.dataa(\Acc|Acc_6|outData~regout ),
	.datab(\TMP|Reg_6|outData~regout ),
	.datac(vcc),
	.datad(\ALU|outQ[1]~62_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~48 .lut_mask = 16'hEE88;
defparam \ALU|outQ[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|Su~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|Su~3_combout  = (!\InstructionRegister|InstructionRegister_3|outData~regout  & !\InstructionRegister|InstructionRegister_5|outData~regout )

	.dataa(vcc),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(vcc),
	.datad(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|Su~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|Su~3 .lut_mask = 16'h0033;
defparam \ControllerSequencer|ControlMatrix|Su~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|Su~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|Su~2_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & 
// \ControllerSequencer|ControlMatrix|Su~3_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datac(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|Su~3_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|Su~2 .lut_mask = 16'h8000;
defparam \ControllerSequencer|ControlMatrix|Su~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLa~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLa~4_combout  = (\ControllerSequencer|InstructionDecoder|Equal11~1_combout  & (!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & ((!\ControllerSequencer|ControlMatrix|oLa~6_combout ) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout )))) # (!\ControllerSequencer|InstructionDecoder|Equal11~1_combout  & (((!\ControllerSequencer|ControlMatrix|oLa~6_combout )) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal11~1_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLa~6_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLa~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLa~4 .lut_mask = 16'h135F;
defparam \ControllerSequencer|ControlMatrix|oLa~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal5~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal5~0_combout  = (\InstructionRegister|InstructionRegister_4|outData~regout  & (!\InstructionRegister|InstructionRegister_7|outData~regout  & (\InstructionRegister|InstructionRegister_3|outData~regout  & 
// \InstructionRegister|InstructionRegister_5|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal5~0 .lut_mask = 16'h2000;
defparam \ControllerSequencer|InstructionDecoder|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_3|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_3|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[3]~19_combout )))) # (!\noLp~0_combout  & (\ProgramCounter|ProgramCounter_3|always0~0_combout  $ ((\ProgramCounter|ProgramCounter_3|outQ~regout ))))

	.dataa(\ProgramCounter|ProgramCounter_3|always0~0_combout ),
	.datab(\noLp~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.datad(\Bus|outData[3]~19_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_3|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_3|outQ~0 .lut_mask = 16'hDE12;
defparam \ProgramCounter|ProgramCounter_3|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_3|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_3|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & \ProgramCounter|ProgramCounter_3|outQ~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datad(\ProgramCounter|ProgramCounter_3|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_3|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_3|outQ~1 .lut_mask = 16'h0F00;
defparam \ProgramCounter|ProgramCounter_3|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N13
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_3|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_3|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_3|outQ~regout ));

// Location: LCCOMB_X22_Y5_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~3_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_11|outQ~regout )))) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (((\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal23~0_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~3 .lut_mask = 16'hF8C8;
defparam \ControllerSequencer|ControlMatrix|oCp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~0_combout  = (\ControllerSequencer|InstructionDecoder|Equal9~0_combout  & (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & (!\ALU|outZeroFlag~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal10~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datac(\ALU|outZeroFlag~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~0 .lut_mask = 16'h0800;
defparam \ControllerSequencer|ControlMatrix|oCp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_1|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_1|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_0|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & ((!\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_1|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_1|outQ~0 .lut_mask = 16'h055F;
defparam \ControllerSequencer|RingCounter|RingCount_1|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_1|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_1|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_1|always0~0 .lut_mask = 16'hFF55;
defparam \ControllerSequencer|RingCounter|RingCount_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y5_N13
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_1|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_1|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ));

// Location: LCCOMB_X22_Y5_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~1_combout  = (\ControllerSequencer|ControlMatrix|oCp~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & 
// !\ControllerSequencer|ControlMatrix|oLmarc~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oCp~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~1 .lut_mask = 16'hFCFE;
defparam \ControllerSequencer|ControlMatrix|oCp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEp~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEp~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal16~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal10~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal9~1_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEp~1 .lut_mask = 16'hFEFF;
defparam \ControllerSequencer|ControlMatrix|oEp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~2_combout  = (\ControllerSequencer|ControlMatrix|oCp~1_combout ) # ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & \ControllerSequencer|ControlMatrix|oEp~1_combout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oCp~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEp~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~2 .lut_mask = 16'hFCF0;
defparam \ControllerSequencer|ControlMatrix|oCp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~4_combout  = (\ControllerSequencer|ControlMatrix|oCp~3_combout ) # ((\ControllerSequencer|ControlMatrix|oCp~2_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal23~0_combout  & 
// \ControllerSequencer|RingCounter|RingCount_10|outQ~regout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oCp~3_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oCp~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~4 .lut_mask = 16'hFFF8;
defparam \ControllerSequencer|ControlMatrix|oCp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_0|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_0|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[0]~16_combout )))) # (!\noLp~0_combout  & (\ProgramCounter|ProgramCounter_0|outQ~regout  $ ((\ControllerSequencer|ControlMatrix|oCp~4_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.datac(\noLp~0_combout ),
	.datad(\Bus|outData[0]~16_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_0|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_0|outQ~0 .lut_mask = 16'hF606;
defparam \ProgramCounter|ProgramCounter_0|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_0|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_0|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & \ProgramCounter|ProgramCounter_0|outQ~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datad(\ProgramCounter|ProgramCounter_0|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_0|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_0|outQ~1 .lut_mask = 16'h0F00;
defparam \ProgramCounter|ProgramCounter_0|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N21
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_0|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_0|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_0|outQ~regout ));

// Location: LCCOMB_X22_Y9_N2
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_1|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_1|outQ~0_combout  = (!\noLp~0_combout  & (\ProgramCounter|ProgramCounter_1|outQ~regout  $ (((\ProgramCounter|ProgramCounter_0|outQ~regout  & \ControllerSequencer|ControlMatrix|oCp~4_combout )))))

	.dataa(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.datad(\noLp~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_1|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_1|outQ~0 .lut_mask = 16'h006A;
defparam \ProgramCounter|ProgramCounter_1|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_1|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_1|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_1|outQ~0_combout ) # ((\noLp~0_combout  & \Bus|outData[1]~17_combout ))))

	.dataa(\noLp~0_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datac(\Bus|outData[1]~17_combout ),
	.datad(\ProgramCounter|ProgramCounter_1|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_1|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_1|outQ~1 .lut_mask = 16'h3320;
defparam \ProgramCounter|ProgramCounter_1|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N17
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_1|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_1|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_1|outQ~regout ));

// Location: LCCOMB_X22_Y9_N4
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_2|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_2|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[2]$latch~combout ) # (!\Bus|outData[7]_307~combout )))) # (!\noLp~0_combout  & (!\ProgramCounter|ProgramCounter_2|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.datab(\Bus|outData[7]_307~combout ),
	.datac(\Bus|outData[2]$latch~combout ),
	.datad(\noLp~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_2|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_2|outQ~0 .lut_mask = 16'hF355;
defparam \ProgramCounter|ProgramCounter_2|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_2|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_2|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_2|outQ~1_combout  & (\ProgramCounter|ProgramCounter_2|outQ~0_combout )) # 
// (!\ProgramCounter|ProgramCounter_2|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_2|outQ~regout )))))

	.dataa(\ProgramCounter|ProgramCounter_2|outQ~1_combout ),
	.datab(\ProgramCounter|ProgramCounter_2|outQ~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_2|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_2|outQ~2 .lut_mask = 16'h00D8;
defparam \ProgramCounter|ProgramCounter_2|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N7
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_2|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_2|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_2|outQ~regout ));

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_7|always0~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_7|always0~0_combout  = (\ProgramCounter|ProgramCounter_5|outQ~regout  & (\ProgramCounter|ProgramCounter_0|outQ~regout  & (\ProgramCounter|ProgramCounter_1|outQ~regout  & \ProgramCounter|ProgramCounter_2|outQ~regout )))

	.dataa(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_7|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_7|always0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_7|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_7|always0~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_7|always0~1_combout  = (\ProgramCounter|ProgramCounter_4|outQ~regout  & (\ProgramCounter|ProgramCounter_3|outQ~regout  & (\ProgramCounter|ProgramCounter_7|always0~0_combout  & \ControllerSequencer|ControlMatrix|oCp~4_combout 
// )))

	.dataa(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_7|always0~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_7|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_7|always0~1 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_7|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_6|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_6|outQ~0_combout  = (\noLp~0_combout  & (\Bus|outData[6]~22_combout )) # (!\noLp~0_combout  & ((\ProgramCounter|ProgramCounter_6|outQ~regout  $ (\ProgramCounter|ProgramCounter_7|always0~1_combout ))))

	.dataa(\Bus|outData[6]~22_combout ),
	.datab(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datac(\noLp~0_combout ),
	.datad(\ProgramCounter|ProgramCounter_7|always0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_6|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_6|outQ~0 .lut_mask = 16'hA3AC;
defparam \ProgramCounter|ProgramCounter_6|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_6|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_6|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & \ProgramCounter|ProgramCounter_6|outQ~0_combout )

	.dataa(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ProgramCounter|ProgramCounter_6|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_6|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_6|outQ~1 .lut_mask = 16'h5500;
defparam \ProgramCounter|ProgramCounter_6|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N5
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_6|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_6|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_6|outQ~regout ));

// Location: LCCOMB_X21_Y10_N14
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|always0~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|always0~1_combout  = (\ProgramCounter|ProgramCounter_14|outQ~regout  & (\ProgramCounter|ProgramCounter_13|outQ~regout  & (\ProgramCounter|ProgramCounter_15|always0~0_combout  & 
// \ProgramCounter|ProgramCounter_12|outQ~regout )))

	.dataa(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.datad(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|always0~1 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_15|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal14~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal14~1_combout  = (\InstructionRegister|InstructionRegister_1|outData~regout  & (\InstructionRegister|InstructionRegister_2|outData~regout  & !\InstructionRegister|InstructionRegister_7|outData~regout ))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal14~1 .lut_mask = 16'h00A0;
defparam \ControllerSequencer|InstructionDecoder|Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal14~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal14~0_combout  = (\InstructionRegister|InstructionRegister_1|outData~regout  & (\InstructionRegister|InstructionRegister_2|outData~regout  & (\InstructionRegister|InstructionRegister_6|outData~regout  & 
// !\InstructionRegister|InstructionRegister_7|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal14~0 .lut_mask = 16'h0080;
defparam \ControllerSequencer|InstructionDecoder|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~0_combout  = ((\InstructionRegister|InstructionRegister_4|outData~regout  & ((!\ControllerSequencer|InstructionDecoder|Equal9~0_combout ))) # (!\InstructionRegister|InstructionRegister_4|outData~regout  & 
// (!\ControllerSequencer|InstructionDecoder|Equal14~0_combout ))) # (!\ControllerSequencer|InstructionDecoder|Equal1~0_combout )

	.dataa(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal14~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~0 .lut_mask = 16'h57DF;
defparam \ControllerSequencer|ControlMatrix|oRST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~1_combout  = (\ControllerSequencer|ControlMatrix|oRST~0_combout  & ((\InstructionRegister|InstructionRegister_4|outData~regout ) # ((!\ControllerSequencer|InstructionDecoder|Equal4~0_combout ) # 
// (!\ControllerSequencer|InstructionDecoder|Equal14~1_combout ))))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal14~1_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~1 .lut_mask = 16'hBF00;
defparam \ControllerSequencer|ControlMatrix|oRST~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEa~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEa~0_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal24~4_combout ) # ((\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & 
// !\ControllerSequencer|ControlMatrix|oRST~1_combout )))) # (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & (((\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & !\ControllerSequencer|ControlMatrix|oRST~1_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal24~4_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEa~0 .lut_mask = 16'h88F8;
defparam \ControllerSequencer|ControlMatrix|oEa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEtmp~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEtmp~0_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmar~0_combout ) # (!\ControllerSequencer|ControlMatrix|oLmar~1_combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEtmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEtmp~0 .lut_mask = 16'hC0F0;
defparam \ControllerSequencer|ControlMatrix|oEtmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEtmp (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEtmp~combout  = (\ControllerSequencer|ControlMatrix|oEtmp~0_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & \ControllerSequencer|RingCounter|RingCount_14|outQ~regout ))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oEtmp~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEtmp .lut_mask = 16'hFAF0;
defparam \ControllerSequencer|ControlMatrix|oEtmp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEp~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEp~0_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmar~0_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal9~1_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~0_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEp~0 .lut_mask = 16'hC8CC;
defparam \ControllerSequencer|ControlMatrix|oEp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEp~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEp~3_combout  = ((\ControllerSequencer|ControlMatrix|oEp~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & \ControllerSequencer|ControlMatrix|oEp~1_combout ))) # 
// (!\ControllerSequencer|ControlMatrix|oEp~2_combout )

	.dataa(\ControllerSequencer|ControlMatrix|oEp~2_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oEp~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEp~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEp~3 .lut_mask = 16'hFDDD;
defparam \ControllerSequencer|ControlMatrix|oEp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneii_lcell_comb noEpc(
// Equation(s):
// \noEpc~combout  = (\ControllerSequencer|ControlMatrix|oEp~3_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ) # (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout 
// ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEp~3_combout ),
	.cin(gnd),
	.combout(\noEpc~combout ),
	.cout());
// synopsys translate_off
defparam noEpc.lut_mask = 16'hFFA8;
defparam noEpc.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~5 (
// Equation(s):
// \ProgramCounter|tWbus[0]~5_combout  = (\ControllerSequencer|ControlMatrix|oEu~combout ) # ((\ControllerSequencer|ControlMatrix|oEa~0_combout ) # ((\ControllerSequencer|ControlMatrix|oEtmp~combout ) # (\noEpc~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datab(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datad(\noEpc~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~5 .lut_mask = 16'hFFFE;
defparam \ProgramCounter|tWbus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal27~2 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal27~2_combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & (\InstructionRegister|InstructionRegister_3|outData~regout  & (\InstructionRegister|InstructionRegister_5|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal0~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal27~2 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEc~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEc~2_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oEc~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal27~2_combout  & 
// \InstructionRegister|InstructionRegister_0|outData~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEc~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal27~2_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEc~2 .lut_mask = 16'hE0A0;
defparam \ControllerSequencer|ControlMatrix|oEc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal7~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal7~0_combout  = (\InstructionRegister|InstructionRegister_1|outData~regout  & (!\InstructionRegister|InstructionRegister_2|outData~regout  & \InstructionRegister|InstructionRegister_7|outData~regout ))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal7~0 .lut_mask = 16'h0A00;
defparam \ControllerSequencer|InstructionDecoder|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEi (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEi~combout  = (\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal7~0_combout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & 
// \ControllerSequencer|RingCounter|RingCount_3|outQ~regout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal7~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEi .lut_mask = 16'h8000;
defparam \ControllerSequencer|ControlMatrix|oEi .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneii_lcell_comb \Bus|always0~1 (
// Equation(s):
// \Bus|always0~1_combout  = (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & (!\Bus|always0~0_combout  & (!\ControllerSequencer|ControlMatrix|oEc~2_combout  & !\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datab(\Bus|always0~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.cin(gnd),
	.combout(\Bus|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|always0~1 .lut_mask = 16'h0001;
defparam \Bus|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~6 (
// Equation(s):
// \ProgramCounter|tWbus[0]~6_combout  = (\ProgramCounter|tWbus[0]~5_combout ) # (!\Bus|always0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ProgramCounter|tWbus[0]~5_combout ),
	.datad(\Bus|always0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~6 .lut_mask = 16'hF0FF;
defparam \ProgramCounter|tWbus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~44 (
// Equation(s):
// \ProgramCounter|tWbus[7]~44_combout  = (\MDR|Reg|outData [7] & ((\ProgramCounter|ProgramCounter_7|outQ~regout ) # ((!\noEpc~combout )))) # (!\MDR|Reg|outData [7] & (!\Bus|always0~0_combout  & ((\ProgramCounter|ProgramCounter_7|outQ~regout ) # 
// (!\noEpc~combout ))))

	.dataa(\MDR|Reg|outData [7]),
	.datab(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~44 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[7]));
// synopsys translate_off
defparam \inData[7]~I .input_async_reset = "none";
defparam \inData[7]~I .input_power_up = "low";
defparam \inData[7]~I .input_register_mode = "none";
defparam \inData[7]~I .input_sync_reset = "none";
defparam \inData[7]~I .oe_async_reset = "none";
defparam \inData[7]~I .oe_power_up = "low";
defparam \inData[7]~I .oe_register_mode = "none";
defparam \inData[7]~I .oe_sync_reset = "none";
defparam \inData[7]~I .operation_mode = "input";
defparam \inData[7]~I .output_async_reset = "none";
defparam \inData[7]~I .output_power_up = "low";
defparam \inData[7]~I .output_register_mode = "none";
defparam \inData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y4_N11
cycloneii_lcell_ff \Input_Register|Input_Register|outData[7] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [7]));

// Location: LCCOMB_X20_Y5_N8
cycloneii_lcell_comb \ALU|outQ[7]~64 (
// Equation(s):
// \ALU|outQ[7]~64_combout  = (!\InstructionRegister|InstructionRegister_3|outData~regout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & 
// \InstructionRegister|InstructionRegister_5|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~64 .lut_mask = 16'h4000;
defparam \ALU|outQ[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N14
cycloneii_lcell_comb \ALU|outQ[7]~63 (
// Equation(s):
// \ALU|outQ[7]~63_combout  = ((\InstructionRegister|InstructionRegister_4|outData~regout ) # ((!\InstructionRegister|InstructionRegister_5|outData~regout ) # (!\ControllerSequencer|InstructionDecoder|Equal0~0_combout ))) # 
// (!\InstructionRegister|InstructionRegister_3|outData~regout )

	.dataa(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~63 .lut_mask = 16'hDFFF;
defparam \ALU|outQ[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal5~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal5~1_combout  = (!\InstructionRegister|InstructionRegister_1|outData~regout  & (\InstructionRegister|InstructionRegister_2|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal5~0_combout  & 
// !\InstructionRegister|InstructionRegister_6|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal5~1 .lut_mask = 16'h0040;
defparam \ControllerSequencer|InstructionDecoder|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal21~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal21~0_combout  = (!\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal14~1_combout ))

	.dataa(vcc),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal14~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal21~0 .lut_mask = 16'h3000;
defparam \ControllerSequencer|InstructionDecoder|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~2_combout  = (!\ControllerSequencer|InstructionDecoder|Equal5~1_combout  & ((\InstructionRegister|InstructionRegister_5|outData~regout ) # ((!\ControllerSequencer|InstructionDecoder|Equal21~0_combout ) # 
// (!\InstructionRegister|InstructionRegister_0|outData~regout ))))

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.datac(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal21~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~2 .lut_mask = 16'h2333;
defparam \ControllerSequencer|ControlMatrix|oRST~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N4
cycloneii_lcell_comb \ALU|outQ[7]~19 (
// Equation(s):
// \ALU|outQ[7]~19_combout  = ((\ALU|outQ[7]~64_combout ) # ((!\ControllerSequencer|ControlMatrix|oRST~2_combout ) # (!\ALU|outQ[7]~63_combout ))) # (!\ALU|outQ[7]~11_combout )

	.dataa(\ALU|outQ[7]~11_combout ),
	.datab(\ALU|outQ[7]~64_combout ),
	.datac(\ALU|outQ[7]~63_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~19 .lut_mask = 16'hDFFF;
defparam \ALU|outQ[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \ALU|outQ[7]~19clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ALU|outQ[7]~19_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ALU|outQ[7]~19clkctrl_outclk ));
// synopsys translate_off
defparam \ALU|outQ[7]~19clkctrl .clock_type = "global clock";
defparam \ALU|outQ[7]~19clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X18_Y6_N1
cycloneii_lcell_ff \TMP|Reg_7|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_7|outData~regout ));

// Location: LCCOMB_X18_Y6_N18
cycloneii_lcell_comb \ALU|outQ[7]~55 (
// Equation(s):
// \ALU|outQ[7]~55_combout  = (\Acc|Acc_7|outData~regout  & ((\TMP|Reg_7|outData~regout ) # (\ALU|outQ[1]~62_combout ))) # (!\Acc|Acc_7|outData~regout  & (\TMP|Reg_7|outData~regout  & \ALU|outQ[1]~62_combout ))

	.dataa(\Acc|Acc_7|outData~regout ),
	.datab(vcc),
	.datac(\TMP|Reg_7|outData~regout ),
	.datad(\ALU|outQ[1]~62_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~55 .lut_mask = 16'hFAA0;
defparam \ALU|outQ[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N6
cycloneii_lcell_comb \ALU|outQ[1]~12 (
// Equation(s):
// \ALU|outQ[1]~12_combout  = (\ControllerSequencer|InstructionDecoder|Equal5~1_combout ) # (!\ALU|outQ[7]~63_combout )

	.dataa(vcc),
	.datab(\ALU|outQ[7]~63_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|outQ[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~12 .lut_mask = 16'hF3F3;
defparam \ALU|outQ[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal5~2 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal5~2_combout  = (\InstructionRegister|InstructionRegister_0|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal5~1_combout )

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal5~2 .lut_mask = 16'hAA00;
defparam \ControllerSequencer|InstructionDecoder|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N11
cycloneii_lcell_ff \Acc|Acc_6|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_6|outData~regout ));

// Location: LCFF_X19_Y6_N5
cycloneii_lcell_ff \Acc|Acc_4|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_4|outData~regout ));

// Location: LCFF_X19_Y6_N13
cycloneii_lcell_ff \Acc|Acc_2|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_2|outData~regout ));

// Location: LCCOMB_X20_Y4_N20
cycloneii_lcell_comb \Acc|Acc_0|outData~feeder (
// Equation(s):
// \Acc|Acc_0|outData~feeder_combout  = \Bus|outData[0]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[0]~16_combout ),
	.cin(gnd),
	.combout(\Acc|Acc_0|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc|Acc_0|outData~feeder .lut_mask = 16'hFF00;
defparam \Acc|Acc_0|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y4_N21
cycloneii_lcell_ff \Acc|Acc_0|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Acc|Acc_0|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_0|outData~regout ));

// Location: LCCOMB_X18_Y5_N4
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_2|OR_O~0 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout  = (\Acc|Acc_1|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal5~2_combout ) # ((\Acc|Acc_2|outData~regout  & \Acc|Acc_0|outData~regout )))) # (!\Acc|Acc_1|outData~regout  & 
// (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & ((\Acc|Acc_2|outData~regout ) # (\Acc|Acc_0|outData~regout ))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\Acc|Acc_2|outData~regout ),
	.datac(\Acc|Acc_0|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_2|OR_O~0 .lut_mask = 16'hFE80;
defparam \ALU|IncrementDecrement|Full_Adder_2|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_4|OR_O~0 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout  = (\Acc|Acc_3|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal5~2_combout ) # ((\Acc|Acc_4|outData~regout  & \ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout )))) # 
// (!\Acc|Acc_3|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & ((\Acc|Acc_4|outData~regout ) # (\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\Acc|Acc_4|outData~regout ),
	.datac(\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_4|OR_O~0 .lut_mask = 16'hFE80;
defparam \ALU|IncrementDecrement|Full_Adder_4|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneii_lcell_comb \ALU|outQ[7]~56 (
// Equation(s):
// \ALU|outQ[7]~56_combout  = (\Acc|Acc_5|outData~regout  & (!\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & (\Acc|Acc_6|outData~regout  & \ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ))) # (!\Acc|Acc_5|outData~regout  & 
// (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & (!\Acc|Acc_6|outData~regout  & !\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout )))

	.dataa(\Acc|Acc_5|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datac(\Acc|Acc_6|outData~regout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~56 .lut_mask = 16'h2004;
defparam \ALU|outQ[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N13
cycloneii_lcell_ff \Acc|Acc_7|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_7|outData~regout ));

// Location: LCCOMB_X21_Y5_N14
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal21~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal21~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal1~0_combout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal14~1_combout  & 
// !\InstructionRegister|InstructionRegister_6|outData~regout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal14~1_combout ),
	.datad(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal21~1 .lut_mask = 16'h0080;
defparam \ControllerSequencer|InstructionDecoder|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
cycloneii_lcell_comb \ALU|outQ[1]~13 (
// Equation(s):
// \ALU|outQ[1]~13_combout  = ((\ControllerSequencer|InstructionDecoder|Equal21~1_combout  & !\ControllerSequencer|InstructionDecoder|Equal5~1_combout )) # (!\ALU|outQ[7]~63_combout )

	.dataa(vcc),
	.datab(\ALU|outQ[7]~63_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal21~1_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~13 .lut_mask = 16'h33F3;
defparam \ALU|outQ[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneii_lcell_comb \ALU|outQ[7]~57 (
// Equation(s):
// \ALU|outQ[7]~57_combout  = (\ALU|outQ[1]~12_combout  & (((\ALU|outQ[1]~13_combout )))) # (!\ALU|outQ[1]~12_combout  & ((\ALU|outQ[1]~13_combout  & ((\Acc|Acc_6|outData~regout ))) # (!\ALU|outQ[1]~13_combout  & (\Acc|Acc_0|outData~regout ))))

	.dataa(\ALU|outQ[1]~12_combout ),
	.datab(\Acc|Acc_0|outData~regout ),
	.datac(\Acc|Acc_6|outData~regout ),
	.datad(\ALU|outQ[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~57 .lut_mask = 16'hFA44;
defparam \ALU|outQ[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneii_lcell_comb \ALU|outQ[7]~58 (
// Equation(s):
// \ALU|outQ[7]~58_combout  = \Acc|Acc_7|outData~regout  $ (((\TMP|Reg_7|outData~regout  & \ALU|outQ[7]~57_combout )))

	.dataa(\TMP|Reg_7|outData~regout ),
	.datab(vcc),
	.datac(\Acc|Acc_7|outData~regout ),
	.datad(\ALU|outQ[7]~57_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~58 .lut_mask = 16'h5AF0;
defparam \ALU|outQ[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneii_lcell_comb \ALU|outQ[7]~59 (
// Equation(s):
// \ALU|outQ[7]~59_combout  = (\ALU|outQ[1]~12_combout  & (\ALU|outQ[7]~58_combout  $ (((!\ALU|outQ[7]~57_combout  & \ALU|outQ[7]~56_combout ))))) # (!\ALU|outQ[1]~12_combout  & (\ALU|outQ[7]~57_combout ))

	.dataa(\ALU|outQ[7]~57_combout ),
	.datab(\ALU|outQ[1]~12_combout ),
	.datac(\ALU|outQ[7]~56_combout ),
	.datad(\ALU|outQ[7]~58_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~59 .lut_mask = 16'hAE62;
defparam \ALU|outQ[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneii_lcell_comb \ALU|Full_Adder_7|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout  = (\Acc|Acc_6|outData~regout  & ((\ALU|Full_Adder_5|OR_O~0_combout  & (!\ControllerSequencer|ControlMatrix|Su~2_combout )) # (!\ALU|Full_Adder_5|OR_O~0_combout  & ((\TMP|Reg_6|outData~regout ))))) # 
// (!\Acc|Acc_6|outData~regout  & ((\ALU|Full_Adder_5|OR_O~0_combout  & ((\TMP|Reg_6|outData~regout ))) # (!\ALU|Full_Adder_5|OR_O~0_combout  & (\ControllerSequencer|ControlMatrix|Su~2_combout ))))

	.dataa(\Acc|Acc_6|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datac(\TMP|Reg_6|outData~regout ),
	.datad(\ALU|Full_Adder_5|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_7|Half_Adder_1|outSum~0 .lut_mask = 16'h72E4;
defparam \ALU|Full_Adder_7|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneii_lcell_comb \ALU|Full_Adder_7|Half_Adder_1|outSum~1 (
// Equation(s):
// \ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout  = \Acc|Acc_7|outData~regout  $ (\TMP|Reg_7|outData~regout  $ (\ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout ))

	.dataa(\Acc|Acc_7|outData~regout ),
	.datab(vcc),
	.datac(\TMP|Reg_7|outData~regout ),
	.datad(\ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_7|Half_Adder_1|outSum~1 .lut_mask = 16'hA55A;
defparam \ALU|Full_Adder_7|Half_Adder_1|outSum~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneii_lcell_comb \ALU|outQ[7]~60 (
// Equation(s):
// \ALU|outQ[7]~60_combout  = (\ALU|outQ[7]~11_combout  & (\ALU|outQ[7]~59_combout )) # (!\ALU|outQ[7]~11_combout  & ((\ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout )))

	.dataa(\ALU|outQ[7]~11_combout ),
	.datab(vcc),
	.datac(\ALU|outQ[7]~59_combout ),
	.datad(\ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~60 .lut_mask = 16'hF5A0;
defparam \ALU|outQ[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneii_lcell_comb \ALU|outQ[7]~61 (
// Equation(s):
// \ALU|outQ[7]~61_combout  = (\ALU|outQ[7]~11_combout  & ((\ALU|outQ[1]~62_combout  & (\ALU|outQ[7]~55_combout )) # (!\ALU|outQ[1]~62_combout  & ((\ALU|outQ[7]~60_combout ))))) # (!\ALU|outQ[7]~11_combout  & ((\ALU|outQ[1]~62_combout  & 
// ((\ALU|outQ[7]~60_combout ))) # (!\ALU|outQ[1]~62_combout  & (\ALU|outQ[7]~55_combout ))))

	.dataa(\ALU|outQ[7]~11_combout ),
	.datab(\ALU|outQ[7]~55_combout ),
	.datac(\ALU|outQ[1]~62_combout ),
	.datad(\ALU|outQ[7]~60_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~61 .lut_mask = 16'hDE84;
defparam \ALU|outQ[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneii_lcell_comb \ALU|outQ[7] (
// Equation(s):
// \ALU|outQ [7] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & ((\ALU|outQ[7]~61_combout ))) # (!GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & (\ALU|outQ [7]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [7]),
	.datac(\ALU|outQ[7]~19clkctrl_outclk ),
	.datad(\ALU|outQ[7]~61_combout ),
	.cin(gnd),
	.combout(\ALU|outQ [7]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7] .lut_mask = 16'h5404;
defparam \ALU|outQ[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEu (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEu~combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLa~6_combout ) # ((\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & 
// !\ControllerSequencer|ControlMatrix|oRST~2_combout )))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((!\ControllerSequencer|ControlMatrix|oRST~2_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLa~6_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEu .lut_mask = 16'hA0EC;
defparam \ControllerSequencer|ControlMatrix|oEu .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~47 (
// Equation(s):
// \ProgramCounter|tWbus[7]~47_combout  = (\Acc|Acc_7|outData~regout  & (((\ALU|outQ [7]) # (!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\Acc|Acc_7|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [7]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_7|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datac(\ALU|outQ [7]),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~47 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~48 (
// Equation(s):
// \ProgramCounter|tWbus[7]~48_combout  = (\ProgramCounter|tWbus[7]~47_combout  & ((\Input_Register|Input_Register|outData [7]) # (!\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(vcc),
	.datac(\Input_Register|Input_Register|outData [7]),
	.datad(\ProgramCounter|tWbus[7]~47_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~48 .lut_mask = 16'hF500;
defparam \ProgramCounter|tWbus[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~49 (
// Equation(s):
// \ProgramCounter|tWbus[7]~49_combout  = ((\ProgramCounter|tWbus[7]~46_combout  & (\ProgramCounter|tWbus[7]~44_combout  & \ProgramCounter|tWbus[7]~48_combout ))) # (!\ProgramCounter|tWbus[0]~6_combout )

	.dataa(\ProgramCounter|tWbus[7]~46_combout ),
	.datab(\ProgramCounter|tWbus[0]~6_combout ),
	.datac(\ProgramCounter|tWbus[7]~44_combout ),
	.datad(\ProgramCounter|tWbus[7]~48_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~49 .lut_mask = 16'hB333;
defparam \ProgramCounter|tWbus[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneii_lcell_comb \Bus|outData[15]~62 (
// Equation(s):
// \Bus|outData[15]~62_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & ((\ProgramCounter|tWbus[7]~49_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & (\ProgramCounter|ProgramCounter_15|outQ~regout ))

	.dataa(vcc),
	.datab(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datad(\ProgramCounter|tWbus[7]~49_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~62 .lut_mask = 16'hFC0C;
defparam \Bus|outData[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneii_lcell_comb \Bus|outData[15]~63 (
// Equation(s):
// \Bus|outData[15]~63_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\Bus|outData[15]~62_combout ))) # (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & 
// (\MDR|Reg|outData [7])))) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (((\Bus|outData[15]~62_combout ))))

	.dataa(\MDR|Reg|outData [7]),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\Bus|outData[15]~62_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~63 .lut_mask = 16'hFB08;
defparam \Bus|outData[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneii_lcell_comb \Bus|outData[15]$latch (
// Equation(s):
// \Bus|outData[15]$latch~combout  = (!\Bus|outData[15]~38_combout  & ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[15]~63_combout ))) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[15]$latch~combout ))))

	.dataa(\Bus|outData[15]$latch~combout ),
	.datab(\Bus|outData[15]~48clkctrl_outclk ),
	.datac(\Bus|outData[15]~38_combout ),
	.datad(\Bus|outData[15]~63_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]$latch .lut_mask = 16'h0E02;
defparam \Bus|outData[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneii_lcell_comb \Bus|outData[15]~26 (
// Equation(s):
// \Bus|outData[15]~26_combout  = (\Bus|outData[15]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(\Bus|outData[15]$latch~combout ),
	.datac(vcc),
	.datad(\Bus|outData[14]_468~combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~26 .lut_mask = 16'hCCFF;
defparam \Bus|outData[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[15]~26_combout )))) # (!\noLp~0_combout  & (\ProgramCounter|ProgramCounter_15|outQ~regout  $ ((\ProgramCounter|ProgramCounter_15|always0~1_combout ))))

	.dataa(\noLp~0_combout ),
	.datab(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_15|always0~1_combout ),
	.datad(\Bus|outData[15]~26_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|outQ~0 .lut_mask = 16'hBE14;
defparam \ProgramCounter|ProgramCounter_15|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & \ProgramCounter|ProgramCounter_15|outQ~0_combout )

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datac(vcc),
	.datad(\ProgramCounter|ProgramCounter_15|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|outQ~1 .lut_mask = 16'h3300;
defparam \ProgramCounter|ProgramCounter_15|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N19
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_15|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_15|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_15|outQ~regout ));

// Location: LCCOMB_X22_Y10_N0
cycloneii_lcell_comb \Bus|outData[7]~45 (
// Equation(s):
// \Bus|outData[7]~45_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_15|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[7]~49_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[7]~49_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ProgramCounter|tWbus[7]~49_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~45 .lut_mask = 16'hDF80;
defparam \Bus|outData[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneii_lcell_comb \Bus|outData[7]$latch (
// Equation(s):
// \Bus|outData[7]$latch~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[7]~45_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[7]$latch~combout )))

	.dataa(\Bus|outData[7]~28clkctrl_outclk ),
	.datab(\Bus|outData[7]$latch~combout ),
	.datac(\Bus|outData[15]~38_combout ),
	.datad(\Bus|outData[7]~45_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]$latch .lut_mask = 16'hFEF4;
defparam \Bus|outData[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_7|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_7|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[7]$latch~combout )) # (!\Bus|outData[7]_307~combout ))) # (!\noLp~0_combout  & (((!\ProgramCounter|ProgramCounter_7|outQ~regout ))))

	.dataa(\Bus|outData[7]_307~combout ),
	.datab(\noLp~0_combout ),
	.datac(\Bus|outData[7]$latch~combout ),
	.datad(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_7|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_7|outQ~0 .lut_mask = 16'hC4F7;
defparam \ProgramCounter|ProgramCounter_7|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_7|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_7|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_6|outQ~regout  & \ProgramCounter|ProgramCounter_7|always0~1_combout ))

	.dataa(vcc),
	.datab(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datac(\noLp~0_combout ),
	.datad(\ProgramCounter|ProgramCounter_7|always0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_7|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_7|outQ~1 .lut_mask = 16'hFCF0;
defparam \ProgramCounter|ProgramCounter_7|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_7|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_7|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_7|outQ~1_combout  & (\ProgramCounter|ProgramCounter_7|outQ~0_combout )) # 
// (!\ProgramCounter|ProgramCounter_7|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_7|outQ~regout )))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datab(\ProgramCounter|ProgramCounter_7|outQ~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_7|outQ~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_7|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_7|outQ~2 .lut_mask = 16'h4450;
defparam \ProgramCounter|ProgramCounter_7|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N27
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_7|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_7|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_7|outQ~regout ));

// Location: LCCOMB_X21_Y8_N2
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_9|always0~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_9|always0~0_combout  = (\ProgramCounter|ProgramCounter_8|outQ~regout  & (\ProgramCounter|ProgramCounter_6|outQ~regout  & (\ProgramCounter|ProgramCounter_7|outQ~regout  & \ProgramCounter|ProgramCounter_7|always0~1_combout )))

	.dataa(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_7|always0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_9|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_9|always0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_9|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \Bus|outData[13]~58 (
// Equation(s):
// \Bus|outData[13]~58_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & ((\ProgramCounter|tWbus[5]~37_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & (\ProgramCounter|ProgramCounter_13|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datad(\ProgramCounter|tWbus[5]~37_combout ),
	.cin(gnd),
	.combout(\Bus|outData[13]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[13]~58 .lut_mask = 16'hFC30;
defparam \Bus|outData[13]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \Bus|outData[13]~59 (
// Equation(s):
// \Bus|outData[13]~59_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\Bus|outData[13]~58_combout ))) # (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & 
// (\MDR|Reg|outData [5])))) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (((\Bus|outData[13]~58_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\MDR|Reg|outData [5]),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\Bus|outData[13]~58_combout ),
	.cin(gnd),
	.combout(\Bus|outData[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[13]~59 .lut_mask = 16'hFD08;
defparam \Bus|outData[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \Bus|outData[13]$latch (
// Equation(s):
// \Bus|outData[13]$latch~combout  = (!\Bus|outData[15]~38_combout  & ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[13]~59_combout ))) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[13]$latch~combout ))))

	.dataa(\Bus|outData[15]~48clkctrl_outclk ),
	.datab(\Bus|outData[13]$latch~combout ),
	.datac(\Bus|outData[15]~38_combout ),
	.datad(\Bus|outData[13]~59_combout ),
	.cin(gnd),
	.combout(\Bus|outData[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[13]$latch .lut_mask = 16'h0E04;
defparam \Bus|outData[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneii_lcell_comb \Bus|outData[13]~67 (
// Equation(s):
// \Bus|outData[13]~67_combout  = (\Bus|outData[13]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(\Bus|outData[14]_468~combout ),
	.datab(vcc),
	.datac(\Bus|outData[13]$latch~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bus|outData[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[13]~67 .lut_mask = 16'hF5F5;
defparam \Bus|outData[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N3
cycloneii_lcell_ff \MAR|Reg_13|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[13]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_13|outData~regout ));

// Location: LCCOMB_X19_Y6_N18
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal0~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal0~1_combout  = (!\InstructionRegister|InstructionRegister_0|outData~regout  & (!\InstructionRegister|InstructionRegister_3|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal0~0_combout ))

	.dataa(vcc),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal0~1 .lut_mask = 16'h0300;
defparam \ControllerSequencer|InstructionDecoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEb~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEb~1_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oEb~0_combout ) # (\ControllerSequencer|InstructionDecoder|Equal0~1_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEb~0_combout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal0~1_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEb~1 .lut_mask = 16'hFA00;
defparam \ControllerSequencer|ControlMatrix|oEb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLb (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLb~combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal14~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal1~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal14~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLb .lut_mask = 16'h4000;
defparam \ControllerSequencer|ControlMatrix|oLb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N9
cycloneii_lcell_ff \B|Reg_4|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_4|outData~regout ));

// Location: LCCOMB_X20_Y6_N8
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~27 (
// Equation(s):
// \ProgramCounter|tWbus[4]~27_combout  = (\C|Reg_4|outData~regout  & (((\B|Reg_4|outData~regout )) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))) # (!\C|Reg_4|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEc~2_combout  & 
// ((\B|Reg_4|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\C|Reg_4|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\B|Reg_4|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~27 .lut_mask = 16'hA2F3;
defparam \ProgramCounter|tWbus[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~28 (
// Equation(s):
// \ProgramCounter|tWbus[4]~28_combout  = (\ProgramCounter|tWbus[4]~27_combout  & ((\TMP|Reg_4|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(\TMP|Reg_4|outData~regout ),
	.datab(vcc),
	.datac(\ProgramCounter|tWbus[4]~27_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~28 .lut_mask = 16'hA0F0;
defparam \ProgramCounter|tWbus[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[4]));
// synopsys translate_off
defparam \inData[4]~I .input_async_reset = "none";
defparam \inData[4]~I .input_power_up = "low";
defparam \inData[4]~I .input_register_mode = "none";
defparam \inData[4]~I .input_sync_reset = "none";
defparam \inData[4]~I .oe_async_reset = "none";
defparam \inData[4]~I .oe_power_up = "low";
defparam \inData[4]~I .oe_register_mode = "none";
defparam \inData[4]~I .oe_sync_reset = "none";
defparam \inData[4]~I .operation_mode = "input";
defparam \inData[4]~I .output_async_reset = "none";
defparam \inData[4]~I .output_power_up = "low";
defparam \inData[4]~I .output_register_mode = "none";
defparam \inData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X22_Y10_N15
cycloneii_lcell_ff \Input_Register|Input_Register|outData[4] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [4]));

// Location: LCCOMB_X21_Y10_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~29 (
// Equation(s):
// \ProgramCounter|tWbus[4]~29_combout  = (\ALU|outQ [4] & ((\Acc|Acc_4|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEa~0_combout )))) # (!\ALU|outQ [4] & (!\ControllerSequencer|ControlMatrix|oEu~combout  & ((\Acc|Acc_4|outData~regout ) # 
// (!\ControllerSequencer|ControlMatrix|oEa~0_combout ))))

	.dataa(\ALU|outQ [4]),
	.datab(\Acc|Acc_4|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~29 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~30 (
// Equation(s):
// \ProgramCounter|tWbus[4]~30_combout  = (\ProgramCounter|tWbus[4]~29_combout  & ((\Input_Register|Input_Register|outData [4]) # (!\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(vcc),
	.datac(\Input_Register|Input_Register|outData [4]),
	.datad(\ProgramCounter|tWbus[4]~29_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~30 .lut_mask = 16'hF500;
defparam \ProgramCounter|tWbus[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~31 (
// Equation(s):
// \ProgramCounter|tWbus[4]~31_combout  = ((\ProgramCounter|tWbus[4]~26_combout  & (\ProgramCounter|tWbus[4]~28_combout  & \ProgramCounter|tWbus[4]~30_combout ))) # (!\ProgramCounter|tWbus[0]~6_combout )

	.dataa(\ProgramCounter|tWbus[4]~26_combout ),
	.datab(\ProgramCounter|tWbus[4]~28_combout ),
	.datac(\ProgramCounter|tWbus[4]~30_combout ),
	.datad(\ProgramCounter|tWbus[0]~6_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~31 .lut_mask = 16'h80FF;
defparam \ProgramCounter|tWbus[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneii_lcell_comb \Bus|outData[12]~56 (
// Equation(s):
// \Bus|outData[12]~56_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & ((\ProgramCounter|tWbus[4]~31_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & (\ProgramCounter|ProgramCounter_12|outQ~regout ))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datab(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datac(\ProgramCounter|tWbus[4]~31_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bus|outData[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[12]~56 .lut_mask = 16'hE4E4;
defparam \Bus|outData[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneii_lcell_comb \Bus|outData[12]~57 (
// Equation(s):
// \Bus|outData[12]~57_combout  = (\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & (((\Bus|outData[12]~56_combout )))) # (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & 
// (\MDR|Reg|outData [4])) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\Bus|outData[12]~56_combout )))))

	.dataa(\MDR|Reg|outData [4]),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\Bus|outData[12]~56_combout ),
	.cin(gnd),
	.combout(\Bus|outData[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[12]~57 .lut_mask = 16'hEF20;
defparam \Bus|outData[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneii_lcell_comb \Bus|outData[12]$latch (
// Equation(s):
// \Bus|outData[12]$latch~combout  = (!\Bus|outData[15]~38_combout  & ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[12]~57_combout ))) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[12]$latch~combout ))))

	.dataa(\Bus|outData[15]~38_combout ),
	.datab(\Bus|outData[12]$latch~combout ),
	.datac(\Bus|outData[15]~48clkctrl_outclk ),
	.datad(\Bus|outData[12]~57_combout ),
	.cin(gnd),
	.combout(\Bus|outData[12]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[12]$latch .lut_mask = 16'h5404;
defparam \Bus|outData[12]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneii_lcell_comb \Bus|outData[12]~25 (
// Equation(s):
// \Bus|outData[12]~25_combout  = (\Bus|outData[12]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(\Bus|outData[12]$latch~combout ),
	.datac(vcc),
	.datad(\Bus|outData[14]_468~combout ),
	.cin(gnd),
	.combout(\Bus|outData[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[12]~25 .lut_mask = 16'hCCFF;
defparam \Bus|outData[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneii_lcell_comb \MAR|Reg_12|outData~feeder (
// Equation(s):
// \MAR|Reg_12|outData~feeder_combout  = \Bus|outData[12]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[12]~25_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_12|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_12|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_12|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N5
cycloneii_lcell_ff \MAR|Reg_12|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_12|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_12|outData~regout ));

// Location: LCCOMB_X21_Y10_N26
cycloneii_lcell_comb \MAR|Reg_15|outData~feeder (
// Equation(s):
// \MAR|Reg_15|outData~feeder_combout  = \Bus|outData[15]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[15]~26_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_15|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_15|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_15|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N27
cycloneii_lcell_ff \MAR|Reg_15|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_15|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_15|outData~regout ));

// Location: LCCOMB_X21_Y10_N8
cycloneii_lcell_comb \Memory|aMemory~1 (
// Equation(s):
// \Memory|aMemory~1_combout  = (!\MAR|Reg_14|outData~regout  & (!\MAR|Reg_13|outData~regout  & (!\MAR|Reg_12|outData~regout  & !\MAR|Reg_15|outData~regout )))

	.dataa(\MAR|Reg_14|outData~regout ),
	.datab(\MAR|Reg_13|outData~regout ),
	.datac(\MAR|Reg_12|outData~regout ),
	.datad(\MAR|Reg_15|outData~regout ),
	.cin(gnd),
	.combout(\Memory|aMemory~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~1 .lut_mask = 16'h0001;
defparam \Memory|aMemory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N15
cycloneii_lcell_ff \MAR|Reg_7|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_7|outData~regout ));

// Location: LCCOMB_X22_Y4_N0
cycloneii_lcell_comb \Bus|outData[11]~54 (
// Equation(s):
// \Bus|outData[11]~54_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & ((\ProgramCounter|tWbus[3]~25_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & (\ProgramCounter|ProgramCounter_11|outQ~regout ))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datab(vcc),
	.datac(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datad(\ProgramCounter|tWbus[3]~25_combout ),
	.cin(gnd),
	.combout(\Bus|outData[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[11]~54 .lut_mask = 16'hFA50;
defparam \Bus|outData[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneii_lcell_comb \Bus|outData[11]~55 (
// Equation(s):
// \Bus|outData[11]~55_combout  = (\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & (((\Bus|outData[11]~54_combout )))) # (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & 
// (\MDR|Reg|outData [3])) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\Bus|outData[11]~54_combout )))))

	.dataa(\MDR|Reg|outData [3]),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\Bus|outData[11]~54_combout ),
	.cin(gnd),
	.combout(\Bus|outData[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[11]~55 .lut_mask = 16'hEF20;
defparam \Bus|outData[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneii_lcell_comb \Bus|outData[11]$latch (
// Equation(s):
// \Bus|outData[11]$latch~combout  = (!\Bus|outData[15]~38_combout  & ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[11]~55_combout ))) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[11]$latch~combout ))))

	.dataa(\Bus|outData[11]$latch~combout ),
	.datab(\Bus|outData[15]~38_combout ),
	.datac(\Bus|outData[15]~48clkctrl_outclk ),
	.datad(\Bus|outData[11]~55_combout ),
	.cin(gnd),
	.combout(\Bus|outData[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[11]$latch .lut_mask = 16'h3202;
defparam \Bus|outData[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \Bus|outData[11]~66 (
// Equation(s):
// \Bus|outData[11]~66_combout  = (\Bus|outData[11]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(\Bus|outData[14]_468~combout ),
	.datac(vcc),
	.datad(\Bus|outData[11]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[11]~66 .lut_mask = 16'hFF33;
defparam \Bus|outData[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N27
cycloneii_lcell_ff \MAR|Reg_11|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[11]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_11|outData~regout ));

// Location: LCFF_X22_Y8_N21
cycloneii_lcell_ff \MAR|Reg_9|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[9]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_9|outData~regout ));

// Location: LCCOMB_X21_Y5_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRDWR~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRDWR~0_combout  = (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_7|outQ~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRDWR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRDWR~0 .lut_mask = 16'h0033;
defparam \ControllerSequencer|ControlMatrix|oRDWR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRDWR~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRDWR~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ) # 
// (!\ControllerSequencer|ControlMatrix|oRDWR~0_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRDWR~1 .lut_mask = 16'hF0B0;
defparam \ControllerSequencer|ControlMatrix|oRDWR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRDWR~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRDWR~2_combout  = (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & (((!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_10|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal24~4_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal24~4_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRDWR~2 .lut_mask = 16'h1113;
defparam \ControllerSequencer|ControlMatrix|oRDWR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal11~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal11~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal5~0_combout  & (!\InstructionRegister|InstructionRegister_2|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal16~0_combout  & 
// !\InstructionRegister|InstructionRegister_6|outData~regout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.datab(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal16~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal11~1 .lut_mask = 16'h0020;
defparam \ControllerSequencer|InstructionDecoder|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCE~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCE~1_combout  = (\ControllerSequencer|ControlMatrix|oCE~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal10~1_combout ) # 
// (\ControllerSequencer|InstructionDecoder|Equal16~1_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oCE~0_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCE~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCE~1 .lut_mask = 16'hFEAA;
defparam \ControllerSequencer|ControlMatrix|oCE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmdr~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmdr~1_combout  = (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & (((!\ControllerSequencer|RingCounter|RingCount_13|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_10|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmdr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmdr~1 .lut_mask = 16'h0133;
defparam \ControllerSequencer|ControlMatrix|oLmdr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCE~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCE~2_combout  = (\ControllerSequencer|ControlMatrix|oCE~1_combout ) # (((\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal11~1_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oLmdr~1_combout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal11~1_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oCE~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmdr~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCE~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCE~2 .lut_mask = 16'hF8FF;
defparam \ControllerSequencer|ControlMatrix|oCE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneii_lcell_comb \Memory|aMemory~3 (
// Equation(s):
// \Memory|aMemory~3_combout  = (\Memory|aMemory~1_combout  & \Memory|aMemory~0_combout )

	.dataa(\Memory|aMemory~1_combout ),
	.datab(vcc),
	.datac(\Memory|aMemory~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Memory|aMemory~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~3 .lut_mask = 16'hA0A0;
defparam \Memory|aMemory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneii_lcell_comb \Memory|aMemory~2 (
// Equation(s):
// \Memory|aMemory~2_combout  = ((\ControllerSequencer|ControlMatrix|oRDWR~2_combout ) # (!\Memory|aMemory~0_combout )) # (!\Memory|aMemory~1_combout )

	.dataa(\Memory|aMemory~1_combout ),
	.datab(\Memory|aMemory~0_combout ),
	.datac(vcc),
	.datad(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.cin(gnd),
	.combout(\Memory|aMemory~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~2 .lut_mask = 16'hFF77;
defparam \Memory|aMemory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N13
cycloneii_lcell_ff \Memory|outData[0]~en (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Memory|aMemory~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[0]~en_regout ));

// Location: LCCOMB_X24_Y6_N22
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[0]~0 (
// Equation(s):
// \MDR|InSelectMUX|outQ[0]~0_combout  = (\Memory|outData[0]~en_regout  & ((\ControllerSequencer|ControlMatrix|oCE~2_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmar~1_combout  & !\ControllerSequencer|ControlMatrix|oRDWR~0_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oCE~2_combout ),
	.datad(\Memory|outData[0]~en_regout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[0]~0 .lut_mask = 16'hF100;
defparam \MDR|InSelectMUX|outQ[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[0]~1 (
// Equation(s):
// \MDR|InSelectMUX|outQ[0]~1_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & ((\Memory|outData[0]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & 
// (((\Bus|outData[0]~16_combout ))))

	.dataa(\Memory|outData[0]~reg0_regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datac(\Bus|outData[0]~16_combout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[0]~1 .lut_mask = 16'hB8FC;
defparam \MDR|InSelectMUX|outQ[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmdr~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmdr~0_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmar~0_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~1_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~0_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~1_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmdr~0 .lut_mask = 16'hFB00;
defparam \ControllerSequencer|ControlMatrix|oLmdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmdr~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmdr~2_combout  = ((\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal24~4_combout ) # (\ControllerSequencer|InstructionDecoder|Equal11~1_combout )))) # 
// (!\ControllerSequencer|ControlMatrix|oLmdr~1_combout )

	.dataa(\ControllerSequencer|InstructionDecoder|Equal24~4_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal11~1_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmdr~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmdr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmdr~2 .lut_mask = 16'hE0FF;
defparam \ControllerSequencer|ControlMatrix|oLmdr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmdr~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmdr~3_combout  = (\ControllerSequencer|ControlMatrix|oLmdr~0_combout ) # ((\ControllerSequencer|ControlMatrix|oLmdr~2_combout ) # ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & 
// \ControllerSequencer|ControlMatrix|oLmar~2_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmdr~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmdr~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmdr~3 .lut_mask = 16'hFEFC;
defparam \ControllerSequencer|ControlMatrix|oLmdr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N27
cycloneii_lcell_ff \MDR|Reg|outData[0] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [0]));

// Location: LCCOMB_X21_Y6_N8
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~0 (
// Equation(s):
// \ProgramCounter|tWbus[0]~0_combout  = (\MDR|Reg|outData [0] & (((\ProgramCounter|ProgramCounter_0|outQ~regout ) # (!\noEpc~combout )))) # (!\MDR|Reg|outData [0] & (!\Bus|always0~0_combout  & ((\ProgramCounter|ProgramCounter_0|outQ~regout ) # 
// (!\noEpc~combout ))))

	.dataa(\MDR|Reg|outData [0]),
	.datab(\Bus|always0~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datad(\noEpc~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~0 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[0]));
// synopsys translate_off
defparam \inData[0]~I .input_async_reset = "none";
defparam \inData[0]~I .input_power_up = "low";
defparam \inData[0]~I .input_register_mode = "none";
defparam \inData[0]~I .input_sync_reset = "none";
defparam \inData[0]~I .oe_async_reset = "none";
defparam \inData[0]~I .oe_power_up = "low";
defparam \inData[0]~I .oe_register_mode = "none";
defparam \inData[0]~I .oe_sync_reset = "none";
defparam \inData[0]~I .operation_mode = "input";
defparam \inData[0]~I .output_async_reset = "none";
defparam \inData[0]~I .output_power_up = "low";
defparam \inData[0]~I .output_register_mode = "none";
defparam \inData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y4_N27
cycloneii_lcell_ff \Input_Register|Input_Register|outData[0] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [0]));

// Location: LCFF_X19_Y6_N29
cycloneii_lcell_ff \TMP|Reg_0|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_0|outData~regout ));

// Location: LCCOMB_X19_Y6_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEc~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEc~0_combout  = (!\ControllerSequencer|InstructionDecoder|Equal3~0_combout  & ((!\ControllerSequencer|InstructionDecoder|Equal1~0_combout ) # (!\ControllerSequencer|InstructionDecoder|Equal0~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal3~0_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datac(vcc),
	.datad(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEc~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEc~0 .lut_mask = 16'h1155;
defparam \ControllerSequencer|ControlMatrix|oEc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneii_lcell_comb \ALU|outQ[7]~11 (
// Equation(s):
// \ALU|outQ[7]~11_combout  = (\ControllerSequencer|ControlMatrix|oEc~0_combout  & (((\InstructionRegister|InstructionRegister_4|outData~regout  & \InstructionRegister|InstructionRegister_5|outData~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal0~1_combout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal0~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~0_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~11 .lut_mask = 16'h8F00;
defparam \ALU|outQ[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N3
cycloneii_lcell_ff \Acc|Acc_1|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_1|outData~regout ));

// Location: LCCOMB_X20_Y4_N22
cycloneii_lcell_comb \ALU|outQ[0]~66 (
// Equation(s):
// \ALU|outQ[0]~66_combout  = (\ALU|outQ[1]~13_combout  & (\Acc|Acc_7|outData~regout  & (!\ALU|outQ[1]~12_combout ))) # (!\ALU|outQ[1]~13_combout  & (((\ALU|outQ[1]~12_combout ) # (\Acc|Acc_1|outData~regout ))))

	.dataa(\ALU|outQ[1]~13_combout ),
	.datab(\Acc|Acc_7|outData~regout ),
	.datac(\ALU|outQ[1]~12_combout ),
	.datad(\Acc|Acc_1|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~66 .lut_mask = 16'h5D58;
defparam \ALU|outQ[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
cycloneii_lcell_comb \ALU|outQ[0]~67 (
// Equation(s):
// \ALU|outQ[0]~67_combout  = (\ALU|outQ[1]~12_combout  & (\Acc|Acc_0|outData~regout  $ (((\TMP|Reg_0|outData~regout ) # (\ALU|outQ[0]~66_combout ))))) # (!\ALU|outQ[1]~12_combout  & (((\ALU|outQ[0]~66_combout ))))

	.dataa(\TMP|Reg_0|outData~regout ),
	.datab(\ALU|outQ[1]~12_combout ),
	.datac(\Acc|Acc_0|outData~regout ),
	.datad(\ALU|outQ[0]~66_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~67 .lut_mask = 16'h3F48;
defparam \ALU|outQ[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
cycloneii_lcell_comb \ALU|outQ[0]~33 (
// Equation(s):
// \ALU|outQ[0]~33_combout  = (\ALU|outQ[7]~11_combout  & (((!\ALU|outQ[1]~62_combout  & \ALU|outQ[0]~67_combout )))) # (!\ALU|outQ[7]~11_combout  & ((\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ) # ((\ALU|outQ[1]~62_combout ))))

	.dataa(\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ),
	.datab(\ALU|outQ[7]~11_combout ),
	.datac(\ALU|outQ[1]~62_combout ),
	.datad(\ALU|outQ[0]~67_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~33 .lut_mask = 16'h3E32;
defparam \ALU|outQ[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneii_lcell_comb \ALU|outQ[0]~34 (
// Equation(s):
// \ALU|outQ[0]~34_combout  = (\ALU|outQ[1]~62_combout  & ((\Acc|Acc_0|outData~regout  & ((!\ALU|outQ[0]~33_combout ) # (!\TMP|Reg_0|outData~regout ))) # (!\Acc|Acc_0|outData~regout  & (\TMP|Reg_0|outData~regout )))) # (!\ALU|outQ[1]~62_combout  & 
// (((\ALU|outQ[0]~33_combout ))))

	.dataa(\Acc|Acc_0|outData~regout ),
	.datab(\TMP|Reg_0|outData~regout ),
	.datac(\ALU|outQ[1]~62_combout ),
	.datad(\ALU|outQ[0]~33_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~34 .lut_mask = 16'h6FE0;
defparam \ALU|outQ[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
cycloneii_lcell_comb \ALU|outQ[0] (
// Equation(s):
// \ALU|outQ [0] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & ((\ALU|outQ[0]~34_combout ))) # (!GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & (\ALU|outQ [0]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [0]),
	.datac(\ALU|outQ[0]~34_combout ),
	.datad(\ALU|outQ[7]~19clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [0]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0] .lut_mask = 16'h5044;
defparam \ALU|outQ[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~3 (
// Equation(s):
// \ProgramCounter|tWbus[0]~3_combout  = (\Acc|Acc_0|outData~regout  & (((\ALU|outQ [0])) # (!\ControllerSequencer|ControlMatrix|oEu~combout ))) # (!\Acc|Acc_0|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [0]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_0|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datac(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datad(\ALU|outQ [0]),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~3 .lut_mask = 16'hAF23;
defparam \ProgramCounter|tWbus[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~4 (
// Equation(s):
// \ProgramCounter|tWbus[0]~4_combout  = (\ProgramCounter|tWbus[0]~3_combout  & ((\Input_Register|Input_Register|outData [0]) # (!\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(vcc),
	.datac(\Input_Register|Input_Register|outData [0]),
	.datad(\ProgramCounter|tWbus[0]~3_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~4 .lut_mask = 16'hF500;
defparam \ProgramCounter|tWbus[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~7 (
// Equation(s):
// \ProgramCounter|tWbus[0]~7_combout  = ((\ProgramCounter|tWbus[0]~2_combout  & (\ProgramCounter|tWbus[0]~0_combout  & \ProgramCounter|tWbus[0]~4_combout ))) # (!\ProgramCounter|tWbus[0]~6_combout )

	.dataa(\ProgramCounter|tWbus[0]~2_combout ),
	.datab(\ProgramCounter|tWbus[0]~0_combout ),
	.datac(\ProgramCounter|tWbus[0]~4_combout ),
	.datad(\ProgramCounter|tWbus[0]~6_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~7 .lut_mask = 16'h80FF;
defparam \ProgramCounter|tWbus[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \Bus|outData[8]~46 (
// Equation(s):
// \Bus|outData[8]~46_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & ((\ProgramCounter|tWbus[0]~7_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & (\ProgramCounter|ProgramCounter_8|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datac(vcc),
	.datad(\ProgramCounter|tWbus[0]~7_combout ),
	.cin(gnd),
	.combout(\Bus|outData[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[8]~46 .lut_mask = 16'hEE22;
defparam \Bus|outData[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \Bus|outData[8]~47 (
// Equation(s):
// \Bus|outData[8]~47_combout  = (\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & (((\Bus|outData[8]~46_combout )))) # (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & 
// (\MDR|Reg|outData [0])) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\Bus|outData[8]~46_combout )))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datab(\MDR|Reg|outData [0]),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\Bus|outData[8]~46_combout ),
	.cin(gnd),
	.combout(\Bus|outData[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[8]~47 .lut_mask = 16'hEF40;
defparam \Bus|outData[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \Bus|outData[8]$latch (
// Equation(s):
// \Bus|outData[8]$latch~combout  = (!\Bus|outData[15]~38_combout  & ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[8]~47_combout ))) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[8]$latch~combout ))))

	.dataa(\Bus|outData[15]~38_combout ),
	.datab(\Bus|outData[8]$latch~combout ),
	.datac(\Bus|outData[15]~48clkctrl_outclk ),
	.datad(\Bus|outData[8]~47_combout ),
	.cin(gnd),
	.combout(\Bus|outData[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[8]$latch .lut_mask = 16'h5404;
defparam \Bus|outData[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneii_lcell_comb \Bus|outData[8]~64 (
// Equation(s):
// \Bus|outData[8]~64_combout  = (\Bus|outData[8]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(\Bus|outData[14]_468~combout ),
	.datac(vcc),
	.datad(\Bus|outData[8]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[8]~64 .lut_mask = 16'hFF33;
defparam \Bus|outData[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N23
cycloneii_lcell_ff \MAR|Reg_8|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[8]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_8|outData~regout ));

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \Memory|aMemory~0 (
// Equation(s):
// \Memory|aMemory~0_combout  = (!\MAR|Reg_10|outData~regout  & (!\MAR|Reg_11|outData~regout  & (!\MAR|Reg_9|outData~regout  & !\MAR|Reg_8|outData~regout )))

	.dataa(\MAR|Reg_10|outData~regout ),
	.datab(\MAR|Reg_11|outData~regout ),
	.datac(\MAR|Reg_9|outData~regout ),
	.datad(\MAR|Reg_8|outData~regout ),
	.cin(gnd),
	.combout(\Memory|aMemory~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~0 .lut_mask = 16'h0001;
defparam \Memory|aMemory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneii_lcell_comb \Memory|aMemory~4 (
// Equation(s):
// \Memory|aMemory~4_combout  = (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & (\Memory|aMemory~1_combout  & (\MAR|Reg_7|outData~regout  & \Memory|aMemory~0_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datab(\Memory|aMemory~1_combout ),
	.datac(\MAR|Reg_7|outData~regout ),
	.datad(\Memory|aMemory~0_combout ),
	.cin(gnd),
	.combout(\Memory|aMemory~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~4 .lut_mask = 16'h4000;
defparam \Memory|aMemory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inCLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inCLK));
// synopsys translate_off
defparam \inCLK~I .input_async_reset = "none";
defparam \inCLK~I .input_power_up = "low";
defparam \inCLK~I .input_register_mode = "none";
defparam \inCLK~I .input_sync_reset = "none";
defparam \inCLK~I .oe_async_reset = "none";
defparam \inCLK~I .oe_power_up = "low";
defparam \inCLK~I .oe_register_mode = "none";
defparam \inCLK~I .oe_sync_reset = "none";
defparam \inCLK~I .operation_mode = "input";
defparam \inCLK~I .output_async_reset = "none";
defparam \inCLK~I .output_power_up = "low";
defparam \inCLK~I .output_register_mode = "none";
defparam \inCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
cycloneii_lcell_comb nCLK(
// Equation(s):
// \nCLK~combout  = LCELL((\inCLK~combout  & (((!\ControllerSequencer|InstructionDecoder|Equal6~4_combout ) # (!\ControllerSequencer|InstructionDecoder|Equal18~0_combout )) # (!\ControllerSequencer|InstructionDecoder|Equal6~5_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal6~5_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.datac(\inCLK~combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal6~4_combout ),
	.cin(gnd),
	.combout(\nCLK~combout ),
	.cout());
// synopsys translate_off
defparam nCLK.lut_mask = 16'h70F0;
defparam nCLK.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \nCLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\nCLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \nCLK~clkctrl .clock_type = "global clock";
defparam \nCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X21_Y6_N1
cycloneii_lcell_ff \MAR|Reg_0|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_0|outData~regout ));

// Location: LCCOMB_X21_Y9_N2
cycloneii_lcell_comb \MAR|Reg_1|outData~feeder (
// Equation(s):
// \MAR|Reg_1|outData~feeder_combout  = \Bus|outData[1]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[1]~17_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_1|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_1|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_1|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N3
cycloneii_lcell_ff \MAR|Reg_1|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_1|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_1|outData~regout ));

// Location: LCCOMB_X21_Y9_N28
cycloneii_lcell_comb \MAR|Reg_2|outData~feeder (
// Equation(s):
// \MAR|Reg_2|outData~feeder_combout  = \Bus|outData[2]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[2]~18_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_2|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_2|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_2|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N29
cycloneii_lcell_ff \MAR|Reg_2|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_2|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_2|outData~regout ));

// Location: LCFF_X22_Y6_N19
cycloneii_lcell_ff \MAR|Reg_3|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_3|outData~regout ));

// Location: LCCOMB_X21_Y9_N22
cycloneii_lcell_comb \MAR|Reg_4|outData~feeder (
// Equation(s):
// \MAR|Reg_4|outData~feeder_combout  = \Bus|outData[4]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[4]~20_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_4|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_4|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_4|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N23
cycloneii_lcell_ff \MAR|Reg_4|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_4|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_4|outData~regout ));

// Location: LCFF_X22_Y8_N31
cycloneii_lcell_ff \MAR|Reg_5|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_5|outData~regout ));

// Location: LCCOMB_X21_Y9_N24
cycloneii_lcell_comb \MAR|Reg_6|outData~feeder (
// Equation(s):
// \MAR|Reg_6|outData~feeder_combout  = \Bus|outData[6]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[6]~22_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_6|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_6|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_6|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N25
cycloneii_lcell_ff \MAR|Reg_6|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_6|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\noLm~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_6|outData~regout ));

// Location: M4K_X23_Y6
cycloneii_ram_block \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(!\noLm~1_combout ),
	.portbrewe(\Memory|aMemory~4_combout ),
	.portbaddrstall(gnd),
	.clk0(\nCLK~clkctrl_outclk ),
	.clk1(!\nCLK~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\Memory|aMemory~4_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\Bus|outData[7]~23_combout ,\Bus|outData[6]~22_combout ,\Bus|outData[5]~21_combout ,\Bus|outData[4]~20_combout ,\Bus|outData[3]~19_combout ,\Bus|outData[2]~18_combout ,\Bus|outData[1]~17_combout ,\Bus|outData[0]~16_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MDR|Reg|outData [7],\MDR|Reg|outData [6],\MDR|Reg|outData [5],\MDR|Reg|outData [4],\MDR|Reg|outData [3],\MDR|Reg|outData [2],\MDR|Reg|outData [1],\MDR|Reg|outData [0]}),
	.portbaddr({\MAR|Reg_7|outData~regout ,\MAR|Reg_6|outData~regout ,\MAR|Reg_5|outData~regout ,\MAR|Reg_4|outData~regout ,\MAR|Reg_3|outData~regout ,\MAR|Reg_2|outData~regout ,\MAR|Reg_1|outData~regout ,\MAR|Reg_0|outData~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/mMPU.ram0_mMemory_cbdbbe2c.hdl.mif";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ALTSYNCRAM";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000053E090700010900CD053E;
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneii_lcell_comb \Memory|outData[7]~reg0feeder (
// Equation(s):
// \Memory|outData[7]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\Memory|outData[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N25
cycloneii_lcell_ff \Memory|outData[7]~reg0 (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[7]~reg0_regout ));

// Location: LCCOMB_X24_Y6_N16
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[7]~8 (
// Equation(s):
// \MDR|InSelectMUX|outQ[7]~8_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & (((\Memory|outData[7]~reg0_regout ) # (!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & 
// (\Bus|outData[7]~23_combout ))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datab(\Bus|outData[7]~23_combout ),
	.datac(\Memory|outData[7]~reg0_regout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[7]~8 .lut_mask = 16'hE4EE;
defparam \MDR|InSelectMUX|outQ[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N17
cycloneii_lcell_ff \MDR|Reg|outData[7] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[7]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [7]));

// Location: LCCOMB_X24_Y6_N18
cycloneii_lcell_comb \Memory|outData[6]~reg0feeder (
// Equation(s):
// \Memory|outData[6]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\Memory|outData[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N19
cycloneii_lcell_ff \Memory|outData[6]~reg0 (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[6]~reg0_regout ));

// Location: LCCOMB_X24_Y6_N2
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[6]~7 (
// Equation(s):
// \MDR|InSelectMUX|outQ[6]~7_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & ((\Memory|outData[6]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & 
// (((\Bus|outData[6]~22_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datab(\Memory|outData[6]~reg0_regout ),
	.datac(\Bus|outData[6]~22_combout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[6]~7 .lut_mask = 16'hD8FA;
defparam \MDR|InSelectMUX|outQ[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N3
cycloneii_lcell_ff \MDR|Reg|outData[6] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[6]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [6]));

// Location: LCCOMB_X25_Y6_N30
cycloneii_lcell_comb \Memory|outData[4]~reg0feeder (
// Equation(s):
// \Memory|outData[4]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.cin(gnd),
	.combout(\Memory|outData[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y6_N31
cycloneii_lcell_ff \Memory|outData[4]~reg0 (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[4]~reg0_regout ));

// Location: LCCOMB_X24_Y6_N10
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[4]~5 (
// Equation(s):
// \MDR|InSelectMUX|outQ[4]~5_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & ((\Memory|outData[4]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & 
// (((\Bus|outData[4]~20_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datab(\Memory|outData[4]~reg0_regout ),
	.datac(\Bus|outData[4]~20_combout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[4]~5 .lut_mask = 16'hD8FA;
defparam \MDR|InSelectMUX|outQ[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N11
cycloneii_lcell_ff \MDR|Reg|outData[4] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[4]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [4]));

// Location: LCFF_X24_Y6_N5
cycloneii_lcell_ff \Memory|outData[3]~reg0 (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[3]~reg0_regout ));

// Location: LCCOMB_X24_Y6_N20
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[3]~4 (
// Equation(s):
// \MDR|InSelectMUX|outQ[3]~4_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & ((\Memory|outData[3]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & 
// (((\Bus|outData[3]~19_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datab(\Memory|outData[3]~reg0_regout ),
	.datac(\Bus|outData[3]~19_combout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[3]~4 .lut_mask = 16'hD8FA;
defparam \MDR|InSelectMUX|outQ[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N21
cycloneii_lcell_ff \MDR|Reg|outData[3] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [3]));

// Location: LCCOMB_X25_Y6_N16
cycloneii_lcell_comb \Memory|outData[2]~reg0feeder (
// Equation(s):
// \Memory|outData[2]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a2 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.cin(gnd),
	.combout(\Memory|outData[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y6_N17
cycloneii_lcell_ff \Memory|outData[2]~reg0 (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[2]~reg0_regout ));

// Location: LCCOMB_X24_Y6_N30
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[2]~3 (
// Equation(s):
// \MDR|InSelectMUX|outQ[2]~3_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & (((\Memory|outData[2]~reg0_regout ) # (!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & 
// (\Bus|outData[2]~18_combout ))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datab(\Bus|outData[2]~18_combout ),
	.datac(\Memory|outData[2]~reg0_regout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[2]~3 .lut_mask = 16'hE4EE;
defparam \MDR|InSelectMUX|outQ[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N31
cycloneii_lcell_ff \MDR|Reg|outData[2] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [2]));

// Location: LCCOMB_X24_Y6_N6
cycloneii_lcell_comb \Memory|outData[1]~reg0feeder (
// Equation(s):
// \Memory|outData[1]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\Memory|outData[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N7
cycloneii_lcell_ff \Memory|outData[1]~reg0 (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[1]~reg0_regout ));

// Location: LCCOMB_X24_Y6_N8
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[1]~2 (
// Equation(s):
// \MDR|InSelectMUX|outQ[1]~2_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & (((\Memory|outData[1]~reg0_regout ) # (!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & 
// (\Bus|outData[1]~17_combout ))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datab(\Bus|outData[1]~17_combout ),
	.datac(\Memory|outData[1]~reg0_regout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[1]~2 .lut_mask = 16'hE4EE;
defparam \MDR|InSelectMUX|outQ[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N9
cycloneii_lcell_ff \MDR|Reg|outData[1] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [1]));

// Location: LCFF_X19_Y6_N21
cycloneii_lcell_ff \TMP|Reg_1|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_1|outData~regout ));

// Location: LCFF_X20_Y6_N27
cycloneii_lcell_ff \B|Reg_1|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_1|outData~regout ));

// Location: LCCOMB_X20_Y6_N26
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~9 (
// Equation(s):
// \ProgramCounter|tWbus[1]~9_combout  = (\C|Reg_1|outData~regout  & (((\B|Reg_1|outData~regout )) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))) # (!\C|Reg_1|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEc~2_combout  & 
// ((\B|Reg_1|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\C|Reg_1|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\B|Reg_1|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~9 .lut_mask = 16'hA2F3;
defparam \ProgramCounter|tWbus[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~10 (
// Equation(s):
// \ProgramCounter|tWbus[1]~10_combout  = (\ProgramCounter|tWbus[1]~9_combout  & ((\TMP|Reg_1|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(vcc),
	.datab(\TMP|Reg_1|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datad(\ProgramCounter|tWbus[1]~9_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~10 .lut_mask = 16'hCF00;
defparam \ProgramCounter|tWbus[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[1]));
// synopsys translate_off
defparam \inData[1]~I .input_async_reset = "none";
defparam \inData[1]~I .input_power_up = "low";
defparam \inData[1]~I .input_register_mode = "none";
defparam \inData[1]~I .input_sync_reset = "none";
defparam \inData[1]~I .oe_async_reset = "none";
defparam \inData[1]~I .oe_power_up = "low";
defparam \inData[1]~I .oe_register_mode = "none";
defparam \inData[1]~I .oe_sync_reset = "none";
defparam \inData[1]~I .operation_mode = "input";
defparam \inData[1]~I .output_async_reset = "none";
defparam \inData[1]~I .output_power_up = "low";
defparam \inData[1]~I .output_register_mode = "none";
defparam \inData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X22_Y8_N9
cycloneii_lcell_ff \Input_Register|Input_Register|outData[1] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [1]));

// Location: LCCOMB_X19_Y4_N14
cycloneii_lcell_comb \ALU|outQ[1] (
// Equation(s):
// \ALU|outQ [1] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & (\ALU|outQ[1]~32_combout )) # (!GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & ((\ALU|outQ [1])))))

	.dataa(\ALU|outQ[1]~32_combout ),
	.datab(\ALU|outQ [1]),
	.datac(\inRST~combout ),
	.datad(\ALU|outQ[7]~19clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [1]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1] .lut_mask = 16'h0A0C;
defparam \ALU|outQ[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~11 (
// Equation(s):
// \ProgramCounter|tWbus[1]~11_combout  = (\Acc|Acc_1|outData~regout  & (((\ALU|outQ [1]) # (!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\Acc|Acc_1|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [1]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datac(\ALU|outQ [1]),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~11 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~12 (
// Equation(s):
// \ProgramCounter|tWbus[1]~12_combout  = (\ProgramCounter|tWbus[1]~11_combout  & ((\Input_Register|Input_Register|outData [1]) # (!\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(vcc),
	.datac(\Input_Register|Input_Register|outData [1]),
	.datad(\ProgramCounter|tWbus[1]~11_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~12 .lut_mask = 16'hF500;
defparam \ProgramCounter|tWbus[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~13 (
// Equation(s):
// \ProgramCounter|tWbus[1]~13_combout  = ((\ProgramCounter|tWbus[1]~8_combout  & (\ProgramCounter|tWbus[1]~10_combout  & \ProgramCounter|tWbus[1]~12_combout ))) # (!\ProgramCounter|tWbus[0]~6_combout )

	.dataa(\ProgramCounter|tWbus[1]~8_combout ),
	.datab(\ProgramCounter|tWbus[1]~10_combout ),
	.datac(\ProgramCounter|tWbus[0]~6_combout ),
	.datad(\ProgramCounter|tWbus[1]~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~13 .lut_mask = 16'h8F0F;
defparam \ProgramCounter|tWbus[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \Bus|outData[9]~50 (
// Equation(s):
// \Bus|outData[9]~50_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & ((\ProgramCounter|tWbus[1]~13_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & (\ProgramCounter|ProgramCounter_9|outQ~regout ))

	.dataa(vcc),
	.datab(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datad(\ProgramCounter|tWbus[1]~13_combout ),
	.cin(gnd),
	.combout(\Bus|outData[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[9]~50 .lut_mask = 16'hFC0C;
defparam \Bus|outData[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneii_lcell_comb \Bus|outData[9]~51 (
// Equation(s):
// \Bus|outData[9]~51_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\Bus|outData[9]~50_combout ))) # (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & 
// (\MDR|Reg|outData [1])))) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (((\Bus|outData[9]~50_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datac(\MDR|Reg|outData [1]),
	.datad(\Bus|outData[9]~50_combout ),
	.cin(gnd),
	.combout(\Bus|outData[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[9]~51 .lut_mask = 16'hFD20;
defparam \Bus|outData[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \Bus|outData[9]$latch (
// Equation(s):
// \Bus|outData[9]$latch~combout  = (!\Bus|outData[15]~38_combout  & ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[9]~51_combout ))) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[9]$latch~combout ))))

	.dataa(\Bus|outData[9]$latch~combout ),
	.datab(\Bus|outData[15]~38_combout ),
	.datac(\Bus|outData[15]~48clkctrl_outclk ),
	.datad(\Bus|outData[9]~51_combout ),
	.cin(gnd),
	.combout(\Bus|outData[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[9]$latch .lut_mask = 16'h3202;
defparam \Bus|outData[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneii_lcell_comb \Bus|outData[9]~24 (
// Equation(s):
// \Bus|outData[9]~24_combout  = (\Bus|outData[9]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(\Bus|outData[9]$latch~combout ),
	.datac(vcc),
	.datad(\Bus|outData[14]_468~combout ),
	.cin(gnd),
	.combout(\Bus|outData[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[9]~24 .lut_mask = 16'hCCFF;
defparam \Bus|outData[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_9|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_9|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[9]~24_combout )))) # (!\noLp~0_combout  & (\ProgramCounter|ProgramCounter_9|outQ~regout  $ ((\ProgramCounter|ProgramCounter_9|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_9|always0~0_combout ),
	.datac(\noLp~0_combout ),
	.datad(\Bus|outData[9]~24_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_9|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_9|outQ~0 .lut_mask = 16'hF606;
defparam \ProgramCounter|ProgramCounter_9|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_9|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_9|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & \ProgramCounter|ProgramCounter_9|outQ~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datad(\ProgramCounter|ProgramCounter_9|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_9|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_9|outQ~1 .lut_mask = 16'h0F00;
defparam \ProgramCounter|ProgramCounter_9|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N23
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_9|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_9|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_9|outQ~regout ));

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \Bus|outData[1]~39 (
// Equation(s):
// \Bus|outData[1]~39_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\ProgramCounter|ProgramCounter_9|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ProgramCounter|tWbus[1]~13_combout ))))) # (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (((\ProgramCounter|tWbus[1]~13_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datab(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ProgramCounter|tWbus[1]~13_combout ),
	.cin(gnd),
	.combout(\Bus|outData[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[1]~39 .lut_mask = 16'hDF80;
defparam \Bus|outData[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneii_lcell_comb \Bus|outData[1]$latch (
// Equation(s):
// \Bus|outData[1]$latch~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[1]~39_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[1]$latch~combout )))

	.dataa(\Bus|outData[1]$latch~combout ),
	.datab(\Bus|outData[15]~38_combout ),
	.datac(\Bus|outData[7]~28clkctrl_outclk ),
	.datad(\Bus|outData[1]~39_combout ),
	.cin(gnd),
	.combout(\Bus|outData[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[1]$latch .lut_mask = 16'hFECE;
defparam \Bus|outData[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \Bus|outData[1]~17 (
// Equation(s):
// \Bus|outData[1]~17_combout  = (\Bus|outData[1]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(\Bus|outData[1]$latch~combout ),
	.datac(vcc),
	.datad(\Bus|outData[7]_307~combout ),
	.cin(gnd),
	.combout(\Bus|outData[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[1]~17 .lut_mask = 16'hCCFF;
defparam \Bus|outData[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N11
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_1|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~17_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_1|outData~regout ));

// Location: LCCOMB_X22_Y6_N10
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal16~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal16~0_combout  = (\InstructionRegister|InstructionRegister_1|outData~regout  & !\InstructionRegister|InstructionRegister_0|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal16~0 .lut_mask = 16'h00F0;
defparam \ControllerSequencer|InstructionDecoder|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal16~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal16~1_combout  = (\InstructionRegister|InstructionRegister_2|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal5~0_combout  & (!\InstructionRegister|InstructionRegister_6|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal16~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.datac(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal16~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal16~1 .lut_mask = 16'h0800;
defparam \ControllerSequencer|InstructionDecoder|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal12~3 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal12~3_combout  = (!\InstructionRegister|InstructionRegister_2|outData~regout  & (!\InstructionRegister|InstructionRegister_1|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal5~0_combout  & 
// \InstructionRegister|InstructionRegister_6|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal12~3 .lut_mask = 16'h1000;
defparam \ControllerSequencer|InstructionDecoder|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal7~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal7~1_combout  = (\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal7~0_combout  & \ControllerSequencer|InstructionDecoder|Equal4~0_combout ))

	.dataa(vcc),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal7~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal7~1 .lut_mask = 16'hC000;
defparam \ControllerSequencer|InstructionDecoder|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLa~7 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLa~7_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (((\ControllerSequencer|InstructionDecoder|Equal12~3_combout ) # (\ControllerSequencer|InstructionDecoder|Equal7~1_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oRST~2_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal12~3_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal7~1_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLa~7_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLa~7 .lut_mask = 16'hFD00;
defparam \ControllerSequencer|ControlMatrix|oLa~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLa~5 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLa~5_combout  = ((\ControllerSequencer|ControlMatrix|oLa~7_combout ) # ((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal16~1_combout ))) # 
// (!\ControllerSequencer|ControlMatrix|oLa~4_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLa~4_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLa~7_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLa~5 .lut_mask = 16'hFFB3;
defparam \ControllerSequencer|ControlMatrix|oLa~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N21
cycloneii_lcell_ff \Acc|Acc_5|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_5|outData~regout ));

// Location: LCFF_X18_Y6_N13
cycloneii_lcell_ff \TMP|Reg_5|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_5|outData~regout ));

// Location: LCFF_X19_Y6_N23
cycloneii_lcell_ff \Acc|Acc_3|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_3|outData~regout ));

// Location: LCCOMB_X20_Y4_N4
cycloneii_lcell_comb \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0 (
// Equation(s):
// \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout  = (\TMP|Reg_0|outData~regout  & \Acc|Acc_0|outData~regout )

	.dataa(\TMP|Reg_0|outData~regout ),
	.datab(vcc),
	.datac(\Acc|Acc_0|outData~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0 .lut_mask = 16'hA0A0;
defparam \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneii_lcell_comb \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~0 (
// Equation(s):
// \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~0_combout  = (\InstructionRegister|InstructionRegister_5|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & (\ControllerSequencer|InstructionDecoder|Equal1~0_combout ))) # 
// (!\InstructionRegister|InstructionRegister_5|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal0~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & \ControllerSequencer|InstructionDecoder|Equal1~0_combout ))))

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~0 .lut_mask = 16'hD5C0;
defparam \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneii_lcell_comb \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1 (
// Equation(s):
// \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & (!\TMP|Reg_0|outData~regout  & 
// \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\TMP|Reg_0|outData~regout ),
	.datad(\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1 .lut_mask = 16'h0800;
defparam \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneii_lcell_comb \ALU|Full_Adder_1|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_1|OR_O~0_combout  = (\ALU|nBinput1~combout  & ((\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ) # ((\Acc|Acc_1|outData~regout ) # (\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1_combout )))) # (!\ALU|nBinput1~combout  & 
// (\Acc|Acc_1|outData~regout  & ((\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ) # (\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1_combout ))))

	.dataa(\ALU|nBinput1~combout ),
	.datab(\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ),
	.datac(\Acc|Acc_1|outData~regout ),
	.datad(\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~1_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_1|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_1|OR_O~0 .lut_mask = 16'hFAE8;
defparam \ALU|Full_Adder_1|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneii_lcell_comb \ALU|Full_Adder_2|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_2|OR_O~0_combout  = (\Acc|Acc_2|outData~regout  & ((\ALU|Full_Adder_1|OR_O~0_combout ) # (\TMP|Reg_2|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout )))) # (!\Acc|Acc_2|outData~regout  & (\ALU|Full_Adder_1|OR_O~0_combout 
//  & (\TMP|Reg_2|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout ))))

	.dataa(\TMP|Reg_2|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datac(\Acc|Acc_2|outData~regout ),
	.datad(\ALU|Full_Adder_1|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_2|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_2|OR_O~0 .lut_mask = 16'hF660;
defparam \ALU|Full_Adder_2|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneii_lcell_comb \ALU|Full_Adder_3|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_3|OR_O~0_combout  = (\Acc|Acc_3|outData~regout  & ((\ALU|Full_Adder_2|OR_O~0_combout ) # (\TMP|Reg_3|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout )))) # (!\Acc|Acc_3|outData~regout  & (\ALU|Full_Adder_2|OR_O~0_combout 
//  & (\TMP|Reg_3|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout ))))

	.dataa(\TMP|Reg_3|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datac(\Acc|Acc_3|outData~regout ),
	.datad(\ALU|Full_Adder_2|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_3|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_3|OR_O~0 .lut_mask = 16'hF660;
defparam \ALU|Full_Adder_3|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneii_lcell_comb \ALU|Full_Adder_4|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_4|OR_O~0_combout  = (\Acc|Acc_4|outData~regout  & ((\ALU|Full_Adder_3|OR_O~0_combout ) # (\TMP|Reg_4|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout )))) # (!\Acc|Acc_4|outData~regout  & (\ALU|Full_Adder_3|OR_O~0_combout 
//  & (\TMP|Reg_4|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout ))))

	.dataa(\TMP|Reg_4|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datac(\Acc|Acc_4|outData~regout ),
	.datad(\ALU|Full_Adder_3|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_4|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_4|OR_O~0 .lut_mask = 16'hF660;
defparam \ALU|Full_Adder_4|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneii_lcell_comb \ALU|Full_Adder_5|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_5|OR_O~0_combout  = (\Acc|Acc_5|outData~regout  & ((\ALU|Full_Adder_4|OR_O~0_combout ) # (\ControllerSequencer|ControlMatrix|Su~2_combout  $ (\TMP|Reg_5|outData~regout )))) # (!\Acc|Acc_5|outData~regout  & (\ALU|Full_Adder_4|OR_O~0_combout 
//  & (\ControllerSequencer|ControlMatrix|Su~2_combout  $ (\TMP|Reg_5|outData~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datab(\Acc|Acc_5|outData~regout ),
	.datac(\TMP|Reg_5|outData~regout ),
	.datad(\ALU|Full_Adder_4|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_5|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_5|OR_O~0 .lut_mask = 16'hDE48;
defparam \ALU|Full_Adder_5|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneii_lcell_comb \ALU|Full_Adder_6|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout  = \Acc|Acc_6|outData~regout  $ (\TMP|Reg_6|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout  $ (\ALU|Full_Adder_5|OR_O~0_combout )))

	.dataa(\Acc|Acc_6|outData~regout ),
	.datab(\TMP|Reg_6|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datad(\ALU|Full_Adder_5|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_6|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_6|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_1|OR_O~0 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout  = (\Acc|Acc_0|outData~regout  & ((\Acc|Acc_1|outData~regout ) # ((\InstructionRegister|InstructionRegister_0|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal5~1_combout )))) # 
// (!\Acc|Acc_0|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & (\Acc|Acc_1|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal5~1_combout )))

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(\Acc|Acc_0|outData~regout ),
	.datac(\Acc|Acc_1|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_1|OR_O~0 .lut_mask = 16'hE8C0;
defparam \ALU|IncrementDecrement|Full_Adder_1|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_3|OR_O~0 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout  = (\Acc|Acc_3|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal5~2_combout ) # ((\Acc|Acc_2|outData~regout  & \ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout )))) # 
// (!\Acc|Acc_3|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & ((\Acc|Acc_2|outData~regout ) # (\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\Acc|Acc_2|outData~regout ),
	.datac(\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_3|OR_O~0 .lut_mask = 16'hFE80;
defparam \ALU|IncrementDecrement|Full_Adder_3|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneii_lcell_comb \ALU|outQ[6]~50 (
// Equation(s):
// \ALU|outQ[6]~50_combout  = (\Acc|Acc_4|outData~regout  & (!\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & (\Acc|Acc_5|outData~regout  & \ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ))) # (!\Acc|Acc_4|outData~regout  & 
// (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & (!\Acc|Acc_5|outData~regout  & !\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout )))

	.dataa(\Acc|Acc_4|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datac(\Acc|Acc_5|outData~regout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~50 .lut_mask = 16'h2004;
defparam \ALU|outQ[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneii_lcell_comb \ALU|outQ[6]~51 (
// Equation(s):
// \ALU|outQ[6]~51_combout  = (\ALU|outQ[1]~13_combout  & (\TMP|Reg_6|outData~regout )) # (!\ALU|outQ[1]~13_combout  & ((\ALU|outQ[6]~50_combout )))

	.dataa(vcc),
	.datab(\TMP|Reg_6|outData~regout ),
	.datac(\ALU|outQ[6]~50_combout ),
	.datad(\ALU|outQ[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~51 .lut_mask = 16'hCCF0;
defparam \ALU|outQ[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneii_lcell_comb \ALU|outQ[6]~49 (
// Equation(s):
// \ALU|outQ[6]~49_combout  = (\ALU|outQ[1]~13_combout  & ((\Acc|Acc_5|outData~regout ))) # (!\ALU|outQ[1]~13_combout  & (\Acc|Acc_7|outData~regout ))

	.dataa(vcc),
	.datab(\Acc|Acc_7|outData~regout ),
	.datac(\Acc|Acc_5|outData~regout ),
	.datad(\ALU|outQ[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~49 .lut_mask = 16'hF0CC;
defparam \ALU|outQ[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneii_lcell_comb \ALU|outQ[6]~52 (
// Equation(s):
// \ALU|outQ[6]~52_combout  = (\ALU|outQ[1]~12_combout  & (\Acc|Acc_6|outData~regout  $ ((\ALU|outQ[6]~51_combout )))) # (!\ALU|outQ[1]~12_combout  & (((\ALU|outQ[6]~49_combout ))))

	.dataa(\ALU|outQ[1]~12_combout ),
	.datab(\Acc|Acc_6|outData~regout ),
	.datac(\ALU|outQ[6]~51_combout ),
	.datad(\ALU|outQ[6]~49_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~52 .lut_mask = 16'h7D28;
defparam \ALU|outQ[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneii_lcell_comb \ALU|outQ[6]~53 (
// Equation(s):
// \ALU|outQ[6]~53_combout  = (\ALU|outQ[7]~11_combout  & ((\ALU|outQ[6]~52_combout ))) # (!\ALU|outQ[7]~11_combout  & (\ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout ))

	.dataa(\ALU|outQ[7]~11_combout ),
	.datab(\ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout ),
	.datac(vcc),
	.datad(\ALU|outQ[6]~52_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~53 .lut_mask = 16'hEE44;
defparam \ALU|outQ[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneii_lcell_comb \ALU|outQ[6]~54 (
// Equation(s):
// \ALU|outQ[6]~54_combout  = (\ALU|outQ[7]~11_combout  & ((\ALU|outQ[1]~62_combout  & (\ALU|outQ[6]~48_combout )) # (!\ALU|outQ[1]~62_combout  & ((\ALU|outQ[6]~53_combout ))))) # (!\ALU|outQ[7]~11_combout  & ((\ALU|outQ[1]~62_combout  & 
// ((\ALU|outQ[6]~53_combout ))) # (!\ALU|outQ[1]~62_combout  & (\ALU|outQ[6]~48_combout ))))

	.dataa(\ALU|outQ[7]~11_combout ),
	.datab(\ALU|outQ[1]~62_combout ),
	.datac(\ALU|outQ[6]~48_combout ),
	.datad(\ALU|outQ[6]~53_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~54 .lut_mask = 16'hF690;
defparam \ALU|outQ[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneii_lcell_comb \ALU|outQ[6] (
// Equation(s):
// \ALU|outQ [6] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & ((\ALU|outQ[6]~54_combout ))) # (!GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & (\ALU|outQ [6]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [6]),
	.datac(\ALU|outQ[6]~54_combout ),
	.datad(\ALU|outQ[7]~19clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [6]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6] .lut_mask = 16'h5044;
defparam \ALU|outQ[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N11
cycloneii_lcell_ff \TMP|Reg_4|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_4|outData~regout ));

// Location: LCCOMB_X20_Y5_N20
cycloneii_lcell_comb \ALU|Full_Adder_4|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout  = \Acc|Acc_4|outData~regout  $ (\TMP|Reg_4|outData~regout  $ (\ALU|Full_Adder_3|OR_O~0_combout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout )))

	.dataa(\Acc|Acc_4|outData~regout ),
	.datab(\TMP|Reg_4|outData~regout ),
	.datac(\ALU|Full_Adder_3|OR_O~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_4|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_4|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N12
cycloneii_lcell_comb \ALU|outQ~42 (
// Equation(s):
// \ALU|outQ~42_combout  = (\Acc|Acc_4|outData~regout  & \TMP|Reg_4|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Acc|Acc_4|outData~regout ),
	.datad(\TMP|Reg_4|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~42 .lut_mask = 16'hF000;
defparam \ALU|outQ~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N2
cycloneii_lcell_comb \ALU|outQ~44 (
// Equation(s):
// \ALU|outQ~44_combout  = \Acc|Acc_4|outData~regout  $ (\TMP|Reg_4|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Acc|Acc_4|outData~regout ),
	.datad(\TMP|Reg_4|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~44 .lut_mask = 16'h0FF0;
defparam \ALU|outQ~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout  = \Acc|Acc_4|outData~regout  $ (\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout  $ (((\InstructionRegister|InstructionRegister_0|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal5~1_combout ))))

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(\Acc|Acc_4|outData~regout ),
	.datac(\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum .lut_mask = 16'h963C;
defparam \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N26
cycloneii_lcell_comb \ALU|outQ[4]~43 (
// Equation(s):
// \ALU|outQ[4]~43_combout  = (\ALU|outQ[1]~12_combout  & (((\ALU|outQ[1]~13_combout ) # (\ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout )))) # (!\ALU|outQ[1]~12_combout  & (\Acc|Acc_5|outData~regout  & (!\ALU|outQ[1]~13_combout )))

	.dataa(\ALU|outQ[1]~12_combout ),
	.datab(\Acc|Acc_5|outData~regout ),
	.datac(\ALU|outQ[1]~13_combout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout ),
	.cin(gnd),
	.combout(\ALU|outQ[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4]~43 .lut_mask = 16'hAEA4;
defparam \ALU|outQ[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N18
cycloneii_lcell_comb \ALU|outQ[4]~45 (
// Equation(s):
// \ALU|outQ[4]~45_combout  = (\ALU|outQ[1]~13_combout  & ((\ALU|outQ[4]~43_combout  & (\ALU|outQ~44_combout )) # (!\ALU|outQ[4]~43_combout  & ((\Acc|Acc_3|outData~regout ))))) # (!\ALU|outQ[1]~13_combout  & (((\ALU|outQ[4]~43_combout ))))

	.dataa(\ALU|outQ[1]~13_combout ),
	.datab(\ALU|outQ~44_combout ),
	.datac(\Acc|Acc_3|outData~regout ),
	.datad(\ALU|outQ[4]~43_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4]~45 .lut_mask = 16'hDDA0;
defparam \ALU|outQ[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N22
cycloneii_lcell_comb \ALU|outQ[4]~46 (
// Equation(s):
// \ALU|outQ[4]~46_combout  = (\ALU|outQ[7]~11_combout  & (((!\ALU|outQ[1]~62_combout  & \ALU|outQ[4]~45_combout )))) # (!\ALU|outQ[7]~11_combout  & ((\ALU|outQ~42_combout ) # ((\ALU|outQ[1]~62_combout ))))

	.dataa(\ALU|outQ[7]~11_combout ),
	.datab(\ALU|outQ~42_combout ),
	.datac(\ALU|outQ[1]~62_combout ),
	.datad(\ALU|outQ[4]~45_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4]~46 .lut_mask = 16'h5E54;
defparam \ALU|outQ[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
cycloneii_lcell_comb \ALU|outQ[4]~47 (
// Equation(s):
// \ALU|outQ[4]~47_combout  = (\ALU|outQ[1]~62_combout  & ((\ALU|outQ[4]~46_combout  & ((\ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout ))) # (!\ALU|outQ[4]~46_combout  & (\ALU|outQ~41_combout )))) # (!\ALU|outQ[1]~62_combout  & (((\ALU|outQ[4]~46_combout 
// ))))

	.dataa(\ALU|outQ~41_combout ),
	.datab(\ALU|outQ[1]~62_combout ),
	.datac(\ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout ),
	.datad(\ALU|outQ[4]~46_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4]~47 .lut_mask = 16'hF388;
defparam \ALU|outQ[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N30
cycloneii_lcell_comb \ALU|outQ[4] (
// Equation(s):
// \ALU|outQ [4] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & ((\ALU|outQ[4]~47_combout ))) # (!GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & (\ALU|outQ [4]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [4]),
	.datac(\ALU|outQ[7]~19clkctrl_outclk ),
	.datad(\ALU|outQ[4]~47_combout ),
	.cin(gnd),
	.combout(\ALU|outQ [4]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4] .lut_mask = 16'h5404;
defparam \ALU|outQ[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneii_lcell_comb \ALU|outQ[5]~35 (
// Equation(s):
// \ALU|outQ[5]~35_combout  = (\ALU|outQ[1]~62_combout  & ((\TMP|Reg_5|outData~regout ) # (\Acc|Acc_5|outData~regout ))) # (!\ALU|outQ[1]~62_combout  & (\TMP|Reg_5|outData~regout  & \Acc|Acc_5|outData~regout ))

	.dataa(\ALU|outQ[1]~62_combout ),
	.datab(\TMP|Reg_5|outData~regout ),
	.datac(vcc),
	.datad(\Acc|Acc_5|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~35 .lut_mask = 16'hEE88;
defparam \ALU|outQ[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneii_lcell_comb \ALU|Full_Adder_5|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout  = \ControllerSequencer|ControlMatrix|Su~2_combout  $ (\TMP|Reg_5|outData~regout  $ (\Acc|Acc_5|outData~regout  $ (\ALU|Full_Adder_4|OR_O~0_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datab(\TMP|Reg_5|outData~regout ),
	.datac(\Acc|Acc_5|outData~regout ),
	.datad(\ALU|Full_Adder_4|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_5|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_5|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneii_lcell_comb \ALU|outQ[5]~36 (
// Equation(s):
// \ALU|outQ[5]~36_combout  = (\ALU|outQ[1]~12_combout  & (((\ALU|outQ[1]~13_combout )))) # (!\ALU|outQ[1]~12_combout  & ((\ALU|outQ[1]~13_combout  & ((\Acc|Acc_4|outData~regout ))) # (!\ALU|outQ[1]~13_combout  & (\Acc|Acc_6|outData~regout ))))

	.dataa(\Acc|Acc_6|outData~regout ),
	.datab(\Acc|Acc_4|outData~regout ),
	.datac(\ALU|outQ[1]~12_combout ),
	.datad(\ALU|outQ[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~36 .lut_mask = 16'hFC0A;
defparam \ALU|outQ[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneii_lcell_comb \ALU|outQ[5]~37 (
// Equation(s):
// \ALU|outQ[5]~37_combout  = (\ALU|outQ[5]~36_combout  & (\TMP|Reg_5|outData~regout )) # (!\ALU|outQ[5]~36_combout  & ((\ControllerSequencer|InstructionDecoder|Equal5~2_combout  $ (\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ))))

	.dataa(\TMP|Reg_5|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datac(\ALU|outQ[5]~36_combout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~37 .lut_mask = 16'hA3AC;
defparam \ALU|outQ[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneii_lcell_comb \ALU|outQ[5]~38 (
// Equation(s):
// \ALU|outQ[5]~38_combout  = (\ALU|outQ[1]~12_combout  & (\Acc|Acc_5|outData~regout  $ (((\ALU|outQ[5]~37_combout ))))) # (!\ALU|outQ[1]~12_combout  & (((\ALU|outQ[5]~36_combout ))))

	.dataa(\Acc|Acc_5|outData~regout ),
	.datab(\ALU|outQ[1]~12_combout ),
	.datac(\ALU|outQ[5]~36_combout ),
	.datad(\ALU|outQ[5]~37_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~38 .lut_mask = 16'h74B8;
defparam \ALU|outQ[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneii_lcell_comb \ALU|outQ[5]~39 (
// Equation(s):
// \ALU|outQ[5]~39_combout  = (\ALU|outQ[7]~11_combout  & ((\ALU|outQ[5]~38_combout ))) # (!\ALU|outQ[7]~11_combout  & (\ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout ))

	.dataa(\ALU|outQ[7]~11_combout ),
	.datab(vcc),
	.datac(\ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout ),
	.datad(\ALU|outQ[5]~38_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~39 .lut_mask = 16'hFA50;
defparam \ALU|outQ[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneii_lcell_comb \ALU|outQ[5]~40 (
// Equation(s):
// \ALU|outQ[5]~40_combout  = (\ALU|outQ[7]~11_combout  & ((\ALU|outQ[1]~62_combout  & (\ALU|outQ[5]~35_combout )) # (!\ALU|outQ[1]~62_combout  & ((\ALU|outQ[5]~39_combout ))))) # (!\ALU|outQ[7]~11_combout  & ((\ALU|outQ[1]~62_combout  & 
// ((\ALU|outQ[5]~39_combout ))) # (!\ALU|outQ[1]~62_combout  & (\ALU|outQ[5]~35_combout ))))

	.dataa(\ALU|outQ[7]~11_combout ),
	.datab(\ALU|outQ[1]~62_combout ),
	.datac(\ALU|outQ[5]~35_combout ),
	.datad(\ALU|outQ[5]~39_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~40 .lut_mask = 16'hF690;
defparam \ALU|outQ[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneii_lcell_comb \ALU|outQ[5] (
// Equation(s):
// \ALU|outQ [5] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & ((\ALU|outQ[5]~40_combout ))) # (!GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & (\ALU|outQ [5]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [5]),
	.datac(\ALU|outQ[5]~40_combout ),
	.datad(\ALU|outQ[7]~19clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [5]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5] .lut_mask = 16'h5044;
defparam \ALU|outQ[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneii_lcell_comb \ALU|Equal16~1 (
// Equation(s):
// \ALU|Equal16~1_combout  = (!\ALU|outQ [7] & (!\ALU|outQ [6] & (!\ALU|outQ [4] & !\ALU|outQ [5])))

	.dataa(\ALU|outQ [7]),
	.datab(\ALU|outQ [6]),
	.datac(\ALU|outQ [4]),
	.datad(\ALU|outQ [5]),
	.cin(gnd),
	.combout(\ALU|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal16~1 .lut_mask = 16'h0001;
defparam \ALU|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N9
cycloneii_lcell_ff \TMP|Reg_3|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_3|outData~regout ));

// Location: LCCOMB_X19_Y5_N24
cycloneii_lcell_comb \ALU|Full_Adder_3|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout  = \ControllerSequencer|ControlMatrix|Su~2_combout  $ (\TMP|Reg_3|outData~regout  $ (\Acc|Acc_3|outData~regout  $ (\ALU|Full_Adder_2|OR_O~0_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datab(\TMP|Reg_3|outData~regout ),
	.datac(\Acc|Acc_3|outData~regout ),
	.datad(\ALU|Full_Adder_2|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_3|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_3|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneii_lcell_comb \ALU|outQ[3]~14 (
// Equation(s):
// \ALU|outQ[3]~14_combout  = (\ALU|outQ[1]~13_combout  & (((\Acc|Acc_2|outData~regout ) # (\ALU|outQ[1]~12_combout )))) # (!\ALU|outQ[1]~13_combout  & (\Acc|Acc_4|outData~regout  & ((!\ALU|outQ[1]~12_combout ))))

	.dataa(\Acc|Acc_4|outData~regout ),
	.datab(\Acc|Acc_2|outData~regout ),
	.datac(\ALU|outQ[1]~13_combout ),
	.datad(\ALU|outQ[1]~12_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~14 .lut_mask = 16'hF0CA;
defparam \ALU|outQ[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneii_lcell_comb \ALU|outQ[3]~15 (
// Equation(s):
// \ALU|outQ[3]~15_combout  = (\ALU|outQ[3]~14_combout  & (((\TMP|Reg_3|outData~regout )))) # (!\ALU|outQ[3]~14_combout  & (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  $ (((\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout )))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datab(\TMP|Reg_3|outData~regout ),
	.datac(\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ),
	.datad(\ALU|outQ[3]~14_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~15 .lut_mask = 16'hCC5A;
defparam \ALU|outQ[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneii_lcell_comb \ALU|outQ[3]~16 (
// Equation(s):
// \ALU|outQ[3]~16_combout  = (\ALU|outQ[1]~12_combout  & (\Acc|Acc_3|outData~regout  $ ((\ALU|outQ[3]~15_combout )))) # (!\ALU|outQ[1]~12_combout  & (((\ALU|outQ[3]~14_combout ))))

	.dataa(\ALU|outQ[1]~12_combout ),
	.datab(\Acc|Acc_3|outData~regout ),
	.datac(\ALU|outQ[3]~15_combout ),
	.datad(\ALU|outQ[3]~14_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~16 .lut_mask = 16'h7D28;
defparam \ALU|outQ[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneii_lcell_comb \ALU|outQ[3]~17 (
// Equation(s):
// \ALU|outQ[3]~17_combout  = (\ALU|outQ[7]~11_combout  & ((\ALU|outQ[3]~16_combout ))) # (!\ALU|outQ[7]~11_combout  & (\ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout ))

	.dataa(vcc),
	.datab(\ALU|outQ[7]~11_combout ),
	.datac(\ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout ),
	.datad(\ALU|outQ[3]~16_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~17 .lut_mask = 16'hFC30;
defparam \ALU|outQ[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneii_lcell_comb \ALU|outQ[3]~18 (
// Equation(s):
// \ALU|outQ[3]~18_combout  = (\ALU|outQ[3]~10_combout  & ((\ALU|outQ[3]~17_combout ) # (\ALU|outQ[1]~62_combout  $ (!\ALU|outQ[7]~11_combout )))) # (!\ALU|outQ[3]~10_combout  & (\ALU|outQ[3]~17_combout  & (\ALU|outQ[1]~62_combout  $ (\ALU|outQ[7]~11_combout 
// ))))

	.dataa(\ALU|outQ[3]~10_combout ),
	.datab(\ALU|outQ[1]~62_combout ),
	.datac(\ALU|outQ[7]~11_combout ),
	.datad(\ALU|outQ[3]~17_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~18 .lut_mask = 16'hBE82;
defparam \ALU|outQ[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneii_lcell_comb \ALU|outQ[3] (
// Equation(s):
// \ALU|outQ [3] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & ((\ALU|outQ[3]~18_combout ))) # (!GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & (\ALU|outQ [3]))))

	.dataa(\ALU|outQ [3]),
	.datab(\inRST~combout ),
	.datac(\ALU|outQ[3]~18_combout ),
	.datad(\ALU|outQ[7]~19clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [3]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3] .lut_mask = 16'h3022;
defparam \ALU|outQ[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N25
cycloneii_lcell_ff \TMP|Reg_2|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_2|outData~regout ));

// Location: LCCOMB_X19_Y4_N26
cycloneii_lcell_comb \ALU|Full_Adder_2|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout  = \Acc|Acc_2|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~2_combout  $ (\TMP|Reg_2|outData~regout  $ (\ALU|Full_Adder_1|OR_O~0_combout )))

	.dataa(\Acc|Acc_2|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~2_combout ),
	.datac(\TMP|Reg_2|outData~regout ),
	.datad(\ALU|Full_Adder_1|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_2|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_2|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneii_lcell_comb \ALU|outQ~23 (
// Equation(s):
// \ALU|outQ~23_combout  = \TMP|Reg_2|outData~regout  $ (\Acc|Acc_2|outData~regout )

	.dataa(\TMP|Reg_2|outData~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Acc|Acc_2|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~23 .lut_mask = 16'h55AA;
defparam \ALU|outQ~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout  = \ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout  $ (\Acc|Acc_2|outData~regout  $ (((\InstructionRegister|InstructionRegister_0|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal5~1_combout ))))

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.datac(\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ),
	.datad(\Acc|Acc_2|outData~regout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2 .lut_mask = 16'h8778;
defparam \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneii_lcell_comb \ALU|outQ[2]~22 (
// Equation(s):
// \ALU|outQ[2]~22_combout  = (\ALU|outQ[1]~13_combout  & (((\ALU|outQ[1]~12_combout )))) # (!\ALU|outQ[1]~13_combout  & ((\ALU|outQ[1]~12_combout  & ((\ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout ))) # (!\ALU|outQ[1]~12_combout  & 
// (\Acc|Acc_3|outData~regout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\ALU|outQ[1]~13_combout ),
	.datac(\ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout ),
	.datad(\ALU|outQ[1]~12_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2]~22 .lut_mask = 16'hFC22;
defparam \ALU|outQ[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneii_lcell_comb \ALU|outQ[2]~24 (
// Equation(s):
// \ALU|outQ[2]~24_combout  = (\ALU|outQ[1]~13_combout  & ((\ALU|outQ[2]~22_combout  & ((\ALU|outQ~23_combout ))) # (!\ALU|outQ[2]~22_combout  & (\Acc|Acc_1|outData~regout )))) # (!\ALU|outQ[1]~13_combout  & (((\ALU|outQ[2]~22_combout ))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ALU|outQ[1]~13_combout ),
	.datac(\ALU|outQ~23_combout ),
	.datad(\ALU|outQ[2]~22_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2]~24 .lut_mask = 16'hF388;
defparam \ALU|outQ[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneii_lcell_comb \ALU|outQ[2]~25 (
// Equation(s):
// \ALU|outQ[2]~25_combout  = (\ALU|outQ[1]~62_combout  & (((!\ALU|outQ[7]~11_combout )))) # (!\ALU|outQ[1]~62_combout  & ((\ALU|outQ[7]~11_combout  & ((\ALU|outQ[2]~24_combout ))) # (!\ALU|outQ[7]~11_combout  & (\ALU|outQ~21_combout ))))

	.dataa(\ALU|outQ~21_combout ),
	.datab(\ALU|outQ[1]~62_combout ),
	.datac(\ALU|outQ[7]~11_combout ),
	.datad(\ALU|outQ[2]~24_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2]~25 .lut_mask = 16'h3E0E;
defparam \ALU|outQ[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneii_lcell_comb \ALU|outQ[2]~26 (
// Equation(s):
// \ALU|outQ[2]~26_combout  = (\ALU|outQ[1]~62_combout  & ((\ALU|outQ[2]~25_combout  & ((\ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout ))) # (!\ALU|outQ[2]~25_combout  & (\ALU|outQ~20_combout )))) # (!\ALU|outQ[1]~62_combout  & (((\ALU|outQ[2]~25_combout 
// ))))

	.dataa(\ALU|outQ~20_combout ),
	.datab(\ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout ),
	.datac(\ALU|outQ[1]~62_combout ),
	.datad(\ALU|outQ[2]~25_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2]~26 .lut_mask = 16'hCFA0;
defparam \ALU|outQ[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneii_lcell_comb \ALU|outQ[2] (
// Equation(s):
// \ALU|outQ [2] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & ((\ALU|outQ[2]~26_combout ))) # (!GLOBAL(\ALU|outQ[7]~19clkctrl_outclk ) & (\ALU|outQ [2]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [2]),
	.datac(\ALU|outQ[2]~26_combout ),
	.datad(\ALU|outQ[7]~19clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [2]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2] .lut_mask = 16'h5044;
defparam \ALU|outQ[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneii_lcell_comb \ALU|Equal16~0 (
// Equation(s):
// \ALU|Equal16~0_combout  = (!\ALU|outQ [0] & (!\ALU|outQ [1] & (!\ALU|outQ [3] & !\ALU|outQ [2])))

	.dataa(\ALU|outQ [0]),
	.datab(\ALU|outQ [1]),
	.datac(\ALU|outQ [3]),
	.datad(\ALU|outQ [2]),
	.cin(gnd),
	.combout(\ALU|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal16~0 .lut_mask = 16'h0001;
defparam \ALU|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneii_lcell_comb \ALU|Equal16~2 (
// Equation(s):
// \ALU|Equal16~2_combout  = (\ALU|Equal16~1_combout  & \ALU|Equal16~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|Equal16~1_combout ),
	.datad(\ALU|Equal16~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal16~2 .lut_mask = 16'hF000;
defparam \ALU|Equal16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N25
cycloneii_lcell_ff \ALU|outZeroFlag (
	.clk(\nCLK~combout ),
	.datain(\ALU|Equal16~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|outZeroFlag~regout ));

// Location: LCCOMB_X22_Y7_N6
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~0_combout  = (\ControllerSequencer|InstructionDecoder|Equal9~0_combout  & (\ControllerSequencer|InstructionDecoder|Equal10~0_combout  & \ALU|outZeroFlag~regout ))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.datad(\ALU|outZeroFlag~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~0 .lut_mask = 16'hA000;
defparam \ControllerSequencer|ControlMatrix|oLmar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcl~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcl~0_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal23~0_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal9~1_combout ) # 
// (\ControllerSequencer|ControlMatrix|oLmar~0_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcl~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcl~0 .lut_mask = 16'hCCC8;
defparam \ControllerSequencer|ControlMatrix|oLpcl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEmdr~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEmdr~1_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ) # (\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEmdr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEmdr~1 .lut_mask = 16'hFFFA;
defparam \ControllerSequencer|ControlMatrix|oEmdr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEmdr~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEmdr~2_combout  = (\ControllerSequencer|ControlMatrix|oEmdr~0_combout ) # ((\ControllerSequencer|ControlMatrix|oLpcl~0_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & 
// \ControllerSequencer|ControlMatrix|oEmdr~1_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEmdr~0_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLpcl~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEmdr~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEmdr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEmdr~2 .lut_mask = 16'hFEEE;
defparam \ControllerSequencer|ControlMatrix|oEmdr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneii_lcell_comb \Bus|always0~0 (
// Equation(s):
// \Bus|always0~0_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & ((\ControllerSequencer|ControlMatrix|oEmdr~2_combout ) # ((\ControllerSequencer|ControlMatrix|oLmar~2_combout  & \ControllerSequencer|RingCounter|RingCount_5|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~2_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEmdr~2_combout ),
	.cin(gnd),
	.combout(\Bus|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|always0~0 .lut_mask = 16'hAA80;
defparam \Bus|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~20 (
// Equation(s):
// \ProgramCounter|tWbus[3]~20_combout  = (\MDR|Reg|outData [3] & (((\ProgramCounter|ProgramCounter_3|outQ~regout ) # (!\noEpc~combout )))) # (!\MDR|Reg|outData [3] & (!\Bus|always0~0_combout  & ((\ProgramCounter|ProgramCounter_3|outQ~regout ) # 
// (!\noEpc~combout ))))

	.dataa(\MDR|Reg|outData [3]),
	.datab(\Bus|always0~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.datad(\noEpc~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~20 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLc (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLc~combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal14~1_combout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & 
// \ControllerSequencer|RingCounter|RingCount_3|outQ~regout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal14~1_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLc .lut_mask = 16'h4000;
defparam \ControllerSequencer|ControlMatrix|oLc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N19
cycloneii_lcell_ff \C|Reg_3|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_3|outData~regout ));

// Location: LCCOMB_X20_Y6_N18
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~21 (
// Equation(s):
// \ProgramCounter|tWbus[3]~21_combout  = (\B|Reg_3|outData~regout  & (((\C|Reg_3|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~2_combout )))) # (!\B|Reg_3|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & 
// ((\C|Reg_3|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~2_combout ))))

	.dataa(\B|Reg_3|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\C|Reg_3|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~21 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~22 (
// Equation(s):
// \ProgramCounter|tWbus[3]~22_combout  = (\ProgramCounter|tWbus[3]~21_combout  & ((\TMP|Reg_3|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(vcc),
	.datab(\TMP|Reg_3|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datad(\ProgramCounter|tWbus[3]~21_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~22 .lut_mask = 16'hCF00;
defparam \ProgramCounter|tWbus[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~25 (
// Equation(s):
// \ProgramCounter|tWbus[3]~25_combout  = ((\ProgramCounter|tWbus[3]~24_combout  & (\ProgramCounter|tWbus[3]~20_combout  & \ProgramCounter|tWbus[3]~22_combout ))) # (!\ProgramCounter|tWbus[0]~6_combout )

	.dataa(\ProgramCounter|tWbus[3]~24_combout ),
	.datab(\ProgramCounter|tWbus[3]~20_combout ),
	.datac(\ProgramCounter|tWbus[0]~6_combout ),
	.datad(\ProgramCounter|tWbus[3]~22_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~25 .lut_mask = 16'h8F0F;
defparam \ProgramCounter|tWbus[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneii_lcell_comb \Bus|outData[3]~41 (
// Equation(s):
// \Bus|outData[3]~41_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_11|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[3]~25_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[3]~25_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ProgramCounter|tWbus[3]~25_combout ),
	.cin(gnd),
	.combout(\Bus|outData[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[3]~41 .lut_mask = 16'hBF80;
defparam \Bus|outData[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneii_lcell_comb \Bus|outData[3]$latch (
// Equation(s):
// \Bus|outData[3]$latch~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[3]~41_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[3]$latch~combout )))

	.dataa(\Bus|outData[7]~28clkctrl_outclk ),
	.datab(\Bus|outData[15]~38_combout ),
	.datac(\Bus|outData[3]$latch~combout ),
	.datad(\Bus|outData[3]~41_combout ),
	.cin(gnd),
	.combout(\Bus|outData[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[3]$latch .lut_mask = 16'hFEDC;
defparam \Bus|outData[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneii_lcell_comb \Bus|outData[3]~19 (
// Equation(s):
// \Bus|outData[3]~19_combout  = (\Bus|outData[3]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(\Bus|outData[7]_307~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[3]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[3]~19 .lut_mask = 16'hFF55;
defparam \Bus|outData[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N13
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_3|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~19_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_3|outData~regout ));

// Location: LCCOMB_X22_Y6_N2
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal6~4 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal6~4_combout  = (\InstructionRegister|InstructionRegister_1|outData~regout  & (!\InstructionRegister|InstructionRegister_7|outData~regout  & (!\InstructionRegister|InstructionRegister_3|outData~regout  & 
// !\InstructionRegister|InstructionRegister_0|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal6~4 .lut_mask = 16'h0002;
defparam \ControllerSequencer|InstructionDecoder|Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal24~4 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal24~4_combout  = (!\InstructionRegister|InstructionRegister_2|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal6~4_combout  & (\ControllerSequencer|InstructionDecoder|Equal18~0_combout  & 
// !\InstructionRegister|InstructionRegister_6|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal6~4_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal24~4 .lut_mask = 16'h0040;
defparam \ControllerSequencer|InstructionDecoder|Equal24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~1_combout  = (!\ControllerSequencer|InstructionDecoder|Equal11~1_combout  & (!\ControllerSequencer|InstructionDecoder|Equal24~4_combout  & (!\ControllerSequencer|InstructionDecoder|Equal9~1_combout  & 
// !\ControllerSequencer|InstructionDecoder|Equal23~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal11~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal24~4_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~1 .lut_mask = 16'h0001;
defparam \ControllerSequencer|ControlMatrix|oLmar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~2_combout  = (\ControllerSequencer|InstructionDecoder|Equal16~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal10~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~1_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~2 .lut_mask = 16'hFEFF;
defparam \ControllerSequencer|ControlMatrix|oLmar~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_11|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_11|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_10|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_11|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_10|outQB~regout  & (\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_11|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_11|outQB~0 .lut_mask = 16'h8E8E;
defparam \ControllerSequencer|RingCounter|RingCount_11|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_10|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_10|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_10|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_9|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_10|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_10|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_10|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_10|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_10|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_9|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_10|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_10|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_10|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N5
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_10|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_10|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_10|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ));

// Location: LCCOMB_X21_Y3_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_11|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_11|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_10|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_11|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_11|always0~0 .lut_mask = 16'hAFAF;
defparam \ControllerSequencer|RingCounter|RingCount_11|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N21
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_11|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_11|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_11|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ));

// Location: LCCOMB_X24_Y5_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_12|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_12|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_11|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_12|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_12|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_12|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_12|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_12|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_11|outQB~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_12|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_12|always0~0 .lut_mask = 16'hCCFF;
defparam \ControllerSequencer|RingCounter|RingCount_12|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y5_N17
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_12|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_12|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_12|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ));

// Location: LCCOMB_X25_Y4_N22
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_17|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_17|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_17|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_16|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_17|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_17|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_17|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_17|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_17|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_16|outQB~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_17|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_17|always0~0 .lut_mask = 16'hCCFF;
defparam \ControllerSequencer|RingCounter|RingCount_17|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N23
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_17|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_17|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_17|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ));

// Location: LCCOMB_X25_Y4_N12
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_0|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_0|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & !\ControllerSequencer|RingCounter|RingCount_17|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & ((!\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_0|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_0|outQB~0 .lut_mask = 16'h033F;
defparam \ControllerSequencer|RingCounter|RingCount_0|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_0|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_0|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_0|always0~0 .lut_mask = 16'hFF0F;
defparam \ControllerSequencer|RingCounter|RingCount_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N13
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_0|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_0|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ));

// Location: LCCOMB_X21_Y4_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEp~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEp~2_combout  = (\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & (((!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_12|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEp~2 .lut_mask = 16'h1F00;
defparam \ControllerSequencer|ControlMatrix|oEp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~3_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & (((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # (\ControllerSequencer|ControlMatrix|oLmar~0_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~1_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~3 .lut_mask = 16'hF0D0;
defparam \ControllerSequencer|ControlMatrix|oLmar~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneii_lcell_comb \noLm~0 (
// Equation(s):
// \noLm~0_combout  = (\ControllerSequencer|ControlMatrix|oEp~2_combout  & (!\ControllerSequencer|ControlMatrix|oLmar~3_combout  & ((\ControllerSequencer|ControlMatrix|oLmarc~0_combout ) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEp~2_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~3_combout ),
	.cin(gnd),
	.combout(\noLm~0_combout ),
	.cout());
// synopsys translate_off
defparam \noLm~0 .lut_mask = 16'h00C4;
defparam \noLm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneii_lcell_comb \noLm~1 (
// Equation(s):
// \noLm~1_combout  = ((\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & \ControllerSequencer|ControlMatrix|oLmar~2_combout )) # (!\noLm~0_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~2_combout ),
	.datac(vcc),
	.datad(\noLm~0_combout ),
	.cin(gnd),
	.combout(\noLm~1_combout ),
	.cout());
// synopsys translate_off
defparam \noLm~1 .lut_mask = 16'h88FF;
defparam \noLm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneii_lcell_comb \Memory|outData[5]~reg0feeder (
// Equation(s):
// \Memory|outData[5]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\Memory|outData[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N1
cycloneii_lcell_ff \Memory|outData[5]~reg0 (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[5]~reg0_regout ));

// Location: LCCOMB_X24_Y6_N28
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[5]~6 (
// Equation(s):
// \MDR|InSelectMUX|outQ[5]~6_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & (((\Memory|outData[5]~reg0_regout ) # (!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~2_combout  & 
// (\Bus|outData[5]~21_combout ))

	.dataa(\Bus|outData[5]~21_combout ),
	.datab(\Memory|outData[5]~reg0_regout ),
	.datac(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[5]~6 .lut_mask = 16'hCAFA;
defparam \MDR|InSelectMUX|outQ[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N29
cycloneii_lcell_ff \MDR|Reg|outData[5] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [5]));

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~32 (
// Equation(s):
// \ProgramCounter|tWbus[5]~32_combout  = (\ProgramCounter|ProgramCounter_5|outQ~regout  & ((\MDR|Reg|outData [5]) # ((!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_5|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [5]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datab(\MDR|Reg|outData [5]),
	.datac(\Bus|always0~0_combout ),
	.datad(\noEpc~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~32 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N31
cycloneii_lcell_ff \B|Reg_5|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_5|outData~regout ));

// Location: LCCOMB_X20_Y6_N30
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~33 (
// Equation(s):
// \ProgramCounter|tWbus[5]~33_combout  = (\C|Reg_5|outData~regout  & (((\B|Reg_5|outData~regout )) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))) # (!\C|Reg_5|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEc~2_combout  & 
// ((\B|Reg_5|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\C|Reg_5|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\B|Reg_5|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~33 .lut_mask = 16'hA2F3;
defparam \ProgramCounter|tWbus[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~34 (
// Equation(s):
// \ProgramCounter|tWbus[5]~34_combout  = (\ProgramCounter|tWbus[5]~33_combout  & ((\TMP|Reg_5|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datac(\ProgramCounter|tWbus[5]~33_combout ),
	.datad(\TMP|Reg_5|outData~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~34 .lut_mask = 16'hF030;
defparam \ProgramCounter|tWbus[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~37 (
// Equation(s):
// \ProgramCounter|tWbus[5]~37_combout  = ((\ProgramCounter|tWbus[5]~36_combout  & (\ProgramCounter|tWbus[5]~32_combout  & \ProgramCounter|tWbus[5]~34_combout ))) # (!\ProgramCounter|tWbus[0]~6_combout )

	.dataa(\ProgramCounter|tWbus[5]~36_combout ),
	.datab(\ProgramCounter|tWbus[5]~32_combout ),
	.datac(\ProgramCounter|tWbus[5]~34_combout ),
	.datad(\ProgramCounter|tWbus[0]~6_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~37 .lut_mask = 16'h80FF;
defparam \ProgramCounter|tWbus[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \Bus|outData[5]~43 (
// Equation(s):
// \Bus|outData[5]~43_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_13|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[5]~37_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[5]~37_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datad(\ProgramCounter|tWbus[5]~37_combout ),
	.cin(gnd),
	.combout(\Bus|outData[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[5]~43 .lut_mask = 16'hF780;
defparam \Bus|outData[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \Bus|outData[5]$latch (
// Equation(s):
// \Bus|outData[5]$latch~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[5]~43_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[5]$latch~combout )))

	.dataa(\Bus|outData[7]~28clkctrl_outclk ),
	.datab(\Bus|outData[5]$latch~combout ),
	.datac(\Bus|outData[5]~43_combout ),
	.datad(\Bus|outData[15]~38_combout ),
	.cin(gnd),
	.combout(\Bus|outData[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[5]$latch .lut_mask = 16'hFFE4;
defparam \Bus|outData[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneii_lcell_comb \Bus|outData[5]~21 (
// Equation(s):
// \Bus|outData[5]~21_combout  = (\Bus|outData[5]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(\Bus|outData[7]_307~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[5]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[5]~21 .lut_mask = 16'hFF55;
defparam \Bus|outData[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N31
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_5|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~21_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_5|outData~regout ));

// Location: LCCOMB_X22_Y6_N22
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal1~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal1~0_combout  = (!\InstructionRegister|InstructionRegister_3|outData~regout  & (!\InstructionRegister|InstructionRegister_5|outData~regout  & \InstructionRegister|InstructionRegister_0|outData~regout ))

	.dataa(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datac(vcc),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal1~0 .lut_mask = 16'h1100;
defparam \ControllerSequencer|InstructionDecoder|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLo (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLo~combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal1~0_combout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal9~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.datac(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLo .lut_mask = 16'h8000;
defparam \ControllerSequencer|ControlMatrix|oLo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneii_lcell_comb \Bus|outData[15]~33 (
// Equation(s):
// \Bus|outData[15]~33_combout  = (!\ControllerSequencer|ControlMatrix|oLo~combout  & (((!\Bus|always0~2_combout  & !\ControllerSequencer|RingCounter|RingCount_4|outQ~regout )) # (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(\Bus|always0~2_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~33 .lut_mask = 16'h0133;
defparam \Bus|outData[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneii_lcell_comb \Bus|outData[15]~31 (
// Equation(s):
// \Bus|outData[15]~31_combout  = (\Bus|outData[15]~30_combout  & (((\ControllerSequencer|ControlMatrix|oLmar~1_combout  & !\ControllerSequencer|InstructionDecoder|Equal10~1_combout )) # (!\ControllerSequencer|RingCounter|RingCount_5|outQ~regout )))

	.dataa(\Bus|outData[15]~30_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~1_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~31 .lut_mask = 16'h0A8A;
defparam \Bus|outData[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
cycloneii_lcell_comb \Bus|outData[15]~34 (
// Equation(s):
// \Bus|outData[15]~34_combout  = (!\ControllerSequencer|ControlMatrix|oLa~5_combout  & (!\ControllerSequencer|ControlMatrix|oLb~combout  & ((\ControllerSequencer|ControlMatrix|oRST~2_combout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout 
// ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLa~5_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~34 .lut_mask = 16'h1011;
defparam \Bus|outData[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneii_lcell_comb \Bus|outData[15]~35 (
// Equation(s):
// \Bus|outData[15]~35_combout  = (\Bus|outData[15]~32_combout  & (\Bus|outData[15]~33_combout  & (\Bus|outData[15]~31_combout  & \Bus|outData[15]~34_combout )))

	.dataa(\Bus|outData[15]~32_combout ),
	.datab(\Bus|outData[15]~33_combout ),
	.datac(\Bus|outData[15]~31_combout ),
	.datad(\Bus|outData[15]~34_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~35 .lut_mask = 16'h8000;
defparam \Bus|outData[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
cycloneii_lcell_comb \Bus|outData[15]~36 (
// Equation(s):
// \Bus|outData[15]~36_combout  = (\Bus|always0~1_combout  & (\Bus|outData[15]~35_combout  & ((\ControllerSequencer|ControlMatrix|oRDWR~2_combout ) # (!\ControllerSequencer|ControlMatrix|oLmdr~3_combout ))))

	.dataa(\Bus|always0~1_combout ),
	.datab(\Bus|outData[15]~35_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRDWR~2_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~36 .lut_mask = 16'h8808;
defparam \Bus|outData[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneii_lcell_comb \Bus|outData[15]~48 (
// Equation(s):
// \Bus|outData[15]~48_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout ) # ((\Bus|outData[15]~36_combout ) # ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & !\ControllerSequencer|ControlMatrix|oLmarc~0_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datab(\Bus|outData[15]~36_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~48 .lut_mask = 16'hEEFE;
defparam \Bus|outData[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \Bus|outData[15]~48clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Bus|outData[15]~48_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Bus|outData[15]~48clkctrl_outclk ));
// synopsys translate_off
defparam \Bus|outData[15]~48clkctrl .clock_type = "global clock";
defparam \Bus|outData[15]~48clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[2]));
// synopsys translate_off
defparam \inData[2]~I .input_async_reset = "none";
defparam \inData[2]~I .input_power_up = "low";
defparam \inData[2]~I .input_register_mode = "none";
defparam \inData[2]~I .input_sync_reset = "none";
defparam \inData[2]~I .oe_async_reset = "none";
defparam \inData[2]~I .oe_power_up = "low";
defparam \inData[2]~I .oe_register_mode = "none";
defparam \inData[2]~I .oe_sync_reset = "none";
defparam \inData[2]~I .operation_mode = "input";
defparam \inData[2]~I .output_async_reset = "none";
defparam \inData[2]~I .output_power_up = "low";
defparam \inData[2]~I .output_register_mode = "none";
defparam \inData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneii_lcell_comb \Input_Register|Input_Register|outData[2]~feeder (
// Equation(s):
// \Input_Register|Input_Register|outData[2]~feeder_combout  = \inData~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inData~combout [2]),
	.cin(gnd),
	.combout(\Input_Register|Input_Register|outData[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Input_Register|Input_Register|outData[2]~feeder .lut_mask = 16'hFF00;
defparam \Input_Register|Input_Register|outData[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N9
cycloneii_lcell_ff \Input_Register|Input_Register|outData[2] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Input_Register|Input_Register|outData[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [2]));

// Location: LCCOMB_X21_Y9_N26
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~17 (
// Equation(s):
// \ProgramCounter|tWbus[2]~17_combout  = (\Acc|Acc_2|outData~regout  & ((\ALU|outQ [2]) # ((!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\Acc|Acc_2|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [2]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_2|outData~regout ),
	.datab(\ALU|outQ [2]),
	.datac(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~17 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~18 (
// Equation(s):
// \ProgramCounter|tWbus[2]~18_combout  = (\ProgramCounter|tWbus[2]~17_combout  & ((\Input_Register|Input_Register|outData [2]) # (!\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(vcc),
	.datab(\Input_Register|Input_Register|outData [2]),
	.datac(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datad(\ProgramCounter|tWbus[2]~17_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~18 .lut_mask = 16'hCF00;
defparam \ProgramCounter|tWbus[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~14 (
// Equation(s):
// \ProgramCounter|tWbus[2]~14_combout  = (\ProgramCounter|ProgramCounter_2|outQ~regout  & ((\MDR|Reg|outData [2]) # ((!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_2|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [2]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.datab(\MDR|Reg|outData [2]),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~14 .lut_mask = 16'h8CAF;
defparam \ProgramCounter|tWbus[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~19 (
// Equation(s):
// \ProgramCounter|tWbus[2]~19_combout  = ((\ProgramCounter|tWbus[2]~16_combout  & (\ProgramCounter|tWbus[2]~18_combout  & \ProgramCounter|tWbus[2]~14_combout ))) # (!\ProgramCounter|tWbus[0]~6_combout )

	.dataa(\ProgramCounter|tWbus[2]~16_combout ),
	.datab(\ProgramCounter|tWbus[2]~18_combout ),
	.datac(\ProgramCounter|tWbus[0]~6_combout ),
	.datad(\ProgramCounter|tWbus[2]~14_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~19 .lut_mask = 16'h8F0F;
defparam \ProgramCounter|tWbus[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneii_lcell_comb \Bus|outData[10]~52 (
// Equation(s):
// \Bus|outData[10]~52_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & ((\ProgramCounter|tWbus[2]~19_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & (\ProgramCounter|ProgramCounter_10|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\ProgramCounter|tWbus[2]~19_combout ),
	.cin(gnd),
	.combout(\Bus|outData[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[10]~52 .lut_mask = 16'hFC30;
defparam \Bus|outData[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneii_lcell_comb \Bus|outData[10]~53 (
// Equation(s):
// \Bus|outData[10]~53_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\Bus|outData[10]~52_combout ))) # (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & 
// (\MDR|Reg|outData [2])))) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (((\Bus|outData[10]~52_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\MDR|Reg|outData [2]),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\Bus|outData[10]~52_combout ),
	.cin(gnd),
	.combout(\Bus|outData[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[10]~53 .lut_mask = 16'hFD08;
defparam \Bus|outData[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneii_lcell_comb \Bus|outData[10]$latch (
// Equation(s):
// \Bus|outData[10]$latch~combout  = (!\Bus|outData[15]~38_combout  & ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[10]~53_combout ))) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[10]$latch~combout ))))

	.dataa(\Bus|outData[15]~38_combout ),
	.datab(\Bus|outData[10]$latch~combout ),
	.datac(\Bus|outData[15]~48clkctrl_outclk ),
	.datad(\Bus|outData[10]~53_combout ),
	.cin(gnd),
	.combout(\Bus|outData[10]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[10]$latch .lut_mask = 16'h5404;
defparam \Bus|outData[10]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_10|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_10|outQ~0_combout  = (\noLp~0_combout  & ((\Bus|outData[10]$latch~combout ) # ((!\Bus|outData[14]_468~combout )))) # (!\noLp~0_combout  & (((!\ProgramCounter|ProgramCounter_10|outQ~regout ))))

	.dataa(\noLp~0_combout ),
	.datab(\Bus|outData[10]$latch~combout ),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\Bus|outData[14]_468~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_10|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_10|outQ~0 .lut_mask = 16'h8DAF;
defparam \ProgramCounter|ProgramCounter_10|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_10|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_10|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_10|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_10|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_10|outQ~1_combout  & (\ProgramCounter|ProgramCounter_10|outQ~regout ))))

	.dataa(\ProgramCounter|ProgramCounter_10|outQ~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_10|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_10|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_10|outQ~2 .lut_mask = 16'h3210;
defparam \ProgramCounter|ProgramCounter_10|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N25
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_10|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_10|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_10|outQ~regout ));

// Location: LCCOMB_X22_Y9_N26
cycloneii_lcell_comb \Bus|outData[2]~40 (
// Equation(s):
// \Bus|outData[2]~40_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_10|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[2]~19_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[2]~19_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\ProgramCounter|tWbus[2]~19_combout ),
	.cin(gnd),
	.combout(\Bus|outData[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[2]~40 .lut_mask = 16'hF780;
defparam \Bus|outData[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneii_lcell_comb \Bus|outData[2]$latch (
// Equation(s):
// \Bus|outData[2]$latch~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[2]~40_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[2]$latch~combout )))

	.dataa(\Bus|outData[15]~38_combout ),
	.datab(\Bus|outData[2]$latch~combout ),
	.datac(\Bus|outData[7]~28clkctrl_outclk ),
	.datad(\Bus|outData[2]~40_combout ),
	.cin(gnd),
	.combout(\Bus|outData[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[2]$latch .lut_mask = 16'hFEAE;
defparam \Bus|outData[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneii_lcell_comb \Bus|outData[2]~18 (
// Equation(s):
// \Bus|outData[2]~18_combout  = (\Bus|outData[2]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(\Bus|outData[2]$latch~combout ),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bus|outData[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[2]~18 .lut_mask = 16'hCFCF;
defparam \Bus|outData[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N25
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_2|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[2]~18_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_2|outData~regout ));

// Location: LCCOMB_X22_Y7_N20
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal9~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal9~0_combout  = (\InstructionRegister|InstructionRegister_7|outData~regout  & (\InstructionRegister|InstructionRegister_6|outData~regout  & (!\InstructionRegister|InstructionRegister_2|outData~regout  & 
// \InstructionRegister|InstructionRegister_1|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal9~0 .lut_mask = 16'h0800;
defparam \ControllerSequencer|InstructionDecoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal9~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal9~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal1~0_combout  & (!\InstructionRegister|InstructionRegister_4|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal9~0_combout ))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal9~1 .lut_mask = 16'h2200;
defparam \ControllerSequencer|InstructionDecoder|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcu~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcu~1_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal9~1_combout ) # 
// (\ControllerSequencer|ControlMatrix|oLmar~0_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLpcu~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcu~1 .lut_mask = 16'hEEEC;
defparam \ControllerSequencer|ControlMatrix|oLpcu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneii_lcell_comb \noLp~0 (
// Equation(s):
// \noLp~0_combout  = (\ControllerSequencer|ControlMatrix|oLpcl~0_combout ) # ((\ControllerSequencer|ControlMatrix|oLpcu~1_combout ) # ((\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcl~0_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.cin(gnd),
	.combout(\noLp~0_combout ),
	.cout());
// synopsys translate_off
defparam \noLp~0 .lut_mask = 16'hFFEA;
defparam \noLp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_11|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_11|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_9|outQ~regout  & (\ProgramCounter|ProgramCounter_10|outQ~regout  & \ProgramCounter|ProgramCounter_9|always0~0_combout )))

	.dataa(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datab(\noLp~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_9|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_11|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_11|outQ~1 .lut_mask = 16'hECCC;
defparam \ProgramCounter|ProgramCounter_11|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_11|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_11|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[11]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~0_combout  & (!\ProgramCounter|ProgramCounter_11|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datab(\noLp~0_combout ),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[11]$latch~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_11|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_11|outQ~0 .lut_mask = 16'hDD1D;
defparam \ProgramCounter|ProgramCounter_11|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_11|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_11|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_11|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_11|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_11|outQ~1_combout  & (\ProgramCounter|ProgramCounter_11|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datab(\ProgramCounter|ProgramCounter_11|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_11|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_11|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_11|outQ~2 .lut_mask = 16'h5410;
defparam \ProgramCounter|ProgramCounter_11|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y4_N25
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_11|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_11|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_11|outQ~regout ));

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|always0~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|always0~0_combout  = (\ProgramCounter|ProgramCounter_9|outQ~regout  & (\ProgramCounter|ProgramCounter_11|outQ~regout  & (\ProgramCounter|ProgramCounter_10|outQ~regout  & \ProgramCounter|ProgramCounter_9|always0~0_combout 
// )))

	.dataa(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_9|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|always0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_15|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_12|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_12|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[12]~25_combout )))) # (!\noLp~0_combout  & (\ProgramCounter|ProgramCounter_12|outQ~regout  $ ((\ProgramCounter|ProgramCounter_15|always0~0_combout ))))

	.dataa(\noLp~0_combout ),
	.datab(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.datad(\Bus|outData[12]~25_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_12|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_12|outQ~0 .lut_mask = 16'hBE14;
defparam \ProgramCounter|ProgramCounter_12|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_12|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_12|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & \ProgramCounter|ProgramCounter_12|outQ~0_combout )

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datac(vcc),
	.datad(\ProgramCounter|ProgramCounter_12|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_12|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_12|outQ~1 .lut_mask = 16'h3300;
defparam \ProgramCounter|ProgramCounter_12|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N17
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_12|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_12|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_12|outQ~regout ));

// Location: LCCOMB_X22_Y10_N18
cycloneii_lcell_comb \Bus|outData[4]~42 (
// Equation(s):
// \Bus|outData[4]~42_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_12|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[4]~31_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[4]~31_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datac(\ProgramCounter|tWbus[4]~31_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Bus|outData[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[4]~42 .lut_mask = 16'hD8F0;
defparam \Bus|outData[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneii_lcell_comb \Bus|outData[4]$latch (
// Equation(s):
// \Bus|outData[4]$latch~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[4]~42_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[4]$latch~combout )))

	.dataa(\Bus|outData[7]~28clkctrl_outclk ),
	.datab(\Bus|outData[4]$latch~combout ),
	.datac(\Bus|outData[15]~38_combout ),
	.datad(\Bus|outData[4]~42_combout ),
	.cin(gnd),
	.combout(\Bus|outData[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[4]$latch .lut_mask = 16'hFEF4;
defparam \Bus|outData[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneii_lcell_comb \Bus|outData[4]~20 (
// Equation(s):
// \Bus|outData[4]~20_combout  = (\Bus|outData[4]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(\Bus|outData[4]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[4]~20 .lut_mask = 16'hFF0F;
defparam \Bus|outData[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneii_lcell_comb \InstructionRegister|InstructionRegister_4|outData~feeder (
// Equation(s):
// \InstructionRegister|InstructionRegister_4|outData~feeder_combout  = \Bus|outData[4]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[4]~20_combout ),
	.cin(gnd),
	.combout(\InstructionRegister|InstructionRegister_4|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionRegister|InstructionRegister_4|outData~feeder .lut_mask = 16'hFF00;
defparam \InstructionRegister|InstructionRegister_4|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N5
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_4|outData (
	.clk(\nCLK~combout ),
	.datain(\InstructionRegister|InstructionRegister_4|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_4|outData~regout ));

// Location: LCCOMB_X22_Y6_N18
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal18~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal18~0_combout  = (\InstructionRegister|InstructionRegister_4|outData~regout  & \InstructionRegister|InstructionRegister_5|outData~regout )

	.dataa(vcc),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(vcc),
	.datad(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal18~0 .lut_mask = 16'hCC00;
defparam \ControllerSequencer|InstructionDecoder|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal11~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal11~0_combout  = (!\InstructionRegister|InstructionRegister_2|outData~regout  & !\InstructionRegister|InstructionRegister_6|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal11~0 .lut_mask = 16'h000F;
defparam \ControllerSequencer|InstructionDecoder|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmarc~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmarc~0_combout  = (!\ControllerSequencer|InstructionDecoder|Equal11~1_combout  & (((!\ControllerSequencer|InstructionDecoder|Equal11~0_combout ) # (!\ControllerSequencer|InstructionDecoder|Equal6~4_combout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal18~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal11~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal6~4_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal11~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmarc~0 .lut_mask = 16'h1555;
defparam \ControllerSequencer|ControlMatrix|oLmarc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneii_lcell_comb \Bus|outData[7]~28 (
// Equation(s):
// \Bus|outData[7]~28_combout  = ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & !\ControllerSequencer|ControlMatrix|oLmarc~0_combout )) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~28 .lut_mask = 16'h0AFF;
defparam \Bus|outData[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \Bus|outData[7]~28clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Bus|outData[7]~28_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Bus|outData[7]~28clkctrl_outclk ));
// synopsys translate_off
defparam \Bus|outData[7]~28clkctrl .clock_type = "global clock";
defparam \Bus|outData[7]~28clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_14|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_14|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_12|outQ~regout  & (\ProgramCounter|ProgramCounter_13|outQ~regout  & \ProgramCounter|ProgramCounter_15|always0~0_combout )))

	.dataa(\noLp~0_combout ),
	.datab(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_14|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_14|outQ~1 .lut_mask = 16'hEAAA;
defparam \ProgramCounter|ProgramCounter_14|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~38 (
// Equation(s):
// \ProgramCounter|tWbus[6]~38_combout  = (\MDR|Reg|outData [6] & ((\ProgramCounter|ProgramCounter_6|outQ~regout ) # ((!\noEpc~combout )))) # (!\MDR|Reg|outData [6] & (!\Bus|always0~0_combout  & ((\ProgramCounter|ProgramCounter_6|outQ~regout ) # 
// (!\noEpc~combout ))))

	.dataa(\MDR|Reg|outData [6]),
	.datab(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~38 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[6]));
// synopsys translate_off
defparam \inData[6]~I .input_async_reset = "none";
defparam \inData[6]~I .input_power_up = "low";
defparam \inData[6]~I .input_register_mode = "none";
defparam \inData[6]~I .input_sync_reset = "none";
defparam \inData[6]~I .oe_async_reset = "none";
defparam \inData[6]~I .oe_power_up = "low";
defparam \inData[6]~I .oe_register_mode = "none";
defparam \inData[6]~I .oe_sync_reset = "none";
defparam \inData[6]~I .operation_mode = "input";
defparam \inData[6]~I .output_async_reset = "none";
defparam \inData[6]~I .output_power_up = "low";
defparam \inData[6]~I .output_register_mode = "none";
defparam \inData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y9_N17
cycloneii_lcell_ff \Input_Register|Input_Register|outData[6] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [6]));

// Location: LCCOMB_X20_Y9_N6
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~41 (
// Equation(s):
// \ProgramCounter|tWbus[6]~41_combout  = (\Acc|Acc_6|outData~regout  & ((\ALU|outQ [6]) # ((!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\Acc|Acc_6|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [6]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_6|outData~regout ),
	.datab(\ALU|outQ [6]),
	.datac(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~41 .lut_mask = 16'h8CAF;
defparam \ProgramCounter|tWbus[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~42 (
// Equation(s):
// \ProgramCounter|tWbus[6]~42_combout  = (\ProgramCounter|tWbus[6]~41_combout  & ((\Input_Register|Input_Register|outData [6]) # (!\ControllerSequencer|ControlMatrix|oEi~combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datac(\Input_Register|Input_Register|outData [6]),
	.datad(\ProgramCounter|tWbus[6]~41_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~42 .lut_mask = 16'hF300;
defparam \ProgramCounter|tWbus[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~43 (
// Equation(s):
// \ProgramCounter|tWbus[6]~43_combout  = ((\ProgramCounter|tWbus[6]~40_combout  & (\ProgramCounter|tWbus[6]~38_combout  & \ProgramCounter|tWbus[6]~42_combout ))) # (!\ProgramCounter|tWbus[0]~6_combout )

	.dataa(\ProgramCounter|tWbus[6]~40_combout ),
	.datab(\ProgramCounter|tWbus[6]~38_combout ),
	.datac(\ProgramCounter|tWbus[0]~6_combout ),
	.datad(\ProgramCounter|tWbus[6]~42_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~43 .lut_mask = 16'h8F0F;
defparam \ProgramCounter|tWbus[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
cycloneii_lcell_comb \Bus|outData[14]~60 (
// Equation(s):
// \Bus|outData[14]~60_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & ((\ProgramCounter|tWbus[6]~43_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~1_combout  & (\ProgramCounter|ProgramCounter_14|outQ~regout ))

	.dataa(vcc),
	.datab(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLpcu~1_combout ),
	.datad(\ProgramCounter|tWbus[6]~43_combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]~60 .lut_mask = 16'hFC0C;
defparam \Bus|outData[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cycloneii_lcell_comb \Bus|outData[14]~61 (
// Equation(s):
// \Bus|outData[14]~61_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\Bus|outData[14]~60_combout ))) # (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & 
// (\MDR|Reg|outData [6])))) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (((\Bus|outData[14]~60_combout ))))

	.dataa(\MDR|Reg|outData [6]),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\Bus|outData[14]~60_combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]~61 .lut_mask = 16'hFB08;
defparam \Bus|outData[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cycloneii_lcell_comb \Bus|outData[14]$latch (
// Equation(s):
// \Bus|outData[14]$latch~combout  = (!\Bus|outData[15]~38_combout  & ((GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & ((\Bus|outData[14]~61_combout ))) # (!GLOBAL(\Bus|outData[15]~48clkctrl_outclk ) & (\Bus|outData[14]$latch~combout ))))

	.dataa(\Bus|outData[15]~48clkctrl_outclk ),
	.datab(\Bus|outData[14]$latch~combout ),
	.datac(\Bus|outData[15]~38_combout ),
	.datad(\Bus|outData[14]~61_combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]$latch .lut_mask = 16'h0E04;
defparam \Bus|outData[14]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_14|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_14|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[14]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~0_combout  & (!\ProgramCounter|ProgramCounter_14|outQ~regout ))

	.dataa(\noLp~0_combout ),
	.datab(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[14]$latch~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_14|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_14|outQ~0 .lut_mask = 16'hBB1B;
defparam \ProgramCounter|ProgramCounter_14|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_14|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_14|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_14|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_14|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_14|outQ~1_combout  & (\ProgramCounter|ProgramCounter_14|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datab(\ProgramCounter|ProgramCounter_14|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_14|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_14|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_14|outQ~2 .lut_mask = 16'h5410;
defparam \ProgramCounter|ProgramCounter_14|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N1
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_14|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_14|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_14|outQ~regout ));

// Location: LCCOMB_X20_Y9_N24
cycloneii_lcell_comb \Bus|outData[6]~44 (
// Equation(s):
// \Bus|outData[6]~44_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\ProgramCounter|ProgramCounter_14|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ProgramCounter|tWbus[6]~43_combout ))))) # (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (((\ProgramCounter|tWbus[6]~43_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datab(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ProgramCounter|tWbus[6]~43_combout ),
	.cin(gnd),
	.combout(\Bus|outData[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[6]~44 .lut_mask = 16'hDF80;
defparam \Bus|outData[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneii_lcell_comb \Bus|outData[6]$latch (
// Equation(s):
// \Bus|outData[6]$latch~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[6]~44_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[6]$latch~combout )))

	.dataa(\Bus|outData[6]$latch~combout ),
	.datab(\Bus|outData[7]~28clkctrl_outclk ),
	.datac(\Bus|outData[15]~38_combout ),
	.datad(\Bus|outData[6]~44_combout ),
	.cin(gnd),
	.combout(\Bus|outData[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[6]$latch .lut_mask = 16'hFEF2;
defparam \Bus|outData[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneii_lcell_comb \Bus|outData[6]~22 (
// Equation(s):
// \Bus|outData[6]~22_combout  = (\Bus|outData[6]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(\Bus|outData[6]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[6]~22 .lut_mask = 16'hFF0F;
defparam \Bus|outData[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneii_lcell_comb \InstructionRegister|InstructionRegister_6|outData~feeder (
// Equation(s):
// \InstructionRegister|InstructionRegister_6|outData~feeder_combout  = \Bus|outData[6]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[6]~22_combout ),
	.cin(gnd),
	.combout(\InstructionRegister|InstructionRegister_6|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionRegister|InstructionRegister_6|outData~feeder .lut_mask = 16'hFF00;
defparam \InstructionRegister|InstructionRegister_6|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N9
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_6|outData (
	.clk(\nCLK~combout ),
	.datain(\InstructionRegister|InstructionRegister_6|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_6|outData~regout ));

// Location: LCCOMB_X22_Y6_N28
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal4~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal4~0_combout  = (!\InstructionRegister|InstructionRegister_5|outData~regout  & (\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & 
// \InstructionRegister|InstructionRegister_3|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal4~0 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal23~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal23~0_combout  = (\ControllerSequencer|InstructionDecoder|Equal12~2_combout  & (\InstructionRegister|InstructionRegister_7|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & 
// !\InstructionRegister|InstructionRegister_4|outData~regout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal12~2_combout ),
	.datab(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal23~0 .lut_mask = 16'h0080;
defparam \ControllerSequencer|InstructionDecoder|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneii_lcell_comb \Bus|outData[15]~38 (
// Equation(s):
// \Bus|outData[15]~38_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # (\ControllerSequencer|InstructionDecoder|Equal23~0_combout )))) # 
// (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # (\ControllerSequencer|InstructionDecoder|Equal23~0_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~38 .lut_mask = 16'hEEE0;
defparam \Bus|outData[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
cycloneii_lcell_comb \Bus|outData[7]~29 (
// Equation(s):
// \Bus|outData[7]~29_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmar~2_combout ) # (\ControllerSequencer|ControlMatrix|oEp~1_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEp~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~29 .lut_mask = 16'hAAA0;
defparam \Bus|outData[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneii_lcell_comb \Bus|outData[7]~37 (
// Equation(s):
// \Bus|outData[7]~37_combout  = ((\Bus|outData[7]~29_combout ) # ((\ControllerSequencer|ControlMatrix|oEp~0_combout ) # (!\Bus|outData[15]~36_combout ))) # (!\noLm~0_combout )

	.dataa(\noLm~0_combout ),
	.datab(\Bus|outData[7]~29_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oEp~0_combout ),
	.datad(\Bus|outData[15]~36_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~37 .lut_mask = 16'hFDFF;
defparam \Bus|outData[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
cycloneii_lcell_comb \Bus|outData[7]_307 (
// Equation(s):
// \Bus|outData[7]_307~combout  = (\Bus|outData[15]~38_combout ) # ((GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[7]~37_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[7]_307~combout )))

	.dataa(\Bus|outData[7]~28clkctrl_outclk ),
	.datab(\Bus|outData[15]~38_combout ),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(\Bus|outData[7]~37_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]_307~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]_307 .lut_mask = 16'hFEDC;
defparam \Bus|outData[7]_307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneii_lcell_comb \Bus|outData[7]~23 (
// Equation(s):
// \Bus|outData[7]~23_combout  = (\Bus|outData[7]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(\Bus|outData[7]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~23 .lut_mask = 16'hFF0F;
defparam \Bus|outData[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N23
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_7|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~23_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_7|outData~regout ));

// Location: LCCOMB_X22_Y6_N24
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal4~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal4~1_combout  = (\InstructionRegister|InstructionRegister_2|outData~regout  & !\InstructionRegister|InstructionRegister_1|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal4~1 .lut_mask = 16'h00F0;
defparam \ControllerSequencer|InstructionDecoder|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal4~2 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal4~2_combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & (\InstructionRegister|InstructionRegister_7|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal4~1_combout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal4~2 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~5 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~5_combout  = (\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal23~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal4~2_combout )))) # (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~5_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~5 .lut_mask = 16'hEAC0;
defparam \ControllerSequencer|ControlMatrix|oRST~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~6 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~6_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & \ControllerSequencer|ControlMatrix|oLa~6_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout ))) # (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & (\ControllerSequencer|ControlMatrix|oLa~6_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLa~6_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~6_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~6 .lut_mask = 16'hC0EA;
defparam \ControllerSequencer|ControlMatrix|oRST~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~3_combout  = (!\ControllerSequencer|InstructionDecoder|Equal12~3_combout  & (!\ControllerSequencer|InstructionDecoder|Equal7~1_combout  & \ControllerSequencer|ControlMatrix|oRST~2_combout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|InstructionDecoder|Equal12~3_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal7~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~3 .lut_mask = 16'h0300;
defparam \ControllerSequencer|ControlMatrix|oRST~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~4_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((!\ControllerSequencer|ControlMatrix|oRST~3_combout ) # (!\ControllerSequencer|ControlMatrix|oRST~1_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~3_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~4 .lut_mask = 16'h50F0;
defparam \ControllerSequencer|ControlMatrix|oRST~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~13 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~13_combout  = (\ControllerSequencer|ControlMatrix|oRST~12_combout ) # ((\ControllerSequencer|ControlMatrix|oRST~5_combout ) # ((\ControllerSequencer|ControlMatrix|oRST~6_combout ) # 
// (\ControllerSequencer|ControlMatrix|oRST~4_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~5_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~6_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~4_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~13 .lut_mask = 16'hFFFE;
defparam \ControllerSequencer|ControlMatrix|oRST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_3|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_3|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_2|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_3|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N5
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_3|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_3|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ));

// Location: LCCOMB_X21_Y5_N18
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_4|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_4|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_4|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_3|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_4|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_4|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_4|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N19
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_4|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_4|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ));

// Location: LCCOMB_X19_Y7_N30
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_5|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_5|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_5|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_4|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_5|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_5|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_5|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N31
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_5|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_5|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ));

// Location: LCCOMB_X18_Y7_N18
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_6|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_6|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_5|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_5|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_5|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_6|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_6|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_6|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N19
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_6|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_6|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ));

// Location: LCCOMB_X20_Y5_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_7|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_7|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_7|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_6|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_7|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_7|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_7|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N29
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_7|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_7|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ));

// Location: LCCOMB_X22_Y3_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_8|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_8|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_8|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_7|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_8|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_8|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_8|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N29
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_8|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_8|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_8|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ));

// Location: LCCOMB_X21_Y4_N24
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_9|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_9|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_8|outQB~regout  & !\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_9|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_9|outQB~0 .lut_mask = 16'h8E8E;
defparam \ControllerSequencer|RingCounter|RingCount_9|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N25
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_9|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_9|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_9|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ));

// Location: LCCOMB_X21_Y3_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_10|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_10|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_9|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_10|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_10|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_10|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N17
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_10|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_10|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_10|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ));

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_11|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_11|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_10|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_10|outQB~regout  & (\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_11|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_11|outQ~0 .lut_mask = 16'h8E8E;
defparam \ControllerSequencer|RingCounter|RingCount_11|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N17
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_11|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_11|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_11|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ));

// Location: LCCOMB_X24_Y5_N22
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_12|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_12|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_12|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_12|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_11|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_12|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_12|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_12|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y5_N23
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_12|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_12|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_12|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ));

// Location: LCCOMB_X25_Y7_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_13|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_13|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_13|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_13|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_12|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_13|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_13|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_13|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N9
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_13|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_13|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_13|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ));

// Location: LCCOMB_X20_Y3_N26
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_14|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_14|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_13|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_13|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_13|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_14|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_14|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_14|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y3_N27
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_14|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_14|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_14|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ));

// Location: LCCOMB_X24_Y4_N26
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_15|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_15|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_14|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_15|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_15|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_15|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N27
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_15|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_15|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_15|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ));

// Location: LCCOMB_X24_Y4_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_16|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_16|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_15|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_16|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_15|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_16|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_15|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_16|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_16|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_16|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N29
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_16|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_16|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_16|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ));

// Location: LCCOMB_X25_Y4_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_17|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_17|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_16|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_17|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_17|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_17|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N9
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_17|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_17|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_17|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ));

// Location: LCCOMB_X25_Y4_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_0|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_0|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_0|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_17|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & ((!\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_0|outQ~regout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_0|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_0|outQ~0 .lut_mask = 16'h033F;
defparam \ControllerSequencer|RingCounter|RingCount_0|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_0|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_0|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ));

// Location: LCCOMB_X22_Y5_N6
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_1|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_1|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_1|outQB~regout  & !\ControllerSequencer|RingCounter|RingCount_0|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & ((!\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_1|outQB~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_1|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_1|outQB~0 .lut_mask = 16'h055F;
defparam \ControllerSequencer|RingCounter|RingCount_1|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y5_N7
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_1|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_1|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ));

// Location: LCCOMB_X24_Y7_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_2|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_2|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_2|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_1|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_2|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_2|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_2|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N29
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_2|outQB (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_2|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ));

// Location: LCCOMB_X20_Y7_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_3|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_3|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_2|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_2|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_2|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_3|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_3|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_3|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_3|outQ (
	.clk(\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_3|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ));

// Location: LCCOMB_X21_Y5_N30
cycloneii_lcell_comb \Bus|comb~1 (
// Equation(s):
// \Bus|comb~1_combout  = ((!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & !\ControllerSequencer|InstructionDecoder|Equal23~0_combout )) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\Bus|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|comb~1 .lut_mask = 16'h333F;
defparam \Bus|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneii_lcell_comb \Bus|outData[0]~27 (
// Equation(s):
// \Bus|outData[0]~27_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\ProgramCounter|ProgramCounter_8|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ProgramCounter|tWbus[0]~7_combout ))))) # (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (((\ProgramCounter|tWbus[0]~7_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ProgramCounter|tWbus[0]~7_combout ),
	.cin(gnd),
	.combout(\Bus|outData[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[0]~27 .lut_mask = 16'hBF80;
defparam \Bus|outData[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneii_lcell_comb \Bus|outData[0]$latch~0 (
// Equation(s):
// \Bus|outData[0]$latch~0_combout  = (GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & ((\Bus|outData[0]~27_combout ))) # (!GLOBAL(\Bus|outData[7]~28clkctrl_outclk ) & (\Bus|outData[0]$latch~combout ))

	.dataa(\Bus|outData[0]$latch~combout ),
	.datab(vcc),
	.datac(\Bus|outData[7]~28clkctrl_outclk ),
	.datad(\Bus|outData[0]~27_combout ),
	.cin(gnd),
	.combout(\Bus|outData[0]$latch~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[0]$latch~0 .lut_mask = 16'hFA0A;
defparam \Bus|outData[0]$latch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneii_lcell_comb \Bus|comb~0 (
// Equation(s):
// \Bus|comb~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ) # (((!\ControllerSequencer|InstructionDecoder|Equal23~0_combout  & !\ControllerSequencer|InstructionDecoder|Equal4~2_combout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Bus|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|comb~0 .lut_mask = 16'hCFDF;
defparam \Bus|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneii_lcell_comb \Bus|outData[0]$latch (
// Equation(s):
// \Bus|outData[0]$latch~combout  = (\Bus|comb~0_combout  & ((\Bus|outData[0]$latch~0_combout ) # (!\Bus|comb~1_combout )))

	.dataa(\Bus|comb~1_combout ),
	.datab(\Bus|outData[0]$latch~0_combout ),
	.datac(vcc),
	.datad(\Bus|comb~0_combout ),
	.cin(gnd),
	.combout(\Bus|outData[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[0]$latch .lut_mask = 16'hDD00;
defparam \Bus|outData[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y6_N15
cycloneii_lcell_ff \Memory|outData[0]~reg0 (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[0]~reg0_regout ));

// Location: LCFF_X20_Y10_N21
cycloneii_lcell_ff \Output_Register|Reg|outData[0] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [0]));

// Location: LCFF_X20_Y10_N23
cycloneii_lcell_ff \Output_Register|Reg|outData[1] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [1]));

// Location: LCCOMB_X20_Y10_N16
cycloneii_lcell_comb \Output_Register|Reg|outData[2]~feeder (
// Equation(s):
// \Output_Register|Reg|outData[2]~feeder_combout  = \Bus|outData[2]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[2]~18_combout ),
	.cin(gnd),
	.combout(\Output_Register|Reg|outData[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Output_Register|Reg|outData[2]~feeder .lut_mask = 16'hFF00;
defparam \Output_Register|Reg|outData[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N17
cycloneii_lcell_ff \Output_Register|Reg|outData[2] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Output_Register|Reg|outData[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [2]));

// Location: LCCOMB_X20_Y10_N30
cycloneii_lcell_comb \Output_Register|Reg|outData[3]~feeder (
// Equation(s):
// \Output_Register|Reg|outData[3]~feeder_combout  = \Bus|outData[3]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[3]~19_combout ),
	.cin(gnd),
	.combout(\Output_Register|Reg|outData[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Output_Register|Reg|outData[3]~feeder .lut_mask = 16'hFF00;
defparam \Output_Register|Reg|outData[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N31
cycloneii_lcell_ff \Output_Register|Reg|outData[3] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Output_Register|Reg|outData[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [3]));

// Location: LCCOMB_X20_Y10_N4
cycloneii_lcell_comb \Output_Register|Reg|outData[4]~feeder (
// Equation(s):
// \Output_Register|Reg|outData[4]~feeder_combout  = \Bus|outData[4]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[4]~20_combout ),
	.cin(gnd),
	.combout(\Output_Register|Reg|outData[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Output_Register|Reg|outData[4]~feeder .lut_mask = 16'hFF00;
defparam \Output_Register|Reg|outData[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N5
cycloneii_lcell_ff \Output_Register|Reg|outData[4] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Output_Register|Reg|outData[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [4]));

// Location: LCFF_X20_Y10_N15
cycloneii_lcell_ff \Output_Register|Reg|outData[5] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[5]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [5]));

// Location: LCCOMB_X20_Y10_N0
cycloneii_lcell_comb \Output_Register|Reg|outData[6]~feeder (
// Equation(s):
// \Output_Register|Reg|outData[6]~feeder_combout  = \Bus|outData[6]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[6]~22_combout ),
	.cin(gnd),
	.combout(\Output_Register|Reg|outData[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Output_Register|Reg|outData[6]~feeder .lut_mask = 16'hFF00;
defparam \Output_Register|Reg|outData[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N1
cycloneii_lcell_ff \Output_Register|Reg|outData[6] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Output_Register|Reg|outData[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [6]));

// Location: LCCOMB_X20_Y10_N10
cycloneii_lcell_comb \Output_Register|Reg|outData[7]~feeder (
// Equation(s):
// \Output_Register|Reg|outData[7]~feeder_combout  = \Bus|outData[7]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[7]~23_combout ),
	.cin(gnd),
	.combout(\Output_Register|Reg|outData[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Output_Register|Reg|outData[7]~feeder .lut_mask = 16'hFF00;
defparam \Output_Register|Reg|outData[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N11
cycloneii_lcell_ff \Output_Register|Reg|outData[7] (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Output_Register|Reg|outData[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [7]));

// Location: LCCOMB_X20_Y10_N28
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_4|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_4|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[4]$latch~combout )) # (!\Bus|outData[7]_307~combout ))) # (!\noLp~0_combout  & (((!\ProgramCounter|ProgramCounter_4|outQ~regout ))))

	.dataa(\Bus|outData[7]_307~combout ),
	.datab(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datac(\Bus|outData[4]$latch~combout ),
	.datad(\noLp~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_4|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_4|outQ~0 .lut_mask = 16'hF533;
defparam \ProgramCounter|ProgramCounter_4|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_3|always0~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_3|always0~0_combout  = (\ControllerSequencer|ControlMatrix|oCp~4_combout  & (\ProgramCounter|ProgramCounter_0|outQ~regout  & (\ProgramCounter|ProgramCounter_1|outQ~regout  & \ProgramCounter|ProgramCounter_2|outQ~regout )))

	.dataa(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.datab(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_3|always0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_4|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_4|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_3|outQ~regout  & \ProgramCounter|ProgramCounter_3|always0~0_combout ))

	.dataa(vcc),
	.datab(\noLp~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_3|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_4|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_4|outQ~1 .lut_mask = 16'hFCCC;
defparam \ProgramCounter|ProgramCounter_4|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_4|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_4|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_4|outQ~1_combout  & (\ProgramCounter|ProgramCounter_4|outQ~0_combout )) # 
// (!\ProgramCounter|ProgramCounter_4|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_4|outQ~regout )))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datab(\ProgramCounter|ProgramCounter_4|outQ~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_4|outQ~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_4|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_4|outQ~2 .lut_mask = 16'h4450;
defparam \ProgramCounter|ProgramCounter_4|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N7
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_4|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_4|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_4|outQ~regout ));

// Location: LCCOMB_X20_Y10_N8
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_5|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_5|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[5]$latch~combout )) # (!\Bus|outData[7]_307~combout ))) # (!\noLp~0_combout  & (((!\ProgramCounter|ProgramCounter_5|outQ~regout ))))

	.dataa(\Bus|outData[7]_307~combout ),
	.datab(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datac(\Bus|outData[5]$latch~combout ),
	.datad(\noLp~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_5|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_5|outQ~0 .lut_mask = 16'hF533;
defparam \ProgramCounter|ProgramCounter_5|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_5|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_5|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_4|outQ~regout  & (\ProgramCounter|ProgramCounter_3|outQ~regout  & \ProgramCounter|ProgramCounter_3|always0~0_combout )))

	.dataa(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datab(\noLp~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_3|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_5|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_5|outQ~1 .lut_mask = 16'hECCC;
defparam \ProgramCounter|ProgramCounter_5|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_5|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_5|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_5|outQ~1_combout  & (\ProgramCounter|ProgramCounter_5|outQ~0_combout )) # 
// (!\ProgramCounter|ProgramCounter_5|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_5|outQ~regout )))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datab(\ProgramCounter|ProgramCounter_5|outQ~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_5|outQ~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_5|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_5|outQ~2 .lut_mask = 16'h4450;
defparam \ProgramCounter|ProgramCounter_5|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N25
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_5|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_5|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_5|outQ~regout ));

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_8|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_8|outQ~1_combout  = (\noLp~0_combout ) # ((\ProgramCounter|ProgramCounter_7|outQ~regout  & (\ProgramCounter|ProgramCounter_6|outQ~regout  & \ProgramCounter|ProgramCounter_7|always0~1_combout )))

	.dataa(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datac(\noLp~0_combout ),
	.datad(\ProgramCounter|ProgramCounter_7|always0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_8|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_8|outQ~1 .lut_mask = 16'hF8F0;
defparam \ProgramCounter|ProgramCounter_8|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_8|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_8|outQ~0_combout  = (\noLp~0_combout  & (((\Bus|outData[8]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~0_combout  & (!\ProgramCounter|ProgramCounter_8|outQ~regout ))

	.dataa(\noLp~0_combout ),
	.datab(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[8]$latch~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_8|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_8|outQ~0 .lut_mask = 16'hBB1B;
defparam \ProgramCounter|ProgramCounter_8|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_8|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_8|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~13_combout  & ((\ProgramCounter|ProgramCounter_8|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_8|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_8|outQ~1_combout  & (\ProgramCounter|ProgramCounter_8|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~13_combout ),
	.datab(\ProgramCounter|ProgramCounter_8|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_8|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_8|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_8|outQ~2 .lut_mask = 16'h5410;
defparam \ProgramCounter|ProgramCounter_8|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N1
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_8|outQ (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_8|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_8|outQ~regout ));

// Location: LCFF_X20_Y6_N1
cycloneii_lcell_ff \B|Reg_0|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_0|outData~regout ));

// Location: LCFF_X20_Y6_N21
cycloneii_lcell_ff \B|Reg_2|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_2|outData~regout ));

// Location: LCFF_X20_Y6_N15
cycloneii_lcell_ff \B|Reg_3|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_3|outData~regout ));

// Location: LCFF_X20_Y6_N5
cycloneii_lcell_ff \B|Reg_6|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_6|outData~regout ));

// Location: LCCOMB_X20_Y6_N22
cycloneii_lcell_comb \B|Reg_7|outData~feeder (
// Equation(s):
// \B|Reg_7|outData~feeder_combout  = \Bus|outData[7]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[7]~23_combout ),
	.cin(gnd),
	.combout(\B|Reg_7|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|Reg_7|outData~feeder .lut_mask = 16'hFF00;
defparam \B|Reg_7|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N23
cycloneii_lcell_ff \B|Reg_7|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\B|Reg_7|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_7|outData~regout ));

// Location: LCFF_X20_Y6_N25
cycloneii_lcell_ff \C|Reg_0|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_0|outData~regout ));

// Location: LCFF_X20_Y6_N3
cycloneii_lcell_ff \C|Reg_1|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_1|outData~regout ));

// Location: LCFF_X20_Y6_N13
cycloneii_lcell_ff \C|Reg_2|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[2]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_2|outData~regout ));

// Location: LCFF_X20_Y6_N29
cycloneii_lcell_ff \C|Reg_4|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_4|outData~regout ));

// Location: LCFF_X20_Y6_N7
cycloneii_lcell_ff \C|Reg_5|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_5|outData~regout ));

// Location: LCFF_X20_Y6_N17
cycloneii_lcell_ff \C|Reg_6|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_6|outData~regout ));

// Location: LCFF_X20_Y6_N11
cycloneii_lcell_ff \C|Reg_7|outData (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_7|outData~regout ));

// Location: LCFF_X18_Y6_N27
cycloneii_lcell_ff \ALU|outSignFlag (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\ALU|outQ [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|outSignFlag~regout ));

// Location: LCCOMB_X20_Y7_N30
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal6~5 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal6~5_combout  = (\InstructionRegister|InstructionRegister_6|outData~regout  & \InstructionRegister|InstructionRegister_2|outData~regout )

	.dataa(vcc),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(vcc),
	.datad(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal6~5 .lut_mask = 16'hCC00;
defparam \ControllerSequencer|InstructionDecoder|Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal6~6 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal6~6_combout  = (\ControllerSequencer|InstructionDecoder|Equal6~5_combout  & (\InstructionRegister|InstructionRegister_5|outData~regout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal6~4_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal6~5_combout ),
	.datab(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal6~4_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal6~6 .lut_mask = 16'h8000;
defparam \ControllerSequencer|InstructionDecoder|Equal6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[0]~I (
	.datain(\Bus|outData[0]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[0]));
// synopsys translate_off
defparam \oWbus[0]~I .input_async_reset = "none";
defparam \oWbus[0]~I .input_power_up = "low";
defparam \oWbus[0]~I .input_register_mode = "none";
defparam \oWbus[0]~I .input_sync_reset = "none";
defparam \oWbus[0]~I .oe_async_reset = "none";
defparam \oWbus[0]~I .oe_power_up = "low";
defparam \oWbus[0]~I .oe_register_mode = "none";
defparam \oWbus[0]~I .oe_sync_reset = "none";
defparam \oWbus[0]~I .operation_mode = "output";
defparam \oWbus[0]~I .output_async_reset = "none";
defparam \oWbus[0]~I .output_power_up = "low";
defparam \oWbus[0]~I .output_register_mode = "none";
defparam \oWbus[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[1]~I (
	.datain(\Bus|outData[1]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[1]));
// synopsys translate_off
defparam \oWbus[1]~I .input_async_reset = "none";
defparam \oWbus[1]~I .input_power_up = "low";
defparam \oWbus[1]~I .input_register_mode = "none";
defparam \oWbus[1]~I .input_sync_reset = "none";
defparam \oWbus[1]~I .oe_async_reset = "none";
defparam \oWbus[1]~I .oe_power_up = "low";
defparam \oWbus[1]~I .oe_register_mode = "none";
defparam \oWbus[1]~I .oe_sync_reset = "none";
defparam \oWbus[1]~I .operation_mode = "output";
defparam \oWbus[1]~I .output_async_reset = "none";
defparam \oWbus[1]~I .output_power_up = "low";
defparam \oWbus[1]~I .output_register_mode = "none";
defparam \oWbus[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[2]~I (
	.datain(\Bus|outData[2]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[2]));
// synopsys translate_off
defparam \oWbus[2]~I .input_async_reset = "none";
defparam \oWbus[2]~I .input_power_up = "low";
defparam \oWbus[2]~I .input_register_mode = "none";
defparam \oWbus[2]~I .input_sync_reset = "none";
defparam \oWbus[2]~I .oe_async_reset = "none";
defparam \oWbus[2]~I .oe_power_up = "low";
defparam \oWbus[2]~I .oe_register_mode = "none";
defparam \oWbus[2]~I .oe_sync_reset = "none";
defparam \oWbus[2]~I .operation_mode = "output";
defparam \oWbus[2]~I .output_async_reset = "none";
defparam \oWbus[2]~I .output_power_up = "low";
defparam \oWbus[2]~I .output_register_mode = "none";
defparam \oWbus[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[3]~I (
	.datain(\Bus|outData[3]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[3]));
// synopsys translate_off
defparam \oWbus[3]~I .input_async_reset = "none";
defparam \oWbus[3]~I .input_power_up = "low";
defparam \oWbus[3]~I .input_register_mode = "none";
defparam \oWbus[3]~I .input_sync_reset = "none";
defparam \oWbus[3]~I .oe_async_reset = "none";
defparam \oWbus[3]~I .oe_power_up = "low";
defparam \oWbus[3]~I .oe_register_mode = "none";
defparam \oWbus[3]~I .oe_sync_reset = "none";
defparam \oWbus[3]~I .operation_mode = "output";
defparam \oWbus[3]~I .output_async_reset = "none";
defparam \oWbus[3]~I .output_power_up = "low";
defparam \oWbus[3]~I .output_register_mode = "none";
defparam \oWbus[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[4]~I (
	.datain(\Bus|outData[4]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[4]));
// synopsys translate_off
defparam \oWbus[4]~I .input_async_reset = "none";
defparam \oWbus[4]~I .input_power_up = "low";
defparam \oWbus[4]~I .input_register_mode = "none";
defparam \oWbus[4]~I .input_sync_reset = "none";
defparam \oWbus[4]~I .oe_async_reset = "none";
defparam \oWbus[4]~I .oe_power_up = "low";
defparam \oWbus[4]~I .oe_register_mode = "none";
defparam \oWbus[4]~I .oe_sync_reset = "none";
defparam \oWbus[4]~I .operation_mode = "output";
defparam \oWbus[4]~I .output_async_reset = "none";
defparam \oWbus[4]~I .output_power_up = "low";
defparam \oWbus[4]~I .output_register_mode = "none";
defparam \oWbus[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[5]~I (
	.datain(\Bus|outData[5]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[5]));
// synopsys translate_off
defparam \oWbus[5]~I .input_async_reset = "none";
defparam \oWbus[5]~I .input_power_up = "low";
defparam \oWbus[5]~I .input_register_mode = "none";
defparam \oWbus[5]~I .input_sync_reset = "none";
defparam \oWbus[5]~I .oe_async_reset = "none";
defparam \oWbus[5]~I .oe_power_up = "low";
defparam \oWbus[5]~I .oe_register_mode = "none";
defparam \oWbus[5]~I .oe_sync_reset = "none";
defparam \oWbus[5]~I .operation_mode = "output";
defparam \oWbus[5]~I .output_async_reset = "none";
defparam \oWbus[5]~I .output_power_up = "low";
defparam \oWbus[5]~I .output_register_mode = "none";
defparam \oWbus[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[6]~I (
	.datain(\Bus|outData[6]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[6]));
// synopsys translate_off
defparam \oWbus[6]~I .input_async_reset = "none";
defparam \oWbus[6]~I .input_power_up = "low";
defparam \oWbus[6]~I .input_register_mode = "none";
defparam \oWbus[6]~I .input_sync_reset = "none";
defparam \oWbus[6]~I .oe_async_reset = "none";
defparam \oWbus[6]~I .oe_power_up = "low";
defparam \oWbus[6]~I .oe_register_mode = "none";
defparam \oWbus[6]~I .oe_sync_reset = "none";
defparam \oWbus[6]~I .operation_mode = "output";
defparam \oWbus[6]~I .output_async_reset = "none";
defparam \oWbus[6]~I .output_power_up = "low";
defparam \oWbus[6]~I .output_register_mode = "none";
defparam \oWbus[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[7]~I (
	.datain(\Bus|outData[7]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[7]));
// synopsys translate_off
defparam \oWbus[7]~I .input_async_reset = "none";
defparam \oWbus[7]~I .input_power_up = "low";
defparam \oWbus[7]~I .input_register_mode = "none";
defparam \oWbus[7]~I .input_sync_reset = "none";
defparam \oWbus[7]~I .oe_async_reset = "none";
defparam \oWbus[7]~I .oe_power_up = "low";
defparam \oWbus[7]~I .oe_register_mode = "none";
defparam \oWbus[7]~I .oe_sync_reset = "none";
defparam \oWbus[7]~I .operation_mode = "output";
defparam \oWbus[7]~I .output_async_reset = "none";
defparam \oWbus[7]~I .output_power_up = "low";
defparam \oWbus[7]~I .output_register_mode = "none";
defparam \oWbus[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[8]~I (
	.datain(\Bus|outData[8]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[8]));
// synopsys translate_off
defparam \oWbus[8]~I .input_async_reset = "none";
defparam \oWbus[8]~I .input_power_up = "low";
defparam \oWbus[8]~I .input_register_mode = "none";
defparam \oWbus[8]~I .input_sync_reset = "none";
defparam \oWbus[8]~I .oe_async_reset = "none";
defparam \oWbus[8]~I .oe_power_up = "low";
defparam \oWbus[8]~I .oe_register_mode = "none";
defparam \oWbus[8]~I .oe_sync_reset = "none";
defparam \oWbus[8]~I .operation_mode = "output";
defparam \oWbus[8]~I .output_async_reset = "none";
defparam \oWbus[8]~I .output_power_up = "low";
defparam \oWbus[8]~I .output_register_mode = "none";
defparam \oWbus[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[9]~I (
	.datain(\Bus|outData[9]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[9]));
// synopsys translate_off
defparam \oWbus[9]~I .input_async_reset = "none";
defparam \oWbus[9]~I .input_power_up = "low";
defparam \oWbus[9]~I .input_register_mode = "none";
defparam \oWbus[9]~I .input_sync_reset = "none";
defparam \oWbus[9]~I .oe_async_reset = "none";
defparam \oWbus[9]~I .oe_power_up = "low";
defparam \oWbus[9]~I .oe_register_mode = "none";
defparam \oWbus[9]~I .oe_sync_reset = "none";
defparam \oWbus[9]~I .operation_mode = "output";
defparam \oWbus[9]~I .output_async_reset = "none";
defparam \oWbus[9]~I .output_power_up = "low";
defparam \oWbus[9]~I .output_register_mode = "none";
defparam \oWbus[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[10]~I (
	.datain(\Bus|outData[10]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[10]));
// synopsys translate_off
defparam \oWbus[10]~I .input_async_reset = "none";
defparam \oWbus[10]~I .input_power_up = "low";
defparam \oWbus[10]~I .input_register_mode = "none";
defparam \oWbus[10]~I .input_sync_reset = "none";
defparam \oWbus[10]~I .oe_async_reset = "none";
defparam \oWbus[10]~I .oe_power_up = "low";
defparam \oWbus[10]~I .oe_register_mode = "none";
defparam \oWbus[10]~I .oe_sync_reset = "none";
defparam \oWbus[10]~I .operation_mode = "output";
defparam \oWbus[10]~I .output_async_reset = "none";
defparam \oWbus[10]~I .output_power_up = "low";
defparam \oWbus[10]~I .output_register_mode = "none";
defparam \oWbus[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[11]~I (
	.datain(\Bus|outData[11]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[11]));
// synopsys translate_off
defparam \oWbus[11]~I .input_async_reset = "none";
defparam \oWbus[11]~I .input_power_up = "low";
defparam \oWbus[11]~I .input_register_mode = "none";
defparam \oWbus[11]~I .input_sync_reset = "none";
defparam \oWbus[11]~I .oe_async_reset = "none";
defparam \oWbus[11]~I .oe_power_up = "low";
defparam \oWbus[11]~I .oe_register_mode = "none";
defparam \oWbus[11]~I .oe_sync_reset = "none";
defparam \oWbus[11]~I .operation_mode = "output";
defparam \oWbus[11]~I .output_async_reset = "none";
defparam \oWbus[11]~I .output_power_up = "low";
defparam \oWbus[11]~I .output_register_mode = "none";
defparam \oWbus[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[12]~I (
	.datain(\Bus|outData[12]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[12]));
// synopsys translate_off
defparam \oWbus[12]~I .input_async_reset = "none";
defparam \oWbus[12]~I .input_power_up = "low";
defparam \oWbus[12]~I .input_register_mode = "none";
defparam \oWbus[12]~I .input_sync_reset = "none";
defparam \oWbus[12]~I .oe_async_reset = "none";
defparam \oWbus[12]~I .oe_power_up = "low";
defparam \oWbus[12]~I .oe_register_mode = "none";
defparam \oWbus[12]~I .oe_sync_reset = "none";
defparam \oWbus[12]~I .operation_mode = "output";
defparam \oWbus[12]~I .output_async_reset = "none";
defparam \oWbus[12]~I .output_power_up = "low";
defparam \oWbus[12]~I .output_register_mode = "none";
defparam \oWbus[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[13]~I (
	.datain(\Bus|outData[13]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[13]));
// synopsys translate_off
defparam \oWbus[13]~I .input_async_reset = "none";
defparam \oWbus[13]~I .input_power_up = "low";
defparam \oWbus[13]~I .input_register_mode = "none";
defparam \oWbus[13]~I .input_sync_reset = "none";
defparam \oWbus[13]~I .oe_async_reset = "none";
defparam \oWbus[13]~I .oe_power_up = "low";
defparam \oWbus[13]~I .oe_register_mode = "none";
defparam \oWbus[13]~I .oe_sync_reset = "none";
defparam \oWbus[13]~I .operation_mode = "output";
defparam \oWbus[13]~I .output_async_reset = "none";
defparam \oWbus[13]~I .output_power_up = "low";
defparam \oWbus[13]~I .output_register_mode = "none";
defparam \oWbus[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[14]~I (
	.datain(\Bus|outData[14]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[14]));
// synopsys translate_off
defparam \oWbus[14]~I .input_async_reset = "none";
defparam \oWbus[14]~I .input_power_up = "low";
defparam \oWbus[14]~I .input_register_mode = "none";
defparam \oWbus[14]~I .input_sync_reset = "none";
defparam \oWbus[14]~I .oe_async_reset = "none";
defparam \oWbus[14]~I .oe_power_up = "low";
defparam \oWbus[14]~I .oe_register_mode = "none";
defparam \oWbus[14]~I .oe_sync_reset = "none";
defparam \oWbus[14]~I .operation_mode = "output";
defparam \oWbus[14]~I .output_async_reset = "none";
defparam \oWbus[14]~I .output_power_up = "low";
defparam \oWbus[14]~I .output_register_mode = "none";
defparam \oWbus[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[15]~I (
	.datain(\Bus|outData[15]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[15]));
// synopsys translate_off
defparam \oWbus[15]~I .input_async_reset = "none";
defparam \oWbus[15]~I .input_power_up = "low";
defparam \oWbus[15]~I .input_register_mode = "none";
defparam \oWbus[15]~I .input_sync_reset = "none";
defparam \oWbus[15]~I .oe_async_reset = "none";
defparam \oWbus[15]~I .oe_power_up = "low";
defparam \oWbus[15]~I .oe_register_mode = "none";
defparam \oWbus[15]~I .oe_sync_reset = "none";
defparam \oWbus[15]~I .operation_mode = "output";
defparam \oWbus[15]~I .output_async_reset = "none";
defparam \oWbus[15]~I .output_power_up = "low";
defparam \oWbus[15]~I .output_register_mode = "none";
defparam \oWbus[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[0]~I (
	.datain(\Memory|outData[0]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[0]));
// synopsys translate_off
defparam \oMemory[0]~I .input_async_reset = "none";
defparam \oMemory[0]~I .input_power_up = "low";
defparam \oMemory[0]~I .input_register_mode = "none";
defparam \oMemory[0]~I .input_sync_reset = "none";
defparam \oMemory[0]~I .oe_async_reset = "none";
defparam \oMemory[0]~I .oe_power_up = "low";
defparam \oMemory[0]~I .oe_register_mode = "none";
defparam \oMemory[0]~I .oe_sync_reset = "none";
defparam \oMemory[0]~I .operation_mode = "output";
defparam \oMemory[0]~I .output_async_reset = "none";
defparam \oMemory[0]~I .output_power_up = "low";
defparam \oMemory[0]~I .output_register_mode = "none";
defparam \oMemory[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[1]~I (
	.datain(\Memory|outData[1]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[1]));
// synopsys translate_off
defparam \oMemory[1]~I .input_async_reset = "none";
defparam \oMemory[1]~I .input_power_up = "low";
defparam \oMemory[1]~I .input_register_mode = "none";
defparam \oMemory[1]~I .input_sync_reset = "none";
defparam \oMemory[1]~I .oe_async_reset = "none";
defparam \oMemory[1]~I .oe_power_up = "low";
defparam \oMemory[1]~I .oe_register_mode = "none";
defparam \oMemory[1]~I .oe_sync_reset = "none";
defparam \oMemory[1]~I .operation_mode = "output";
defparam \oMemory[1]~I .output_async_reset = "none";
defparam \oMemory[1]~I .output_power_up = "low";
defparam \oMemory[1]~I .output_register_mode = "none";
defparam \oMemory[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[2]~I (
	.datain(\Memory|outData[2]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[2]));
// synopsys translate_off
defparam \oMemory[2]~I .input_async_reset = "none";
defparam \oMemory[2]~I .input_power_up = "low";
defparam \oMemory[2]~I .input_register_mode = "none";
defparam \oMemory[2]~I .input_sync_reset = "none";
defparam \oMemory[2]~I .oe_async_reset = "none";
defparam \oMemory[2]~I .oe_power_up = "low";
defparam \oMemory[2]~I .oe_register_mode = "none";
defparam \oMemory[2]~I .oe_sync_reset = "none";
defparam \oMemory[2]~I .operation_mode = "output";
defparam \oMemory[2]~I .output_async_reset = "none";
defparam \oMemory[2]~I .output_power_up = "low";
defparam \oMemory[2]~I .output_register_mode = "none";
defparam \oMemory[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[3]~I (
	.datain(\Memory|outData[3]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[3]));
// synopsys translate_off
defparam \oMemory[3]~I .input_async_reset = "none";
defparam \oMemory[3]~I .input_power_up = "low";
defparam \oMemory[3]~I .input_register_mode = "none";
defparam \oMemory[3]~I .input_sync_reset = "none";
defparam \oMemory[3]~I .oe_async_reset = "none";
defparam \oMemory[3]~I .oe_power_up = "low";
defparam \oMemory[3]~I .oe_register_mode = "none";
defparam \oMemory[3]~I .oe_sync_reset = "none";
defparam \oMemory[3]~I .operation_mode = "output";
defparam \oMemory[3]~I .output_async_reset = "none";
defparam \oMemory[3]~I .output_power_up = "low";
defparam \oMemory[3]~I .output_register_mode = "none";
defparam \oMemory[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[4]~I (
	.datain(\Memory|outData[4]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[4]));
// synopsys translate_off
defparam \oMemory[4]~I .input_async_reset = "none";
defparam \oMemory[4]~I .input_power_up = "low";
defparam \oMemory[4]~I .input_register_mode = "none";
defparam \oMemory[4]~I .input_sync_reset = "none";
defparam \oMemory[4]~I .oe_async_reset = "none";
defparam \oMemory[4]~I .oe_power_up = "low";
defparam \oMemory[4]~I .oe_register_mode = "none";
defparam \oMemory[4]~I .oe_sync_reset = "none";
defparam \oMemory[4]~I .operation_mode = "output";
defparam \oMemory[4]~I .output_async_reset = "none";
defparam \oMemory[4]~I .output_power_up = "low";
defparam \oMemory[4]~I .output_register_mode = "none";
defparam \oMemory[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[5]~I (
	.datain(\Memory|outData[5]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[5]));
// synopsys translate_off
defparam \oMemory[5]~I .input_async_reset = "none";
defparam \oMemory[5]~I .input_power_up = "low";
defparam \oMemory[5]~I .input_register_mode = "none";
defparam \oMemory[5]~I .input_sync_reset = "none";
defparam \oMemory[5]~I .oe_async_reset = "none";
defparam \oMemory[5]~I .oe_power_up = "low";
defparam \oMemory[5]~I .oe_register_mode = "none";
defparam \oMemory[5]~I .oe_sync_reset = "none";
defparam \oMemory[5]~I .operation_mode = "output";
defparam \oMemory[5]~I .output_async_reset = "none";
defparam \oMemory[5]~I .output_power_up = "low";
defparam \oMemory[5]~I .output_register_mode = "none";
defparam \oMemory[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[6]~I (
	.datain(\Memory|outData[6]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[6]));
// synopsys translate_off
defparam \oMemory[6]~I .input_async_reset = "none";
defparam \oMemory[6]~I .input_power_up = "low";
defparam \oMemory[6]~I .input_register_mode = "none";
defparam \oMemory[6]~I .input_sync_reset = "none";
defparam \oMemory[6]~I .oe_async_reset = "none";
defparam \oMemory[6]~I .oe_power_up = "low";
defparam \oMemory[6]~I .oe_register_mode = "none";
defparam \oMemory[6]~I .oe_sync_reset = "none";
defparam \oMemory[6]~I .operation_mode = "output";
defparam \oMemory[6]~I .output_async_reset = "none";
defparam \oMemory[6]~I .output_power_up = "low";
defparam \oMemory[6]~I .output_register_mode = "none";
defparam \oMemory[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[7]~I (
	.datain(\Memory|outData[7]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[7]));
// synopsys translate_off
defparam \oMemory[7]~I .input_async_reset = "none";
defparam \oMemory[7]~I .input_power_up = "low";
defparam \oMemory[7]~I .input_register_mode = "none";
defparam \oMemory[7]~I .input_sync_reset = "none";
defparam \oMemory[7]~I .oe_async_reset = "none";
defparam \oMemory[7]~I .oe_power_up = "low";
defparam \oMemory[7]~I .oe_register_mode = "none";
defparam \oMemory[7]~I .oe_sync_reset = "none";
defparam \oMemory[7]~I .operation_mode = "output";
defparam \oMemory[7]~I .output_async_reset = "none";
defparam \oMemory[7]~I .output_power_up = "low";
defparam \oMemory[7]~I .output_register_mode = "none";
defparam \oMemory[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[0]~I (
	.datain(\Output_Register|Reg|outData [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[0]));
// synopsys translate_off
defparam \OutReg[0]~I .input_async_reset = "none";
defparam \OutReg[0]~I .input_power_up = "low";
defparam \OutReg[0]~I .input_register_mode = "none";
defparam \OutReg[0]~I .input_sync_reset = "none";
defparam \OutReg[0]~I .oe_async_reset = "none";
defparam \OutReg[0]~I .oe_power_up = "low";
defparam \OutReg[0]~I .oe_register_mode = "none";
defparam \OutReg[0]~I .oe_sync_reset = "none";
defparam \OutReg[0]~I .operation_mode = "output";
defparam \OutReg[0]~I .output_async_reset = "none";
defparam \OutReg[0]~I .output_power_up = "low";
defparam \OutReg[0]~I .output_register_mode = "none";
defparam \OutReg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[1]~I (
	.datain(\Output_Register|Reg|outData [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[1]));
// synopsys translate_off
defparam \OutReg[1]~I .input_async_reset = "none";
defparam \OutReg[1]~I .input_power_up = "low";
defparam \OutReg[1]~I .input_register_mode = "none";
defparam \OutReg[1]~I .input_sync_reset = "none";
defparam \OutReg[1]~I .oe_async_reset = "none";
defparam \OutReg[1]~I .oe_power_up = "low";
defparam \OutReg[1]~I .oe_register_mode = "none";
defparam \OutReg[1]~I .oe_sync_reset = "none";
defparam \OutReg[1]~I .operation_mode = "output";
defparam \OutReg[1]~I .output_async_reset = "none";
defparam \OutReg[1]~I .output_power_up = "low";
defparam \OutReg[1]~I .output_register_mode = "none";
defparam \OutReg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[2]~I (
	.datain(\Output_Register|Reg|outData [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[2]));
// synopsys translate_off
defparam \OutReg[2]~I .input_async_reset = "none";
defparam \OutReg[2]~I .input_power_up = "low";
defparam \OutReg[2]~I .input_register_mode = "none";
defparam \OutReg[2]~I .input_sync_reset = "none";
defparam \OutReg[2]~I .oe_async_reset = "none";
defparam \OutReg[2]~I .oe_power_up = "low";
defparam \OutReg[2]~I .oe_register_mode = "none";
defparam \OutReg[2]~I .oe_sync_reset = "none";
defparam \OutReg[2]~I .operation_mode = "output";
defparam \OutReg[2]~I .output_async_reset = "none";
defparam \OutReg[2]~I .output_power_up = "low";
defparam \OutReg[2]~I .output_register_mode = "none";
defparam \OutReg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[3]~I (
	.datain(\Output_Register|Reg|outData [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[3]));
// synopsys translate_off
defparam \OutReg[3]~I .input_async_reset = "none";
defparam \OutReg[3]~I .input_power_up = "low";
defparam \OutReg[3]~I .input_register_mode = "none";
defparam \OutReg[3]~I .input_sync_reset = "none";
defparam \OutReg[3]~I .oe_async_reset = "none";
defparam \OutReg[3]~I .oe_power_up = "low";
defparam \OutReg[3]~I .oe_register_mode = "none";
defparam \OutReg[3]~I .oe_sync_reset = "none";
defparam \OutReg[3]~I .operation_mode = "output";
defparam \OutReg[3]~I .output_async_reset = "none";
defparam \OutReg[3]~I .output_power_up = "low";
defparam \OutReg[3]~I .output_register_mode = "none";
defparam \OutReg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[4]~I (
	.datain(\Output_Register|Reg|outData [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[4]));
// synopsys translate_off
defparam \OutReg[4]~I .input_async_reset = "none";
defparam \OutReg[4]~I .input_power_up = "low";
defparam \OutReg[4]~I .input_register_mode = "none";
defparam \OutReg[4]~I .input_sync_reset = "none";
defparam \OutReg[4]~I .oe_async_reset = "none";
defparam \OutReg[4]~I .oe_power_up = "low";
defparam \OutReg[4]~I .oe_register_mode = "none";
defparam \OutReg[4]~I .oe_sync_reset = "none";
defparam \OutReg[4]~I .operation_mode = "output";
defparam \OutReg[4]~I .output_async_reset = "none";
defparam \OutReg[4]~I .output_power_up = "low";
defparam \OutReg[4]~I .output_register_mode = "none";
defparam \OutReg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[5]~I (
	.datain(\Output_Register|Reg|outData [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[5]));
// synopsys translate_off
defparam \OutReg[5]~I .input_async_reset = "none";
defparam \OutReg[5]~I .input_power_up = "low";
defparam \OutReg[5]~I .input_register_mode = "none";
defparam \OutReg[5]~I .input_sync_reset = "none";
defparam \OutReg[5]~I .oe_async_reset = "none";
defparam \OutReg[5]~I .oe_power_up = "low";
defparam \OutReg[5]~I .oe_register_mode = "none";
defparam \OutReg[5]~I .oe_sync_reset = "none";
defparam \OutReg[5]~I .operation_mode = "output";
defparam \OutReg[5]~I .output_async_reset = "none";
defparam \OutReg[5]~I .output_power_up = "low";
defparam \OutReg[5]~I .output_register_mode = "none";
defparam \OutReg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[6]~I (
	.datain(\Output_Register|Reg|outData [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[6]));
// synopsys translate_off
defparam \OutReg[6]~I .input_async_reset = "none";
defparam \OutReg[6]~I .input_power_up = "low";
defparam \OutReg[6]~I .input_register_mode = "none";
defparam \OutReg[6]~I .input_sync_reset = "none";
defparam \OutReg[6]~I .oe_async_reset = "none";
defparam \OutReg[6]~I .oe_power_up = "low";
defparam \OutReg[6]~I .oe_register_mode = "none";
defparam \OutReg[6]~I .oe_sync_reset = "none";
defparam \OutReg[6]~I .operation_mode = "output";
defparam \OutReg[6]~I .output_async_reset = "none";
defparam \OutReg[6]~I .output_power_up = "low";
defparam \OutReg[6]~I .output_register_mode = "none";
defparam \OutReg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[7]~I (
	.datain(\Output_Register|Reg|outData [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[7]));
// synopsys translate_off
defparam \OutReg[7]~I .input_async_reset = "none";
defparam \OutReg[7]~I .input_power_up = "low";
defparam \OutReg[7]~I .input_register_mode = "none";
defparam \OutReg[7]~I .input_sync_reset = "none";
defparam \OutReg[7]~I .oe_async_reset = "none";
defparam \OutReg[7]~I .oe_power_up = "low";
defparam \OutReg[7]~I .oe_register_mode = "none";
defparam \OutReg[7]~I .oe_sync_reset = "none";
defparam \OutReg[7]~I .operation_mode = "output";
defparam \OutReg[7]~I .output_async_reset = "none";
defparam \OutReg[7]~I .output_power_up = "low";
defparam \OutReg[7]~I .output_register_mode = "none";
defparam \OutReg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[0]~I (
	.datain(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[0]));
// synopsys translate_off
defparam \oPC[0]~I .input_async_reset = "none";
defparam \oPC[0]~I .input_power_up = "low";
defparam \oPC[0]~I .input_register_mode = "none";
defparam \oPC[0]~I .input_sync_reset = "none";
defparam \oPC[0]~I .oe_async_reset = "none";
defparam \oPC[0]~I .oe_power_up = "low";
defparam \oPC[0]~I .oe_register_mode = "none";
defparam \oPC[0]~I .oe_sync_reset = "none";
defparam \oPC[0]~I .operation_mode = "output";
defparam \oPC[0]~I .output_async_reset = "none";
defparam \oPC[0]~I .output_power_up = "low";
defparam \oPC[0]~I .output_register_mode = "none";
defparam \oPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[1]~I (
	.datain(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[1]));
// synopsys translate_off
defparam \oPC[1]~I .input_async_reset = "none";
defparam \oPC[1]~I .input_power_up = "low";
defparam \oPC[1]~I .input_register_mode = "none";
defparam \oPC[1]~I .input_sync_reset = "none";
defparam \oPC[1]~I .oe_async_reset = "none";
defparam \oPC[1]~I .oe_power_up = "low";
defparam \oPC[1]~I .oe_register_mode = "none";
defparam \oPC[1]~I .oe_sync_reset = "none";
defparam \oPC[1]~I .operation_mode = "output";
defparam \oPC[1]~I .output_async_reset = "none";
defparam \oPC[1]~I .output_power_up = "low";
defparam \oPC[1]~I .output_register_mode = "none";
defparam \oPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[2]~I (
	.datain(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[2]));
// synopsys translate_off
defparam \oPC[2]~I .input_async_reset = "none";
defparam \oPC[2]~I .input_power_up = "low";
defparam \oPC[2]~I .input_register_mode = "none";
defparam \oPC[2]~I .input_sync_reset = "none";
defparam \oPC[2]~I .oe_async_reset = "none";
defparam \oPC[2]~I .oe_power_up = "low";
defparam \oPC[2]~I .oe_register_mode = "none";
defparam \oPC[2]~I .oe_sync_reset = "none";
defparam \oPC[2]~I .operation_mode = "output";
defparam \oPC[2]~I .output_async_reset = "none";
defparam \oPC[2]~I .output_power_up = "low";
defparam \oPC[2]~I .output_register_mode = "none";
defparam \oPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[3]~I (
	.datain(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[3]));
// synopsys translate_off
defparam \oPC[3]~I .input_async_reset = "none";
defparam \oPC[3]~I .input_power_up = "low";
defparam \oPC[3]~I .input_register_mode = "none";
defparam \oPC[3]~I .input_sync_reset = "none";
defparam \oPC[3]~I .oe_async_reset = "none";
defparam \oPC[3]~I .oe_power_up = "low";
defparam \oPC[3]~I .oe_register_mode = "none";
defparam \oPC[3]~I .oe_sync_reset = "none";
defparam \oPC[3]~I .operation_mode = "output";
defparam \oPC[3]~I .output_async_reset = "none";
defparam \oPC[3]~I .output_power_up = "low";
defparam \oPC[3]~I .output_register_mode = "none";
defparam \oPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[4]~I (
	.datain(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[4]));
// synopsys translate_off
defparam \oPC[4]~I .input_async_reset = "none";
defparam \oPC[4]~I .input_power_up = "low";
defparam \oPC[4]~I .input_register_mode = "none";
defparam \oPC[4]~I .input_sync_reset = "none";
defparam \oPC[4]~I .oe_async_reset = "none";
defparam \oPC[4]~I .oe_power_up = "low";
defparam \oPC[4]~I .oe_register_mode = "none";
defparam \oPC[4]~I .oe_sync_reset = "none";
defparam \oPC[4]~I .operation_mode = "output";
defparam \oPC[4]~I .output_async_reset = "none";
defparam \oPC[4]~I .output_power_up = "low";
defparam \oPC[4]~I .output_register_mode = "none";
defparam \oPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[5]~I (
	.datain(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[5]));
// synopsys translate_off
defparam \oPC[5]~I .input_async_reset = "none";
defparam \oPC[5]~I .input_power_up = "low";
defparam \oPC[5]~I .input_register_mode = "none";
defparam \oPC[5]~I .input_sync_reset = "none";
defparam \oPC[5]~I .oe_async_reset = "none";
defparam \oPC[5]~I .oe_power_up = "low";
defparam \oPC[5]~I .oe_register_mode = "none";
defparam \oPC[5]~I .oe_sync_reset = "none";
defparam \oPC[5]~I .operation_mode = "output";
defparam \oPC[5]~I .output_async_reset = "none";
defparam \oPC[5]~I .output_power_up = "low";
defparam \oPC[5]~I .output_register_mode = "none";
defparam \oPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[6]~I (
	.datain(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[6]));
// synopsys translate_off
defparam \oPC[6]~I .input_async_reset = "none";
defparam \oPC[6]~I .input_power_up = "low";
defparam \oPC[6]~I .input_register_mode = "none";
defparam \oPC[6]~I .input_sync_reset = "none";
defparam \oPC[6]~I .oe_async_reset = "none";
defparam \oPC[6]~I .oe_power_up = "low";
defparam \oPC[6]~I .oe_register_mode = "none";
defparam \oPC[6]~I .oe_sync_reset = "none";
defparam \oPC[6]~I .operation_mode = "output";
defparam \oPC[6]~I .output_async_reset = "none";
defparam \oPC[6]~I .output_power_up = "low";
defparam \oPC[6]~I .output_register_mode = "none";
defparam \oPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[7]~I (
	.datain(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[7]));
// synopsys translate_off
defparam \oPC[7]~I .input_async_reset = "none";
defparam \oPC[7]~I .input_power_up = "low";
defparam \oPC[7]~I .input_register_mode = "none";
defparam \oPC[7]~I .input_sync_reset = "none";
defparam \oPC[7]~I .oe_async_reset = "none";
defparam \oPC[7]~I .oe_power_up = "low";
defparam \oPC[7]~I .oe_register_mode = "none";
defparam \oPC[7]~I .oe_sync_reset = "none";
defparam \oPC[7]~I .operation_mode = "output";
defparam \oPC[7]~I .output_async_reset = "none";
defparam \oPC[7]~I .output_power_up = "low";
defparam \oPC[7]~I .output_register_mode = "none";
defparam \oPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[8]~I (
	.datain(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[8]));
// synopsys translate_off
defparam \oPC[8]~I .input_async_reset = "none";
defparam \oPC[8]~I .input_power_up = "low";
defparam \oPC[8]~I .input_register_mode = "none";
defparam \oPC[8]~I .input_sync_reset = "none";
defparam \oPC[8]~I .oe_async_reset = "none";
defparam \oPC[8]~I .oe_power_up = "low";
defparam \oPC[8]~I .oe_register_mode = "none";
defparam \oPC[8]~I .oe_sync_reset = "none";
defparam \oPC[8]~I .operation_mode = "output";
defparam \oPC[8]~I .output_async_reset = "none";
defparam \oPC[8]~I .output_power_up = "low";
defparam \oPC[8]~I .output_register_mode = "none";
defparam \oPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[9]~I (
	.datain(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[9]));
// synopsys translate_off
defparam \oPC[9]~I .input_async_reset = "none";
defparam \oPC[9]~I .input_power_up = "low";
defparam \oPC[9]~I .input_register_mode = "none";
defparam \oPC[9]~I .input_sync_reset = "none";
defparam \oPC[9]~I .oe_async_reset = "none";
defparam \oPC[9]~I .oe_power_up = "low";
defparam \oPC[9]~I .oe_register_mode = "none";
defparam \oPC[9]~I .oe_sync_reset = "none";
defparam \oPC[9]~I .operation_mode = "output";
defparam \oPC[9]~I .output_async_reset = "none";
defparam \oPC[9]~I .output_power_up = "low";
defparam \oPC[9]~I .output_register_mode = "none";
defparam \oPC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[10]~I (
	.datain(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[10]));
// synopsys translate_off
defparam \oPC[10]~I .input_async_reset = "none";
defparam \oPC[10]~I .input_power_up = "low";
defparam \oPC[10]~I .input_register_mode = "none";
defparam \oPC[10]~I .input_sync_reset = "none";
defparam \oPC[10]~I .oe_async_reset = "none";
defparam \oPC[10]~I .oe_power_up = "low";
defparam \oPC[10]~I .oe_register_mode = "none";
defparam \oPC[10]~I .oe_sync_reset = "none";
defparam \oPC[10]~I .operation_mode = "output";
defparam \oPC[10]~I .output_async_reset = "none";
defparam \oPC[10]~I .output_power_up = "low";
defparam \oPC[10]~I .output_register_mode = "none";
defparam \oPC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[11]~I (
	.datain(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[11]));
// synopsys translate_off
defparam \oPC[11]~I .input_async_reset = "none";
defparam \oPC[11]~I .input_power_up = "low";
defparam \oPC[11]~I .input_register_mode = "none";
defparam \oPC[11]~I .input_sync_reset = "none";
defparam \oPC[11]~I .oe_async_reset = "none";
defparam \oPC[11]~I .oe_power_up = "low";
defparam \oPC[11]~I .oe_register_mode = "none";
defparam \oPC[11]~I .oe_sync_reset = "none";
defparam \oPC[11]~I .operation_mode = "output";
defparam \oPC[11]~I .output_async_reset = "none";
defparam \oPC[11]~I .output_power_up = "low";
defparam \oPC[11]~I .output_register_mode = "none";
defparam \oPC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[12]~I (
	.datain(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[12]));
// synopsys translate_off
defparam \oPC[12]~I .input_async_reset = "none";
defparam \oPC[12]~I .input_power_up = "low";
defparam \oPC[12]~I .input_register_mode = "none";
defparam \oPC[12]~I .input_sync_reset = "none";
defparam \oPC[12]~I .oe_async_reset = "none";
defparam \oPC[12]~I .oe_power_up = "low";
defparam \oPC[12]~I .oe_register_mode = "none";
defparam \oPC[12]~I .oe_sync_reset = "none";
defparam \oPC[12]~I .operation_mode = "output";
defparam \oPC[12]~I .output_async_reset = "none";
defparam \oPC[12]~I .output_power_up = "low";
defparam \oPC[12]~I .output_register_mode = "none";
defparam \oPC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[13]~I (
	.datain(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[13]));
// synopsys translate_off
defparam \oPC[13]~I .input_async_reset = "none";
defparam \oPC[13]~I .input_power_up = "low";
defparam \oPC[13]~I .input_register_mode = "none";
defparam \oPC[13]~I .input_sync_reset = "none";
defparam \oPC[13]~I .oe_async_reset = "none";
defparam \oPC[13]~I .oe_power_up = "low";
defparam \oPC[13]~I .oe_register_mode = "none";
defparam \oPC[13]~I .oe_sync_reset = "none";
defparam \oPC[13]~I .operation_mode = "output";
defparam \oPC[13]~I .output_async_reset = "none";
defparam \oPC[13]~I .output_power_up = "low";
defparam \oPC[13]~I .output_register_mode = "none";
defparam \oPC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[14]~I (
	.datain(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[14]));
// synopsys translate_off
defparam \oPC[14]~I .input_async_reset = "none";
defparam \oPC[14]~I .input_power_up = "low";
defparam \oPC[14]~I .input_register_mode = "none";
defparam \oPC[14]~I .input_sync_reset = "none";
defparam \oPC[14]~I .oe_async_reset = "none";
defparam \oPC[14]~I .oe_power_up = "low";
defparam \oPC[14]~I .oe_register_mode = "none";
defparam \oPC[14]~I .oe_sync_reset = "none";
defparam \oPC[14]~I .operation_mode = "output";
defparam \oPC[14]~I .output_async_reset = "none";
defparam \oPC[14]~I .output_power_up = "low";
defparam \oPC[14]~I .output_register_mode = "none";
defparam \oPC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[15]~I (
	.datain(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[15]));
// synopsys translate_off
defparam \oPC[15]~I .input_async_reset = "none";
defparam \oPC[15]~I .input_power_up = "low";
defparam \oPC[15]~I .input_register_mode = "none";
defparam \oPC[15]~I .input_sync_reset = "none";
defparam \oPC[15]~I .oe_async_reset = "none";
defparam \oPC[15]~I .oe_power_up = "low";
defparam \oPC[15]~I .oe_register_mode = "none";
defparam \oPC[15]~I .oe_sync_reset = "none";
defparam \oPC[15]~I .operation_mode = "output";
defparam \oPC[15]~I .output_async_reset = "none";
defparam \oPC[15]~I .output_power_up = "low";
defparam \oPC[15]~I .output_register_mode = "none";
defparam \oPC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[0]~I (
	.datain(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[0]));
// synopsys translate_off
defparam \oInst[0]~I .input_async_reset = "none";
defparam \oInst[0]~I .input_power_up = "low";
defparam \oInst[0]~I .input_register_mode = "none";
defparam \oInst[0]~I .input_sync_reset = "none";
defparam \oInst[0]~I .oe_async_reset = "none";
defparam \oInst[0]~I .oe_power_up = "low";
defparam \oInst[0]~I .oe_register_mode = "none";
defparam \oInst[0]~I .oe_sync_reset = "none";
defparam \oInst[0]~I .operation_mode = "output";
defparam \oInst[0]~I .output_async_reset = "none";
defparam \oInst[0]~I .output_power_up = "low";
defparam \oInst[0]~I .output_register_mode = "none";
defparam \oInst[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[1]~I (
	.datain(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[1]));
// synopsys translate_off
defparam \oInst[1]~I .input_async_reset = "none";
defparam \oInst[1]~I .input_power_up = "low";
defparam \oInst[1]~I .input_register_mode = "none";
defparam \oInst[1]~I .input_sync_reset = "none";
defparam \oInst[1]~I .oe_async_reset = "none";
defparam \oInst[1]~I .oe_power_up = "low";
defparam \oInst[1]~I .oe_register_mode = "none";
defparam \oInst[1]~I .oe_sync_reset = "none";
defparam \oInst[1]~I .operation_mode = "output";
defparam \oInst[1]~I .output_async_reset = "none";
defparam \oInst[1]~I .output_power_up = "low";
defparam \oInst[1]~I .output_register_mode = "none";
defparam \oInst[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[2]~I (
	.datain(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[2]));
// synopsys translate_off
defparam \oInst[2]~I .input_async_reset = "none";
defparam \oInst[2]~I .input_power_up = "low";
defparam \oInst[2]~I .input_register_mode = "none";
defparam \oInst[2]~I .input_sync_reset = "none";
defparam \oInst[2]~I .oe_async_reset = "none";
defparam \oInst[2]~I .oe_power_up = "low";
defparam \oInst[2]~I .oe_register_mode = "none";
defparam \oInst[2]~I .oe_sync_reset = "none";
defparam \oInst[2]~I .operation_mode = "output";
defparam \oInst[2]~I .output_async_reset = "none";
defparam \oInst[2]~I .output_power_up = "low";
defparam \oInst[2]~I .output_register_mode = "none";
defparam \oInst[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[3]~I (
	.datain(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[3]));
// synopsys translate_off
defparam \oInst[3]~I .input_async_reset = "none";
defparam \oInst[3]~I .input_power_up = "low";
defparam \oInst[3]~I .input_register_mode = "none";
defparam \oInst[3]~I .input_sync_reset = "none";
defparam \oInst[3]~I .oe_async_reset = "none";
defparam \oInst[3]~I .oe_power_up = "low";
defparam \oInst[3]~I .oe_register_mode = "none";
defparam \oInst[3]~I .oe_sync_reset = "none";
defparam \oInst[3]~I .operation_mode = "output";
defparam \oInst[3]~I .output_async_reset = "none";
defparam \oInst[3]~I .output_power_up = "low";
defparam \oInst[3]~I .output_register_mode = "none";
defparam \oInst[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[4]~I (
	.datain(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[4]));
// synopsys translate_off
defparam \oInst[4]~I .input_async_reset = "none";
defparam \oInst[4]~I .input_power_up = "low";
defparam \oInst[4]~I .input_register_mode = "none";
defparam \oInst[4]~I .input_sync_reset = "none";
defparam \oInst[4]~I .oe_async_reset = "none";
defparam \oInst[4]~I .oe_power_up = "low";
defparam \oInst[4]~I .oe_register_mode = "none";
defparam \oInst[4]~I .oe_sync_reset = "none";
defparam \oInst[4]~I .operation_mode = "output";
defparam \oInst[4]~I .output_async_reset = "none";
defparam \oInst[4]~I .output_power_up = "low";
defparam \oInst[4]~I .output_register_mode = "none";
defparam \oInst[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[5]~I (
	.datain(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[5]));
// synopsys translate_off
defparam \oInst[5]~I .input_async_reset = "none";
defparam \oInst[5]~I .input_power_up = "low";
defparam \oInst[5]~I .input_register_mode = "none";
defparam \oInst[5]~I .input_sync_reset = "none";
defparam \oInst[5]~I .oe_async_reset = "none";
defparam \oInst[5]~I .oe_power_up = "low";
defparam \oInst[5]~I .oe_register_mode = "none";
defparam \oInst[5]~I .oe_sync_reset = "none";
defparam \oInst[5]~I .operation_mode = "output";
defparam \oInst[5]~I .output_async_reset = "none";
defparam \oInst[5]~I .output_power_up = "low";
defparam \oInst[5]~I .output_register_mode = "none";
defparam \oInst[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[6]~I (
	.datain(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[6]));
// synopsys translate_off
defparam \oInst[6]~I .input_async_reset = "none";
defparam \oInst[6]~I .input_power_up = "low";
defparam \oInst[6]~I .input_register_mode = "none";
defparam \oInst[6]~I .input_sync_reset = "none";
defparam \oInst[6]~I .oe_async_reset = "none";
defparam \oInst[6]~I .oe_power_up = "low";
defparam \oInst[6]~I .oe_register_mode = "none";
defparam \oInst[6]~I .oe_sync_reset = "none";
defparam \oInst[6]~I .operation_mode = "output";
defparam \oInst[6]~I .output_async_reset = "none";
defparam \oInst[6]~I .output_power_up = "low";
defparam \oInst[6]~I .output_register_mode = "none";
defparam \oInst[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[7]~I (
	.datain(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[7]));
// synopsys translate_off
defparam \oInst[7]~I .input_async_reset = "none";
defparam \oInst[7]~I .input_power_up = "low";
defparam \oInst[7]~I .input_register_mode = "none";
defparam \oInst[7]~I .input_sync_reset = "none";
defparam \oInst[7]~I .oe_async_reset = "none";
defparam \oInst[7]~I .oe_power_up = "low";
defparam \oInst[7]~I .oe_register_mode = "none";
defparam \oInst[7]~I .oe_sync_reset = "none";
defparam \oInst[7]~I .operation_mode = "output";
defparam \oInst[7]~I .output_async_reset = "none";
defparam \oInst[7]~I .output_power_up = "low";
defparam \oInst[7]~I .output_register_mode = "none";
defparam \oInst[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[0]~I (
	.datain(\TMP|Reg_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[0]));
// synopsys translate_off
defparam \oTMPREG[0]~I .input_async_reset = "none";
defparam \oTMPREG[0]~I .input_power_up = "low";
defparam \oTMPREG[0]~I .input_register_mode = "none";
defparam \oTMPREG[0]~I .input_sync_reset = "none";
defparam \oTMPREG[0]~I .oe_async_reset = "none";
defparam \oTMPREG[0]~I .oe_power_up = "low";
defparam \oTMPREG[0]~I .oe_register_mode = "none";
defparam \oTMPREG[0]~I .oe_sync_reset = "none";
defparam \oTMPREG[0]~I .operation_mode = "output";
defparam \oTMPREG[0]~I .output_async_reset = "none";
defparam \oTMPREG[0]~I .output_power_up = "low";
defparam \oTMPREG[0]~I .output_register_mode = "none";
defparam \oTMPREG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[1]~I (
	.datain(\TMP|Reg_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[1]));
// synopsys translate_off
defparam \oTMPREG[1]~I .input_async_reset = "none";
defparam \oTMPREG[1]~I .input_power_up = "low";
defparam \oTMPREG[1]~I .input_register_mode = "none";
defparam \oTMPREG[1]~I .input_sync_reset = "none";
defparam \oTMPREG[1]~I .oe_async_reset = "none";
defparam \oTMPREG[1]~I .oe_power_up = "low";
defparam \oTMPREG[1]~I .oe_register_mode = "none";
defparam \oTMPREG[1]~I .oe_sync_reset = "none";
defparam \oTMPREG[1]~I .operation_mode = "output";
defparam \oTMPREG[1]~I .output_async_reset = "none";
defparam \oTMPREG[1]~I .output_power_up = "low";
defparam \oTMPREG[1]~I .output_register_mode = "none";
defparam \oTMPREG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[2]~I (
	.datain(\TMP|Reg_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[2]));
// synopsys translate_off
defparam \oTMPREG[2]~I .input_async_reset = "none";
defparam \oTMPREG[2]~I .input_power_up = "low";
defparam \oTMPREG[2]~I .input_register_mode = "none";
defparam \oTMPREG[2]~I .input_sync_reset = "none";
defparam \oTMPREG[2]~I .oe_async_reset = "none";
defparam \oTMPREG[2]~I .oe_power_up = "low";
defparam \oTMPREG[2]~I .oe_register_mode = "none";
defparam \oTMPREG[2]~I .oe_sync_reset = "none";
defparam \oTMPREG[2]~I .operation_mode = "output";
defparam \oTMPREG[2]~I .output_async_reset = "none";
defparam \oTMPREG[2]~I .output_power_up = "low";
defparam \oTMPREG[2]~I .output_register_mode = "none";
defparam \oTMPREG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[3]~I (
	.datain(\TMP|Reg_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[3]));
// synopsys translate_off
defparam \oTMPREG[3]~I .input_async_reset = "none";
defparam \oTMPREG[3]~I .input_power_up = "low";
defparam \oTMPREG[3]~I .input_register_mode = "none";
defparam \oTMPREG[3]~I .input_sync_reset = "none";
defparam \oTMPREG[3]~I .oe_async_reset = "none";
defparam \oTMPREG[3]~I .oe_power_up = "low";
defparam \oTMPREG[3]~I .oe_register_mode = "none";
defparam \oTMPREG[3]~I .oe_sync_reset = "none";
defparam \oTMPREG[3]~I .operation_mode = "output";
defparam \oTMPREG[3]~I .output_async_reset = "none";
defparam \oTMPREG[3]~I .output_power_up = "low";
defparam \oTMPREG[3]~I .output_register_mode = "none";
defparam \oTMPREG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[4]~I (
	.datain(\TMP|Reg_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[4]));
// synopsys translate_off
defparam \oTMPREG[4]~I .input_async_reset = "none";
defparam \oTMPREG[4]~I .input_power_up = "low";
defparam \oTMPREG[4]~I .input_register_mode = "none";
defparam \oTMPREG[4]~I .input_sync_reset = "none";
defparam \oTMPREG[4]~I .oe_async_reset = "none";
defparam \oTMPREG[4]~I .oe_power_up = "low";
defparam \oTMPREG[4]~I .oe_register_mode = "none";
defparam \oTMPREG[4]~I .oe_sync_reset = "none";
defparam \oTMPREG[4]~I .operation_mode = "output";
defparam \oTMPREG[4]~I .output_async_reset = "none";
defparam \oTMPREG[4]~I .output_power_up = "low";
defparam \oTMPREG[4]~I .output_register_mode = "none";
defparam \oTMPREG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[5]~I (
	.datain(\TMP|Reg_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[5]));
// synopsys translate_off
defparam \oTMPREG[5]~I .input_async_reset = "none";
defparam \oTMPREG[5]~I .input_power_up = "low";
defparam \oTMPREG[5]~I .input_register_mode = "none";
defparam \oTMPREG[5]~I .input_sync_reset = "none";
defparam \oTMPREG[5]~I .oe_async_reset = "none";
defparam \oTMPREG[5]~I .oe_power_up = "low";
defparam \oTMPREG[5]~I .oe_register_mode = "none";
defparam \oTMPREG[5]~I .oe_sync_reset = "none";
defparam \oTMPREG[5]~I .operation_mode = "output";
defparam \oTMPREG[5]~I .output_async_reset = "none";
defparam \oTMPREG[5]~I .output_power_up = "low";
defparam \oTMPREG[5]~I .output_register_mode = "none";
defparam \oTMPREG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[6]~I (
	.datain(\TMP|Reg_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[6]));
// synopsys translate_off
defparam \oTMPREG[6]~I .input_async_reset = "none";
defparam \oTMPREG[6]~I .input_power_up = "low";
defparam \oTMPREG[6]~I .input_register_mode = "none";
defparam \oTMPREG[6]~I .input_sync_reset = "none";
defparam \oTMPREG[6]~I .oe_async_reset = "none";
defparam \oTMPREG[6]~I .oe_power_up = "low";
defparam \oTMPREG[6]~I .oe_register_mode = "none";
defparam \oTMPREG[6]~I .oe_sync_reset = "none";
defparam \oTMPREG[6]~I .operation_mode = "output";
defparam \oTMPREG[6]~I .output_async_reset = "none";
defparam \oTMPREG[6]~I .output_power_up = "low";
defparam \oTMPREG[6]~I .output_register_mode = "none";
defparam \oTMPREG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[7]~I (
	.datain(\TMP|Reg_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[7]));
// synopsys translate_off
defparam \oTMPREG[7]~I .input_async_reset = "none";
defparam \oTMPREG[7]~I .input_power_up = "low";
defparam \oTMPREG[7]~I .input_register_mode = "none";
defparam \oTMPREG[7]~I .input_sync_reset = "none";
defparam \oTMPREG[7]~I .oe_async_reset = "none";
defparam \oTMPREG[7]~I .oe_power_up = "low";
defparam \oTMPREG[7]~I .oe_register_mode = "none";
defparam \oTMPREG[7]~I .oe_sync_reset = "none";
defparam \oTMPREG[7]~I .operation_mode = "output";
defparam \oTMPREG[7]~I .output_async_reset = "none";
defparam \oTMPREG[7]~I .output_power_up = "low";
defparam \oTMPREG[7]~I .output_register_mode = "none";
defparam \oTMPREG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[0]~I (
	.datain(\B|Reg_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[0]));
// synopsys translate_off
defparam \oBReg[0]~I .input_async_reset = "none";
defparam \oBReg[0]~I .input_power_up = "low";
defparam \oBReg[0]~I .input_register_mode = "none";
defparam \oBReg[0]~I .input_sync_reset = "none";
defparam \oBReg[0]~I .oe_async_reset = "none";
defparam \oBReg[0]~I .oe_power_up = "low";
defparam \oBReg[0]~I .oe_register_mode = "none";
defparam \oBReg[0]~I .oe_sync_reset = "none";
defparam \oBReg[0]~I .operation_mode = "output";
defparam \oBReg[0]~I .output_async_reset = "none";
defparam \oBReg[0]~I .output_power_up = "low";
defparam \oBReg[0]~I .output_register_mode = "none";
defparam \oBReg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[1]~I (
	.datain(\B|Reg_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[1]));
// synopsys translate_off
defparam \oBReg[1]~I .input_async_reset = "none";
defparam \oBReg[1]~I .input_power_up = "low";
defparam \oBReg[1]~I .input_register_mode = "none";
defparam \oBReg[1]~I .input_sync_reset = "none";
defparam \oBReg[1]~I .oe_async_reset = "none";
defparam \oBReg[1]~I .oe_power_up = "low";
defparam \oBReg[1]~I .oe_register_mode = "none";
defparam \oBReg[1]~I .oe_sync_reset = "none";
defparam \oBReg[1]~I .operation_mode = "output";
defparam \oBReg[1]~I .output_async_reset = "none";
defparam \oBReg[1]~I .output_power_up = "low";
defparam \oBReg[1]~I .output_register_mode = "none";
defparam \oBReg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[2]~I (
	.datain(\B|Reg_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[2]));
// synopsys translate_off
defparam \oBReg[2]~I .input_async_reset = "none";
defparam \oBReg[2]~I .input_power_up = "low";
defparam \oBReg[2]~I .input_register_mode = "none";
defparam \oBReg[2]~I .input_sync_reset = "none";
defparam \oBReg[2]~I .oe_async_reset = "none";
defparam \oBReg[2]~I .oe_power_up = "low";
defparam \oBReg[2]~I .oe_register_mode = "none";
defparam \oBReg[2]~I .oe_sync_reset = "none";
defparam \oBReg[2]~I .operation_mode = "output";
defparam \oBReg[2]~I .output_async_reset = "none";
defparam \oBReg[2]~I .output_power_up = "low";
defparam \oBReg[2]~I .output_register_mode = "none";
defparam \oBReg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[3]~I (
	.datain(\B|Reg_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[3]));
// synopsys translate_off
defparam \oBReg[3]~I .input_async_reset = "none";
defparam \oBReg[3]~I .input_power_up = "low";
defparam \oBReg[3]~I .input_register_mode = "none";
defparam \oBReg[3]~I .input_sync_reset = "none";
defparam \oBReg[3]~I .oe_async_reset = "none";
defparam \oBReg[3]~I .oe_power_up = "low";
defparam \oBReg[3]~I .oe_register_mode = "none";
defparam \oBReg[3]~I .oe_sync_reset = "none";
defparam \oBReg[3]~I .operation_mode = "output";
defparam \oBReg[3]~I .output_async_reset = "none";
defparam \oBReg[3]~I .output_power_up = "low";
defparam \oBReg[3]~I .output_register_mode = "none";
defparam \oBReg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[4]~I (
	.datain(\B|Reg_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[4]));
// synopsys translate_off
defparam \oBReg[4]~I .input_async_reset = "none";
defparam \oBReg[4]~I .input_power_up = "low";
defparam \oBReg[4]~I .input_register_mode = "none";
defparam \oBReg[4]~I .input_sync_reset = "none";
defparam \oBReg[4]~I .oe_async_reset = "none";
defparam \oBReg[4]~I .oe_power_up = "low";
defparam \oBReg[4]~I .oe_register_mode = "none";
defparam \oBReg[4]~I .oe_sync_reset = "none";
defparam \oBReg[4]~I .operation_mode = "output";
defparam \oBReg[4]~I .output_async_reset = "none";
defparam \oBReg[4]~I .output_power_up = "low";
defparam \oBReg[4]~I .output_register_mode = "none";
defparam \oBReg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[5]~I (
	.datain(\B|Reg_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[5]));
// synopsys translate_off
defparam \oBReg[5]~I .input_async_reset = "none";
defparam \oBReg[5]~I .input_power_up = "low";
defparam \oBReg[5]~I .input_register_mode = "none";
defparam \oBReg[5]~I .input_sync_reset = "none";
defparam \oBReg[5]~I .oe_async_reset = "none";
defparam \oBReg[5]~I .oe_power_up = "low";
defparam \oBReg[5]~I .oe_register_mode = "none";
defparam \oBReg[5]~I .oe_sync_reset = "none";
defparam \oBReg[5]~I .operation_mode = "output";
defparam \oBReg[5]~I .output_async_reset = "none";
defparam \oBReg[5]~I .output_power_up = "low";
defparam \oBReg[5]~I .output_register_mode = "none";
defparam \oBReg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[6]~I (
	.datain(\B|Reg_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[6]));
// synopsys translate_off
defparam \oBReg[6]~I .input_async_reset = "none";
defparam \oBReg[6]~I .input_power_up = "low";
defparam \oBReg[6]~I .input_register_mode = "none";
defparam \oBReg[6]~I .input_sync_reset = "none";
defparam \oBReg[6]~I .oe_async_reset = "none";
defparam \oBReg[6]~I .oe_power_up = "low";
defparam \oBReg[6]~I .oe_register_mode = "none";
defparam \oBReg[6]~I .oe_sync_reset = "none";
defparam \oBReg[6]~I .operation_mode = "output";
defparam \oBReg[6]~I .output_async_reset = "none";
defparam \oBReg[6]~I .output_power_up = "low";
defparam \oBReg[6]~I .output_register_mode = "none";
defparam \oBReg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[7]~I (
	.datain(\B|Reg_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[7]));
// synopsys translate_off
defparam \oBReg[7]~I .input_async_reset = "none";
defparam \oBReg[7]~I .input_power_up = "low";
defparam \oBReg[7]~I .input_register_mode = "none";
defparam \oBReg[7]~I .input_sync_reset = "none";
defparam \oBReg[7]~I .oe_async_reset = "none";
defparam \oBReg[7]~I .oe_power_up = "low";
defparam \oBReg[7]~I .oe_register_mode = "none";
defparam \oBReg[7]~I .oe_sync_reset = "none";
defparam \oBReg[7]~I .operation_mode = "output";
defparam \oBReg[7]~I .output_async_reset = "none";
defparam \oBReg[7]~I .output_power_up = "low";
defparam \oBReg[7]~I .output_register_mode = "none";
defparam \oBReg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[0]~I (
	.datain(\C|Reg_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[0]));
// synopsys translate_off
defparam \oCReg[0]~I .input_async_reset = "none";
defparam \oCReg[0]~I .input_power_up = "low";
defparam \oCReg[0]~I .input_register_mode = "none";
defparam \oCReg[0]~I .input_sync_reset = "none";
defparam \oCReg[0]~I .oe_async_reset = "none";
defparam \oCReg[0]~I .oe_power_up = "low";
defparam \oCReg[0]~I .oe_register_mode = "none";
defparam \oCReg[0]~I .oe_sync_reset = "none";
defparam \oCReg[0]~I .operation_mode = "output";
defparam \oCReg[0]~I .output_async_reset = "none";
defparam \oCReg[0]~I .output_power_up = "low";
defparam \oCReg[0]~I .output_register_mode = "none";
defparam \oCReg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[1]~I (
	.datain(\C|Reg_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[1]));
// synopsys translate_off
defparam \oCReg[1]~I .input_async_reset = "none";
defparam \oCReg[1]~I .input_power_up = "low";
defparam \oCReg[1]~I .input_register_mode = "none";
defparam \oCReg[1]~I .input_sync_reset = "none";
defparam \oCReg[1]~I .oe_async_reset = "none";
defparam \oCReg[1]~I .oe_power_up = "low";
defparam \oCReg[1]~I .oe_register_mode = "none";
defparam \oCReg[1]~I .oe_sync_reset = "none";
defparam \oCReg[1]~I .operation_mode = "output";
defparam \oCReg[1]~I .output_async_reset = "none";
defparam \oCReg[1]~I .output_power_up = "low";
defparam \oCReg[1]~I .output_register_mode = "none";
defparam \oCReg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[2]~I (
	.datain(\C|Reg_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[2]));
// synopsys translate_off
defparam \oCReg[2]~I .input_async_reset = "none";
defparam \oCReg[2]~I .input_power_up = "low";
defparam \oCReg[2]~I .input_register_mode = "none";
defparam \oCReg[2]~I .input_sync_reset = "none";
defparam \oCReg[2]~I .oe_async_reset = "none";
defparam \oCReg[2]~I .oe_power_up = "low";
defparam \oCReg[2]~I .oe_register_mode = "none";
defparam \oCReg[2]~I .oe_sync_reset = "none";
defparam \oCReg[2]~I .operation_mode = "output";
defparam \oCReg[2]~I .output_async_reset = "none";
defparam \oCReg[2]~I .output_power_up = "low";
defparam \oCReg[2]~I .output_register_mode = "none";
defparam \oCReg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[3]~I (
	.datain(\C|Reg_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[3]));
// synopsys translate_off
defparam \oCReg[3]~I .input_async_reset = "none";
defparam \oCReg[3]~I .input_power_up = "low";
defparam \oCReg[3]~I .input_register_mode = "none";
defparam \oCReg[3]~I .input_sync_reset = "none";
defparam \oCReg[3]~I .oe_async_reset = "none";
defparam \oCReg[3]~I .oe_power_up = "low";
defparam \oCReg[3]~I .oe_register_mode = "none";
defparam \oCReg[3]~I .oe_sync_reset = "none";
defparam \oCReg[3]~I .operation_mode = "output";
defparam \oCReg[3]~I .output_async_reset = "none";
defparam \oCReg[3]~I .output_power_up = "low";
defparam \oCReg[3]~I .output_register_mode = "none";
defparam \oCReg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[4]~I (
	.datain(\C|Reg_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[4]));
// synopsys translate_off
defparam \oCReg[4]~I .input_async_reset = "none";
defparam \oCReg[4]~I .input_power_up = "low";
defparam \oCReg[4]~I .input_register_mode = "none";
defparam \oCReg[4]~I .input_sync_reset = "none";
defparam \oCReg[4]~I .oe_async_reset = "none";
defparam \oCReg[4]~I .oe_power_up = "low";
defparam \oCReg[4]~I .oe_register_mode = "none";
defparam \oCReg[4]~I .oe_sync_reset = "none";
defparam \oCReg[4]~I .operation_mode = "output";
defparam \oCReg[4]~I .output_async_reset = "none";
defparam \oCReg[4]~I .output_power_up = "low";
defparam \oCReg[4]~I .output_register_mode = "none";
defparam \oCReg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[5]~I (
	.datain(\C|Reg_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[5]));
// synopsys translate_off
defparam \oCReg[5]~I .input_async_reset = "none";
defparam \oCReg[5]~I .input_power_up = "low";
defparam \oCReg[5]~I .input_register_mode = "none";
defparam \oCReg[5]~I .input_sync_reset = "none";
defparam \oCReg[5]~I .oe_async_reset = "none";
defparam \oCReg[5]~I .oe_power_up = "low";
defparam \oCReg[5]~I .oe_register_mode = "none";
defparam \oCReg[5]~I .oe_sync_reset = "none";
defparam \oCReg[5]~I .operation_mode = "output";
defparam \oCReg[5]~I .output_async_reset = "none";
defparam \oCReg[5]~I .output_power_up = "low";
defparam \oCReg[5]~I .output_register_mode = "none";
defparam \oCReg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[6]~I (
	.datain(\C|Reg_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[6]));
// synopsys translate_off
defparam \oCReg[6]~I .input_async_reset = "none";
defparam \oCReg[6]~I .input_power_up = "low";
defparam \oCReg[6]~I .input_register_mode = "none";
defparam \oCReg[6]~I .input_sync_reset = "none";
defparam \oCReg[6]~I .oe_async_reset = "none";
defparam \oCReg[6]~I .oe_power_up = "low";
defparam \oCReg[6]~I .oe_register_mode = "none";
defparam \oCReg[6]~I .oe_sync_reset = "none";
defparam \oCReg[6]~I .operation_mode = "output";
defparam \oCReg[6]~I .output_async_reset = "none";
defparam \oCReg[6]~I .output_power_up = "low";
defparam \oCReg[6]~I .output_register_mode = "none";
defparam \oCReg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[7]~I (
	.datain(\C|Reg_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[7]));
// synopsys translate_off
defparam \oCReg[7]~I .input_async_reset = "none";
defparam \oCReg[7]~I .input_power_up = "low";
defparam \oCReg[7]~I .input_register_mode = "none";
defparam \oCReg[7]~I .input_sync_reset = "none";
defparam \oCReg[7]~I .oe_async_reset = "none";
defparam \oCReg[7]~I .oe_power_up = "low";
defparam \oCReg[7]~I .oe_register_mode = "none";
defparam \oCReg[7]~I .oe_sync_reset = "none";
defparam \oCReg[7]~I .operation_mode = "output";
defparam \oCReg[7]~I .output_async_reset = "none";
defparam \oCReg[7]~I .output_power_up = "low";
defparam \oCReg[7]~I .output_register_mode = "none";
defparam \oCReg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[0]~I (
	.datain(\Acc|Acc_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[0]));
// synopsys translate_off
defparam \oAcc[0]~I .input_async_reset = "none";
defparam \oAcc[0]~I .input_power_up = "low";
defparam \oAcc[0]~I .input_register_mode = "none";
defparam \oAcc[0]~I .input_sync_reset = "none";
defparam \oAcc[0]~I .oe_async_reset = "none";
defparam \oAcc[0]~I .oe_power_up = "low";
defparam \oAcc[0]~I .oe_register_mode = "none";
defparam \oAcc[0]~I .oe_sync_reset = "none";
defparam \oAcc[0]~I .operation_mode = "output";
defparam \oAcc[0]~I .output_async_reset = "none";
defparam \oAcc[0]~I .output_power_up = "low";
defparam \oAcc[0]~I .output_register_mode = "none";
defparam \oAcc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[1]~I (
	.datain(\Acc|Acc_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[1]));
// synopsys translate_off
defparam \oAcc[1]~I .input_async_reset = "none";
defparam \oAcc[1]~I .input_power_up = "low";
defparam \oAcc[1]~I .input_register_mode = "none";
defparam \oAcc[1]~I .input_sync_reset = "none";
defparam \oAcc[1]~I .oe_async_reset = "none";
defparam \oAcc[1]~I .oe_power_up = "low";
defparam \oAcc[1]~I .oe_register_mode = "none";
defparam \oAcc[1]~I .oe_sync_reset = "none";
defparam \oAcc[1]~I .operation_mode = "output";
defparam \oAcc[1]~I .output_async_reset = "none";
defparam \oAcc[1]~I .output_power_up = "low";
defparam \oAcc[1]~I .output_register_mode = "none";
defparam \oAcc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[2]~I (
	.datain(\Acc|Acc_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[2]));
// synopsys translate_off
defparam \oAcc[2]~I .input_async_reset = "none";
defparam \oAcc[2]~I .input_power_up = "low";
defparam \oAcc[2]~I .input_register_mode = "none";
defparam \oAcc[2]~I .input_sync_reset = "none";
defparam \oAcc[2]~I .oe_async_reset = "none";
defparam \oAcc[2]~I .oe_power_up = "low";
defparam \oAcc[2]~I .oe_register_mode = "none";
defparam \oAcc[2]~I .oe_sync_reset = "none";
defparam \oAcc[2]~I .operation_mode = "output";
defparam \oAcc[2]~I .output_async_reset = "none";
defparam \oAcc[2]~I .output_power_up = "low";
defparam \oAcc[2]~I .output_register_mode = "none";
defparam \oAcc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[3]~I (
	.datain(\Acc|Acc_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[3]));
// synopsys translate_off
defparam \oAcc[3]~I .input_async_reset = "none";
defparam \oAcc[3]~I .input_power_up = "low";
defparam \oAcc[3]~I .input_register_mode = "none";
defparam \oAcc[3]~I .input_sync_reset = "none";
defparam \oAcc[3]~I .oe_async_reset = "none";
defparam \oAcc[3]~I .oe_power_up = "low";
defparam \oAcc[3]~I .oe_register_mode = "none";
defparam \oAcc[3]~I .oe_sync_reset = "none";
defparam \oAcc[3]~I .operation_mode = "output";
defparam \oAcc[3]~I .output_async_reset = "none";
defparam \oAcc[3]~I .output_power_up = "low";
defparam \oAcc[3]~I .output_register_mode = "none";
defparam \oAcc[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[4]~I (
	.datain(\Acc|Acc_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[4]));
// synopsys translate_off
defparam \oAcc[4]~I .input_async_reset = "none";
defparam \oAcc[4]~I .input_power_up = "low";
defparam \oAcc[4]~I .input_register_mode = "none";
defparam \oAcc[4]~I .input_sync_reset = "none";
defparam \oAcc[4]~I .oe_async_reset = "none";
defparam \oAcc[4]~I .oe_power_up = "low";
defparam \oAcc[4]~I .oe_register_mode = "none";
defparam \oAcc[4]~I .oe_sync_reset = "none";
defparam \oAcc[4]~I .operation_mode = "output";
defparam \oAcc[4]~I .output_async_reset = "none";
defparam \oAcc[4]~I .output_power_up = "low";
defparam \oAcc[4]~I .output_register_mode = "none";
defparam \oAcc[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[5]~I (
	.datain(\Acc|Acc_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[5]));
// synopsys translate_off
defparam \oAcc[5]~I .input_async_reset = "none";
defparam \oAcc[5]~I .input_power_up = "low";
defparam \oAcc[5]~I .input_register_mode = "none";
defparam \oAcc[5]~I .input_sync_reset = "none";
defparam \oAcc[5]~I .oe_async_reset = "none";
defparam \oAcc[5]~I .oe_power_up = "low";
defparam \oAcc[5]~I .oe_register_mode = "none";
defparam \oAcc[5]~I .oe_sync_reset = "none";
defparam \oAcc[5]~I .operation_mode = "output";
defparam \oAcc[5]~I .output_async_reset = "none";
defparam \oAcc[5]~I .output_power_up = "low";
defparam \oAcc[5]~I .output_register_mode = "none";
defparam \oAcc[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[6]~I (
	.datain(\Acc|Acc_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[6]));
// synopsys translate_off
defparam \oAcc[6]~I .input_async_reset = "none";
defparam \oAcc[6]~I .input_power_up = "low";
defparam \oAcc[6]~I .input_register_mode = "none";
defparam \oAcc[6]~I .input_sync_reset = "none";
defparam \oAcc[6]~I .oe_async_reset = "none";
defparam \oAcc[6]~I .oe_power_up = "low";
defparam \oAcc[6]~I .oe_register_mode = "none";
defparam \oAcc[6]~I .oe_sync_reset = "none";
defparam \oAcc[6]~I .operation_mode = "output";
defparam \oAcc[6]~I .output_async_reset = "none";
defparam \oAcc[6]~I .output_power_up = "low";
defparam \oAcc[6]~I .output_register_mode = "none";
defparam \oAcc[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[7]~I (
	.datain(\Acc|Acc_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[7]));
// synopsys translate_off
defparam \oAcc[7]~I .input_async_reset = "none";
defparam \oAcc[7]~I .input_power_up = "low";
defparam \oAcc[7]~I .input_register_mode = "none";
defparam \oAcc[7]~I .input_sync_reset = "none";
defparam \oAcc[7]~I .oe_async_reset = "none";
defparam \oAcc[7]~I .oe_power_up = "low";
defparam \oAcc[7]~I .oe_register_mode = "none";
defparam \oAcc[7]~I .oe_sync_reset = "none";
defparam \oAcc[7]~I .operation_mode = "output";
defparam \oAcc[7]~I .output_async_reset = "none";
defparam \oAcc[7]~I .output_power_up = "low";
defparam \oAcc[7]~I .output_register_mode = "none";
defparam \oAcc[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFlag[0]~I (
	.datain(\ALU|outZeroFlag~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFlag[0]));
// synopsys translate_off
defparam \oFlag[0]~I .input_async_reset = "none";
defparam \oFlag[0]~I .input_power_up = "low";
defparam \oFlag[0]~I .input_register_mode = "none";
defparam \oFlag[0]~I .input_sync_reset = "none";
defparam \oFlag[0]~I .oe_async_reset = "none";
defparam \oFlag[0]~I .oe_power_up = "low";
defparam \oFlag[0]~I .oe_register_mode = "none";
defparam \oFlag[0]~I .oe_sync_reset = "none";
defparam \oFlag[0]~I .operation_mode = "output";
defparam \oFlag[0]~I .output_async_reset = "none";
defparam \oFlag[0]~I .output_power_up = "low";
defparam \oFlag[0]~I .output_register_mode = "none";
defparam \oFlag[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFlag[1]~I (
	.datain(\ALU|outSignFlag~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFlag[1]));
// synopsys translate_off
defparam \oFlag[1]~I .input_async_reset = "none";
defparam \oFlag[1]~I .input_power_up = "low";
defparam \oFlag[1]~I .input_register_mode = "none";
defparam \oFlag[1]~I .input_sync_reset = "none";
defparam \oFlag[1]~I .oe_async_reset = "none";
defparam \oFlag[1]~I .oe_power_up = "low";
defparam \oFlag[1]~I .oe_register_mode = "none";
defparam \oFlag[1]~I .oe_sync_reset = "none";
defparam \oFlag[1]~I .operation_mode = "output";
defparam \oFlag[1]~I .output_async_reset = "none";
defparam \oFlag[1]~I .output_power_up = "low";
defparam \oFlag[1]~I .output_register_mode = "none";
defparam \oFlag[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEp~I (
	.datain(\ControllerSequencer|ControlMatrix|oEp~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEp));
// synopsys translate_off
defparam \oEp~I .input_async_reset = "none";
defparam \oEp~I .input_power_up = "low";
defparam \oEp~I .input_register_mode = "none";
defparam \oEp~I .input_sync_reset = "none";
defparam \oEp~I .oe_async_reset = "none";
defparam \oEp~I .oe_power_up = "low";
defparam \oEp~I .oe_register_mode = "none";
defparam \oEp~I .oe_sync_reset = "none";
defparam \oEp~I .operation_mode = "output";
defparam \oEp~I .output_async_reset = "none";
defparam \oEp~I .output_power_up = "low";
defparam \oEp~I .output_register_mode = "none";
defparam \oEp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCp~I (
	.datain(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCp));
// synopsys translate_off
defparam \oCp~I .input_async_reset = "none";
defparam \oCp~I .input_power_up = "low";
defparam \oCp~I .input_register_mode = "none";
defparam \oCp~I .input_sync_reset = "none";
defparam \oCp~I .oe_async_reset = "none";
defparam \oCp~I .oe_power_up = "low";
defparam \oCp~I .oe_register_mode = "none";
defparam \oCp~I .oe_sync_reset = "none";
defparam \oCp~I .operation_mode = "output";
defparam \oCp~I .output_async_reset = "none";
defparam \oCp~I .output_power_up = "low";
defparam \oCp~I .output_register_mode = "none";
defparam \oCp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLi~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLi));
// synopsys translate_off
defparam \oLi~I .input_async_reset = "none";
defparam \oLi~I .input_power_up = "low";
defparam \oLi~I .input_register_mode = "none";
defparam \oLi~I .input_sync_reset = "none";
defparam \oLi~I .oe_async_reset = "none";
defparam \oLi~I .oe_power_up = "low";
defparam \oLi~I .oe_register_mode = "none";
defparam \oLi~I .oe_sync_reset = "none";
defparam \oLi~I .operation_mode = "output";
defparam \oLi~I .output_async_reset = "none";
defparam \oLi~I .output_power_up = "low";
defparam \oLi~I .output_register_mode = "none";
defparam \oLi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHLT~I (
	.datain(\ControllerSequencer|InstructionDecoder|Equal6~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHLT));
// synopsys translate_off
defparam \oHLT~I .input_async_reset = "none";
defparam \oHLT~I .input_power_up = "low";
defparam \oHLT~I .input_register_mode = "none";
defparam \oHLT~I .input_sync_reset = "none";
defparam \oHLT~I .oe_async_reset = "none";
defparam \oHLT~I .oe_power_up = "low";
defparam \oHLT~I .oe_register_mode = "none";
defparam \oHLT~I .oe_sync_reset = "none";
defparam \oHLT~I .operation_mode = "output";
defparam \oHLT~I .output_async_reset = "none";
defparam \oHLT~I .output_power_up = "low";
defparam \oHLT~I .output_register_mode = "none";
defparam \oHLT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCLK~I (
	.datain(\nCLK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCLK));
// synopsys translate_off
defparam \oCLK~I .input_async_reset = "none";
defparam \oCLK~I .input_power_up = "low";
defparam \oCLK~I .input_register_mode = "none";
defparam \oCLK~I .input_sync_reset = "none";
defparam \oCLK~I .oe_async_reset = "none";
defparam \oCLK~I .oe_power_up = "low";
defparam \oCLK~I .oe_register_mode = "none";
defparam \oCLK~I .oe_sync_reset = "none";
defparam \oCLK~I .operation_mode = "output";
defparam \oCLK~I .output_async_reset = "none";
defparam \oCLK~I .output_power_up = "low";
defparam \oCLK~I .output_register_mode = "none";
defparam \oCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[0]~I (
	.datain(!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[0]));
// synopsys translate_off
defparam \oTstate[0]~I .input_async_reset = "none";
defparam \oTstate[0]~I .input_power_up = "low";
defparam \oTstate[0]~I .input_register_mode = "none";
defparam \oTstate[0]~I .input_sync_reset = "none";
defparam \oTstate[0]~I .oe_async_reset = "none";
defparam \oTstate[0]~I .oe_power_up = "low";
defparam \oTstate[0]~I .oe_register_mode = "none";
defparam \oTstate[0]~I .oe_sync_reset = "none";
defparam \oTstate[0]~I .operation_mode = "output";
defparam \oTstate[0]~I .output_async_reset = "none";
defparam \oTstate[0]~I .output_power_up = "low";
defparam \oTstate[0]~I .output_register_mode = "none";
defparam \oTstate[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[1]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[1]));
// synopsys translate_off
defparam \oTstate[1]~I .input_async_reset = "none";
defparam \oTstate[1]~I .input_power_up = "low";
defparam \oTstate[1]~I .input_register_mode = "none";
defparam \oTstate[1]~I .input_sync_reset = "none";
defparam \oTstate[1]~I .oe_async_reset = "none";
defparam \oTstate[1]~I .oe_power_up = "low";
defparam \oTstate[1]~I .oe_register_mode = "none";
defparam \oTstate[1]~I .oe_sync_reset = "none";
defparam \oTstate[1]~I .operation_mode = "output";
defparam \oTstate[1]~I .output_async_reset = "none";
defparam \oTstate[1]~I .output_power_up = "low";
defparam \oTstate[1]~I .output_register_mode = "none";
defparam \oTstate[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[2]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[2]));
// synopsys translate_off
defparam \oTstate[2]~I .input_async_reset = "none";
defparam \oTstate[2]~I .input_power_up = "low";
defparam \oTstate[2]~I .input_register_mode = "none";
defparam \oTstate[2]~I .input_sync_reset = "none";
defparam \oTstate[2]~I .oe_async_reset = "none";
defparam \oTstate[2]~I .oe_power_up = "low";
defparam \oTstate[2]~I .oe_register_mode = "none";
defparam \oTstate[2]~I .oe_sync_reset = "none";
defparam \oTstate[2]~I .operation_mode = "output";
defparam \oTstate[2]~I .output_async_reset = "none";
defparam \oTstate[2]~I .output_power_up = "low";
defparam \oTstate[2]~I .output_register_mode = "none";
defparam \oTstate[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[3]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[3]));
// synopsys translate_off
defparam \oTstate[3]~I .input_async_reset = "none";
defparam \oTstate[3]~I .input_power_up = "low";
defparam \oTstate[3]~I .input_register_mode = "none";
defparam \oTstate[3]~I .input_sync_reset = "none";
defparam \oTstate[3]~I .oe_async_reset = "none";
defparam \oTstate[3]~I .oe_power_up = "low";
defparam \oTstate[3]~I .oe_register_mode = "none";
defparam \oTstate[3]~I .oe_sync_reset = "none";
defparam \oTstate[3]~I .operation_mode = "output";
defparam \oTstate[3]~I .output_async_reset = "none";
defparam \oTstate[3]~I .output_power_up = "low";
defparam \oTstate[3]~I .output_register_mode = "none";
defparam \oTstate[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[4]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[4]));
// synopsys translate_off
defparam \oTstate[4]~I .input_async_reset = "none";
defparam \oTstate[4]~I .input_power_up = "low";
defparam \oTstate[4]~I .input_register_mode = "none";
defparam \oTstate[4]~I .input_sync_reset = "none";
defparam \oTstate[4]~I .oe_async_reset = "none";
defparam \oTstate[4]~I .oe_power_up = "low";
defparam \oTstate[4]~I .oe_register_mode = "none";
defparam \oTstate[4]~I .oe_sync_reset = "none";
defparam \oTstate[4]~I .operation_mode = "output";
defparam \oTstate[4]~I .output_async_reset = "none";
defparam \oTstate[4]~I .output_power_up = "low";
defparam \oTstate[4]~I .output_register_mode = "none";
defparam \oTstate[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[5]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[5]));
// synopsys translate_off
defparam \oTstate[5]~I .input_async_reset = "none";
defparam \oTstate[5]~I .input_power_up = "low";
defparam \oTstate[5]~I .input_register_mode = "none";
defparam \oTstate[5]~I .input_sync_reset = "none";
defparam \oTstate[5]~I .oe_async_reset = "none";
defparam \oTstate[5]~I .oe_power_up = "low";
defparam \oTstate[5]~I .oe_register_mode = "none";
defparam \oTstate[5]~I .oe_sync_reset = "none";
defparam \oTstate[5]~I .operation_mode = "output";
defparam \oTstate[5]~I .output_async_reset = "none";
defparam \oTstate[5]~I .output_power_up = "low";
defparam \oTstate[5]~I .output_register_mode = "none";
defparam \oTstate[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[6]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[6]));
// synopsys translate_off
defparam \oTstate[6]~I .input_async_reset = "none";
defparam \oTstate[6]~I .input_power_up = "low";
defparam \oTstate[6]~I .input_register_mode = "none";
defparam \oTstate[6]~I .input_sync_reset = "none";
defparam \oTstate[6]~I .oe_async_reset = "none";
defparam \oTstate[6]~I .oe_power_up = "low";
defparam \oTstate[6]~I .oe_register_mode = "none";
defparam \oTstate[6]~I .oe_sync_reset = "none";
defparam \oTstate[6]~I .operation_mode = "output";
defparam \oTstate[6]~I .output_async_reset = "none";
defparam \oTstate[6]~I .output_power_up = "low";
defparam \oTstate[6]~I .output_register_mode = "none";
defparam \oTstate[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[7]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[7]));
// synopsys translate_off
defparam \oTstate[7]~I .input_async_reset = "none";
defparam \oTstate[7]~I .input_power_up = "low";
defparam \oTstate[7]~I .input_register_mode = "none";
defparam \oTstate[7]~I .input_sync_reset = "none";
defparam \oTstate[7]~I .oe_async_reset = "none";
defparam \oTstate[7]~I .oe_power_up = "low";
defparam \oTstate[7]~I .oe_register_mode = "none";
defparam \oTstate[7]~I .oe_sync_reset = "none";
defparam \oTstate[7]~I .operation_mode = "output";
defparam \oTstate[7]~I .output_async_reset = "none";
defparam \oTstate[7]~I .output_power_up = "low";
defparam \oTstate[7]~I .output_register_mode = "none";
defparam \oTstate[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[8]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[8]));
// synopsys translate_off
defparam \oTstate[8]~I .input_async_reset = "none";
defparam \oTstate[8]~I .input_power_up = "low";
defparam \oTstate[8]~I .input_register_mode = "none";
defparam \oTstate[8]~I .input_sync_reset = "none";
defparam \oTstate[8]~I .oe_async_reset = "none";
defparam \oTstate[8]~I .oe_power_up = "low";
defparam \oTstate[8]~I .oe_register_mode = "none";
defparam \oTstate[8]~I .oe_sync_reset = "none";
defparam \oTstate[8]~I .operation_mode = "output";
defparam \oTstate[8]~I .output_async_reset = "none";
defparam \oTstate[8]~I .output_power_up = "low";
defparam \oTstate[8]~I .output_register_mode = "none";
defparam \oTstate[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[9]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[9]));
// synopsys translate_off
defparam \oTstate[9]~I .input_async_reset = "none";
defparam \oTstate[9]~I .input_power_up = "low";
defparam \oTstate[9]~I .input_register_mode = "none";
defparam \oTstate[9]~I .input_sync_reset = "none";
defparam \oTstate[9]~I .oe_async_reset = "none";
defparam \oTstate[9]~I .oe_power_up = "low";
defparam \oTstate[9]~I .oe_register_mode = "none";
defparam \oTstate[9]~I .oe_sync_reset = "none";
defparam \oTstate[9]~I .operation_mode = "output";
defparam \oTstate[9]~I .output_async_reset = "none";
defparam \oTstate[9]~I .output_power_up = "low";
defparam \oTstate[9]~I .output_register_mode = "none";
defparam \oTstate[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[10]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[10]));
// synopsys translate_off
defparam \oTstate[10]~I .input_async_reset = "none";
defparam \oTstate[10]~I .input_power_up = "low";
defparam \oTstate[10]~I .input_register_mode = "none";
defparam \oTstate[10]~I .input_sync_reset = "none";
defparam \oTstate[10]~I .oe_async_reset = "none";
defparam \oTstate[10]~I .oe_power_up = "low";
defparam \oTstate[10]~I .oe_register_mode = "none";
defparam \oTstate[10]~I .oe_sync_reset = "none";
defparam \oTstate[10]~I .operation_mode = "output";
defparam \oTstate[10]~I .output_async_reset = "none";
defparam \oTstate[10]~I .output_power_up = "low";
defparam \oTstate[10]~I .output_register_mode = "none";
defparam \oTstate[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[11]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[11]));
// synopsys translate_off
defparam \oTstate[11]~I .input_async_reset = "none";
defparam \oTstate[11]~I .input_power_up = "low";
defparam \oTstate[11]~I .input_register_mode = "none";
defparam \oTstate[11]~I .input_sync_reset = "none";
defparam \oTstate[11]~I .oe_async_reset = "none";
defparam \oTstate[11]~I .oe_power_up = "low";
defparam \oTstate[11]~I .oe_register_mode = "none";
defparam \oTstate[11]~I .oe_sync_reset = "none";
defparam \oTstate[11]~I .operation_mode = "output";
defparam \oTstate[11]~I .output_async_reset = "none";
defparam \oTstate[11]~I .output_power_up = "low";
defparam \oTstate[11]~I .output_register_mode = "none";
defparam \oTstate[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[12]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[12]));
// synopsys translate_off
defparam \oTstate[12]~I .input_async_reset = "none";
defparam \oTstate[12]~I .input_power_up = "low";
defparam \oTstate[12]~I .input_register_mode = "none";
defparam \oTstate[12]~I .input_sync_reset = "none";
defparam \oTstate[12]~I .oe_async_reset = "none";
defparam \oTstate[12]~I .oe_power_up = "low";
defparam \oTstate[12]~I .oe_register_mode = "none";
defparam \oTstate[12]~I .oe_sync_reset = "none";
defparam \oTstate[12]~I .operation_mode = "output";
defparam \oTstate[12]~I .output_async_reset = "none";
defparam \oTstate[12]~I .output_power_up = "low";
defparam \oTstate[12]~I .output_register_mode = "none";
defparam \oTstate[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[13]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[13]));
// synopsys translate_off
defparam \oTstate[13]~I .input_async_reset = "none";
defparam \oTstate[13]~I .input_power_up = "low";
defparam \oTstate[13]~I .input_register_mode = "none";
defparam \oTstate[13]~I .input_sync_reset = "none";
defparam \oTstate[13]~I .oe_async_reset = "none";
defparam \oTstate[13]~I .oe_power_up = "low";
defparam \oTstate[13]~I .oe_register_mode = "none";
defparam \oTstate[13]~I .oe_sync_reset = "none";
defparam \oTstate[13]~I .operation_mode = "output";
defparam \oTstate[13]~I .output_async_reset = "none";
defparam \oTstate[13]~I .output_power_up = "low";
defparam \oTstate[13]~I .output_register_mode = "none";
defparam \oTstate[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[14]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[14]));
// synopsys translate_off
defparam \oTstate[14]~I .input_async_reset = "none";
defparam \oTstate[14]~I .input_power_up = "low";
defparam \oTstate[14]~I .input_register_mode = "none";
defparam \oTstate[14]~I .input_sync_reset = "none";
defparam \oTstate[14]~I .oe_async_reset = "none";
defparam \oTstate[14]~I .oe_power_up = "low";
defparam \oTstate[14]~I .oe_register_mode = "none";
defparam \oTstate[14]~I .oe_sync_reset = "none";
defparam \oTstate[14]~I .operation_mode = "output";
defparam \oTstate[14]~I .output_async_reset = "none";
defparam \oTstate[14]~I .output_power_up = "low";
defparam \oTstate[14]~I .output_register_mode = "none";
defparam \oTstate[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[15]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[15]));
// synopsys translate_off
defparam \oTstate[15]~I .input_async_reset = "none";
defparam \oTstate[15]~I .input_power_up = "low";
defparam \oTstate[15]~I .input_register_mode = "none";
defparam \oTstate[15]~I .input_sync_reset = "none";
defparam \oTstate[15]~I .oe_async_reset = "none";
defparam \oTstate[15]~I .oe_power_up = "low";
defparam \oTstate[15]~I .oe_register_mode = "none";
defparam \oTstate[15]~I .oe_sync_reset = "none";
defparam \oTstate[15]~I .operation_mode = "output";
defparam \oTstate[15]~I .output_async_reset = "none";
defparam \oTstate[15]~I .output_power_up = "low";
defparam \oTstate[15]~I .output_register_mode = "none";
defparam \oTstate[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[16]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[16]));
// synopsys translate_off
defparam \oTstate[16]~I .input_async_reset = "none";
defparam \oTstate[16]~I .input_power_up = "low";
defparam \oTstate[16]~I .input_register_mode = "none";
defparam \oTstate[16]~I .input_sync_reset = "none";
defparam \oTstate[16]~I .oe_async_reset = "none";
defparam \oTstate[16]~I .oe_power_up = "low";
defparam \oTstate[16]~I .oe_register_mode = "none";
defparam \oTstate[16]~I .oe_sync_reset = "none";
defparam \oTstate[16]~I .operation_mode = "output";
defparam \oTstate[16]~I .output_async_reset = "none";
defparam \oTstate[16]~I .output_power_up = "low";
defparam \oTstate[16]~I .output_register_mode = "none";
defparam \oTstate[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[17]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[17]));
// synopsys translate_off
defparam \oTstate[17]~I .input_async_reset = "none";
defparam \oTstate[17]~I .input_power_up = "low";
defparam \oTstate[17]~I .input_register_mode = "none";
defparam \oTstate[17]~I .input_sync_reset = "none";
defparam \oTstate[17]~I .oe_async_reset = "none";
defparam \oTstate[17]~I .oe_power_up = "low";
defparam \oTstate[17]~I .oe_register_mode = "none";
defparam \oTstate[17]~I .oe_sync_reset = "none";
defparam \oTstate[17]~I .operation_mode = "output";
defparam \oTstate[17]~I .output_async_reset = "none";
defparam \oTstate[17]~I .output_power_up = "low";
defparam \oTstate[17]~I .output_register_mode = "none";
defparam \oTstate[17]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
