JDF B
//$Header: G:/synario/lev110/examples/cpld/ispGDX2/verilog/swapper/rcs/swapper.syn 1.7 2003/11/26 02:04:07Z xqzhou Exp xqzhou $
// Created by Version 2.0 
PROJECT Swapper
DESIGN swapper Normal
DEVKIT LX256V-5F484C2R
ENTRY Schematic/Verilog HDL
TESTFIXTURE swapper_t.tf
MODULE swapper.v
MODSTYLE swapper Normal
SYNTHESIS_TOOL Synplify
