============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/TD562/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ’≈≤©∫≠
   Run Date =   Mon Jul  8 22:28:42 2024

   Run on =     BOBBY
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  4.028020s wall, 3.781250s user + 0.250000s system = 4.031250s CPU (100.1%)

RUN-1004 : used memory is 530 MB, reserved memory is 497 MB, peak memory is 562 MB
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  79.175151s wall, 1.625000s user + 0.703125s system = 2.328125s CPU (2.9%)

RUN-1004 : used memory is 644 MB, reserved memory is 569 MB, peak memory is 820 MB
HDL-1007 : analyze verilog file prj/sending.v
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 18 feed throughs used by 13 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.445404s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (102.7%)

RUN-1004 : used memory is 699 MB, reserved memory is 606 MB, peak memory is 820 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.480554s wall, 0.140625s user + 0.171875s system = 0.312500s CPU (4.8%)

RUN-1004 : used memory is 734 MB, reserved memory is 638 MB, peak memory is 820 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.870799s wall, 0.234375s user + 0.171875s system = 0.406250s CPU (5.9%)

RUN-1004 : used memory is 734 MB, reserved memory is 638 MB, peak memory is 820 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  79.402092s wall, 1.734375s user + 1.046875s system = 2.781250s CPU (3.5%)

RUN-1004 : used memory is 724 MB, reserved memory is 624 MB, peak memory is 888 MB
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 18 feed throughs used by 13 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.428296s wall, 1.453125s user + 0.093750s system = 1.546875s CPU (108.3%)

RUN-1004 : used memory is 740 MB, reserved memory is 643 MB, peak memory is 888 MB
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  79.421263s wall, 1.703125s user + 0.921875s system = 2.625000s CPU (3.3%)

RUN-1004 : used memory is 756 MB, reserved memory is 662 MB, peak memory is 898 MB
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.402708s wall, 1.406250s user + 0.093750s system = 1.500000s CPU (106.9%)

RUN-1004 : used memory is 746 MB, reserved memory is 648 MB, peak memory is 898 MB
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  79.345247s wall, 1.515625s user + 0.921875s system = 2.437500s CPU (3.1%)

RUN-1004 : used memory is 760 MB, reserved memory is 666 MB, peak memory is 905 MB
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 9 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.460234s wall, 1.421875s user + 0.156250s system = 1.578125s CPU (108.1%)

RUN-1004 : used memory is 754 MB, reserved memory is 655 MB, peak memory is 905 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.459972s wall, 0.218750s user + 0.218750s system = 0.437500s CPU (6.8%)

RUN-1004 : used memory is 783 MB, reserved memory is 672 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.851835s wall, 0.296875s user + 0.265625s system = 0.562500s CPU (8.2%)

RUN-1004 : used memory is 783 MB, reserved memory is 672 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.468322s wall, 0.140625s user + 0.140625s system = 0.281250s CPU (4.3%)

RUN-1004 : used memory is 783 MB, reserved memory is 672 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.853550s wall, 0.218750s user + 0.171875s system = 0.390625s CPU (5.7%)

RUN-1004 : used memory is 783 MB, reserved memory is 672 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.415394s wall, 0.250000s user + 0.218750s system = 0.468750s CPU (7.3%)

RUN-1004 : used memory is 783 MB, reserved memory is 673 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.803629s wall, 0.359375s user + 0.218750s system = 0.578125s CPU (8.5%)

RUN-1004 : used memory is 783 MB, reserved memory is 673 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.419015s wall, 0.187500s user + 0.203125s system = 0.390625s CPU (6.1%)

RUN-1004 : used memory is 780 MB, reserved memory is 669 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.804916s wall, 0.281250s user + 0.250000s system = 0.531250s CPU (7.8%)

RUN-1004 : used memory is 780 MB, reserved memory is 669 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.381701s wall, 1.296875s user + 0.125000s system = 1.421875s CPU (102.9%)

RUN-1004 : used memory is 794 MB, reserved memory is 667 MB, peak memory is 905 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.511270s wall, 0.187500s user + 0.187500s system = 0.375000s CPU (5.8%)

RUN-1004 : used memory is 797 MB, reserved memory is 675 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.898338s wall, 0.250000s user + 0.218750s system = 0.468750s CPU (6.8%)

RUN-1004 : used memory is 797 MB, reserved memory is 675 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
HDL-8007 ERROR: syntax error near '=' in prj/sending.v(149)
HDL-8007 ERROR: syntax error near ')' in prj/sending.v(149)
HDL-8007 ERROR: syntax error near 'else' in prj/sending.v(154)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in prj/sending.v(154)
HDL-8007 ERROR: ignore module module due to previous errors in prj/sending.v(1)
HDL-1007 : Verilog file 'prj/sending.v' ignored due to errors
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 13 feed throughs used by 11 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.429288s wall, 1.343750s user + 0.140625s system = 1.484375s CPU (103.9%)

RUN-1004 : used memory is 791 MB, reserved memory is 686 MB, peak memory is 905 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.484484s wall, 0.187500s user + 0.218750s system = 0.406250s CPU (6.3%)

RUN-1004 : used memory is 813 MB, reserved memory is 708 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.872910s wall, 0.312500s user + 0.265625s system = 0.578125s CPU (8.4%)

RUN-1004 : used memory is 813 MB, reserved memory is 708 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.446108s wall, 1.406250s user + 0.093750s system = 1.500000s CPU (103.7%)

RUN-1004 : used memory is 818 MB, reserved memory is 714 MB, peak memory is 905 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.463954s wall, 0.125000s user + 0.140625s system = 0.265625s CPU (4.1%)

RUN-1004 : used memory is 821 MB, reserved memory is 715 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.852562s wall, 0.218750s user + 0.156250s system = 0.375000s CPU (5.5%)

RUN-1004 : used memory is 821 MB, reserved memory is 715 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.455734s wall, 1.390625s user + 0.218750s system = 1.609375s CPU (110.6%)

RUN-1004 : used memory is 825 MB, reserved memory is 721 MB, peak memory is 905 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.492083s wall, 0.140625s user + 0.250000s system = 0.390625s CPU (6.0%)

RUN-1004 : used memory is 827 MB, reserved memory is 722 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.877586s wall, 0.218750s user + 0.250000s system = 0.468750s CPU (6.8%)

RUN-1004 : used memory is 827 MB, reserved memory is 722 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.465479s wall, 0.281250s user + 0.187500s system = 0.468750s CPU (7.3%)

RUN-1004 : used memory is 827 MB, reserved memory is 722 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.853788s wall, 0.359375s user + 0.203125s system = 0.562500s CPU (8.2%)

RUN-1004 : used memory is 827 MB, reserved memory is 722 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.470450s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 827 MB, reserved memory is 721 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.856708s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 827 MB, reserved memory is 721 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 13 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.427613s wall, 1.406250s user + 0.093750s system = 1.500000s CPU (105.1%)

RUN-1004 : used memory is 827 MB, reserved memory is 723 MB, peak memory is 905 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.456241s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 828 MB, reserved memory is 724 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.843391s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (3.9%)

RUN-1004 : used memory is 828 MB, reserved memory is 724 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.442198s wall, 0.140625s user + 0.203125s system = 0.343750s CPU (5.3%)

RUN-1004 : used memory is 811 MB, reserved memory is 724 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.828794s wall, 0.234375s user + 0.218750s system = 0.453125s CPU (6.6%)

RUN-1004 : used memory is 811 MB, reserved memory is 724 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.539300s wall, 0.171875s user + 0.406250s system = 0.578125s CPU (8.8%)

RUN-1004 : used memory is 811 MB, reserved memory is 724 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.923621s wall, 0.234375s user + 0.421875s system = 0.656250s CPU (9.5%)

RUN-1004 : used memory is 811 MB, reserved memory is 724 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 13 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.443404s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (105.0%)

RUN-1004 : used memory is 834 MB, reserved memory is 734 MB, peak memory is 905 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.473775s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.6%)

RUN-1004 : used memory is 836 MB, reserved memory is 735 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.864171s wall, 0.218750s user + 0.109375s system = 0.328125s CPU (4.8%)

RUN-1004 : used memory is 836 MB, reserved memory is 735 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 13 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.445717s wall, 1.421875s user + 0.156250s system = 1.578125s CPU (109.2%)

RUN-1004 : used memory is 839 MB, reserved memory is 739 MB, peak memory is 905 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.528215s wall, 0.156250s user + 0.156250s system = 0.312500s CPU (4.8%)

RUN-1004 : used memory is 840 MB, reserved memory is 740 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.915326s wall, 0.234375s user + 0.156250s system = 0.390625s CPU (5.6%)

RUN-1004 : used memory is 840 MB, reserved memory is 740 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.510720s wall, 0.171875s user + 0.203125s system = 0.375000s CPU (5.8%)

RUN-1004 : used memory is 840 MB, reserved memory is 740 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.897174s wall, 0.250000s user + 0.250000s system = 0.500000s CPU (7.2%)

RUN-1004 : used memory is 840 MB, reserved memory is 740 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.516177s wall, 0.250000s user + 0.187500s system = 0.437500s CPU (6.7%)

RUN-1004 : used memory is 840 MB, reserved memory is 739 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.903221s wall, 0.359375s user + 0.218750s system = 0.578125s CPU (8.4%)

RUN-1004 : used memory is 840 MB, reserved memory is 739 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.502718s wall, 0.171875s user + 0.265625s system = 0.437500s CPU (6.7%)

RUN-1004 : used memory is 840 MB, reserved memory is 739 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.888422s wall, 0.265625s user + 0.265625s system = 0.531250s CPU (7.7%)

RUN-1004 : used memory is 840 MB, reserved memory is 739 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.477945s wall, 0.140625s user + 0.156250s system = 0.296875s CPU (4.6%)

RUN-1004 : used memory is 839 MB, reserved memory is 738 MB, peak memory is 905 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.863853s wall, 0.234375s user + 0.187500s system = 0.421875s CPU (6.1%)

RUN-1004 : used memory is 839 MB, reserved memory is 738 MB, peak memory is 905 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  80.098867s wall, 1.781250s user + 1.390625s system = 3.171875s CPU (4.0%)

RUN-1004 : used memory is 843 MB, reserved memory is 745 MB, peak memory is 947 MB
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 14 feed throughs used by 10 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.442615s wall, 1.406250s user + 0.109375s system = 1.515625s CPU (105.1%)

RUN-1004 : used memory is 819 MB, reserved memory is 726 MB, peak memory is 947 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.449969s wall, 0.140625s user + 0.140625s system = 0.281250s CPU (4.4%)

RUN-1004 : used memory is 843 MB, reserved memory is 749 MB, peak memory is 947 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.837451s wall, 0.218750s user + 0.171875s system = 0.390625s CPU (5.7%)

RUN-1004 : used memory is 843 MB, reserved memory is 749 MB, peak memory is 947 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 14 feed throughs used by 10 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.186997s wall, 1.203125s user + 0.093750s system = 1.296875s CPU (109.3%)

RUN-1004 : used memory is 844 MB, reserved memory is 746 MB, peak memory is 947 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.568395s wall, 0.156250s user + 0.375000s system = 0.531250s CPU (8.1%)

RUN-1004 : used memory is 846 MB, reserved memory is 747 MB, peak memory is 947 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.953976s wall, 0.234375s user + 0.375000s system = 0.609375s CPU (8.8%)

RUN-1004 : used memory is 846 MB, reserved memory is 747 MB, peak memory is 947 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.446007s wall, 1.437500s user + 0.093750s system = 1.531250s CPU (105.9%)

RUN-1004 : used memory is 852 MB, reserved memory is 753 MB, peak memory is 947 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.500858s wall, 0.125000s user + 0.187500s system = 0.312500s CPU (4.8%)

RUN-1004 : used memory is 854 MB, reserved memory is 753 MB, peak memory is 947 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.885720s wall, 0.203125s user + 0.203125s system = 0.406250s CPU (5.9%)

RUN-1004 : used memory is 854 MB, reserved memory is 753 MB, peak memory is 947 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.461723s wall, 0.203125s user + 0.250000s system = 0.453125s CPU (7.0%)

RUN-1004 : used memory is 854 MB, reserved memory is 753 MB, peak memory is 947 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.845797s wall, 0.281250s user + 0.250000s system = 0.531250s CPU (7.8%)

RUN-1004 : used memory is 854 MB, reserved memory is 753 MB, peak memory is 947 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.477354s wall, 0.078125s user + 0.140625s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 854 MB, reserved memory is 753 MB, peak memory is 947 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.864083s wall, 0.171875s user + 0.171875s system = 0.343750s CPU (5.0%)

RUN-1004 : used memory is 854 MB, reserved memory is 753 MB, peak memory is 947 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.462218s wall, 0.093750s user + 0.203125s system = 0.296875s CPU (4.6%)

RUN-1004 : used memory is 853 MB, reserved memory is 752 MB, peak memory is 947 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.851412s wall, 0.187500s user + 0.203125s system = 0.390625s CPU (5.7%)

RUN-1004 : used memory is 853 MB, reserved memory is 752 MB, peak memory is 947 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.461902s wall, 0.062500s user + 0.156250s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 853 MB, reserved memory is 752 MB, peak memory is 947 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.848501s wall, 0.140625s user + 0.171875s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 853 MB, reserved memory is 752 MB, peak memory is 947 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 23 feed throughs used by 13 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.369338s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (107.3%)

RUN-1004 : used memory is 855 MB, reserved memory is 753 MB, peak memory is 947 MB
HDL-1007 : analyze verilog file prj/sending.v
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 23 feed throughs used by 13 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.414143s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (105.0%)

RUN-1004 : used memory is 859 MB, reserved memory is 762 MB, peak memory is 947 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.377733s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (3.2%)

RUN-1004 : used memory is 862 MB, reserved memory is 763 MB, peak memory is 947 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.762773s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 862 MB, reserved memory is 763 MB, peak memory is 947 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.424948s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (107.5%)

RUN-1004 : used memory is 841 MB, reserved memory is 742 MB, peak memory is 947 MB
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : stop_run phy_1.
RUN-1001 : reset_run phy_1 -step opt_route.
RUN-1001 : phy_1: run complete.
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 252 feed throughs used by 123 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  2.940230s wall, 2.875000s user + 0.187500s system = 3.062500s CPU (104.2%)

RUN-1004 : used memory is 956 MB, reserved memory is 863 MB, peak memory is 958 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.507754s wall, 0.125000s user + 0.218750s system = 0.343750s CPU (5.3%)

RUN-1004 : used memory is 961 MB, reserved memory is 866 MB, peak memory is 981 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.898741s wall, 0.203125s user + 0.250000s system = 0.453125s CPU (6.6%)

RUN-1004 : used memory is 961 MB, reserved memory is 866 MB, peak memory is 981 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 132 feed throughs used by 43 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  3.212938s wall, 3.171875s user + 0.171875s system = 3.343750s CPU (104.1%)

RUN-1004 : used memory is 964 MB, reserved memory is 868 MB, peak memory is 981 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.467455s wall, 0.140625s user + 0.187500s system = 0.328125s CPU (5.1%)

RUN-1004 : used memory is 966 MB, reserved memory is 869 MB, peak memory is 983 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.857056s wall, 0.218750s user + 0.218750s system = 0.437500s CPU (6.4%)

RUN-1004 : used memory is 966 MB, reserved memory is 869 MB, peak memory is 983 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.476225s wall, 0.125000s user + 0.156250s system = 0.281250s CPU (4.3%)

RUN-1004 : used memory is 964 MB, reserved memory is 868 MB, peak memory is 985 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.863599s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (5.5%)

RUN-1004 : used memory is 964 MB, reserved memory is 868 MB, peak memory is 985 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 132 feed throughs used by 43 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  3.184354s wall, 3.187500s user + 0.140625s system = 3.328125s CPU (104.5%)

RUN-1004 : used memory is 956 MB, reserved memory is 864 MB, peak memory is 985 MB
