INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/program_memory/sim/program_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:33]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:47]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit_tb
INFO: [VRFC 10-2458] undeclared symbol central_processing_unit_clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol data_0, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:20]
INFO: [VRFC 10-2458] undeclared symbol data_1, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol data_memory_data_2, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:22]
INFO: [VRFC 10-2458] undeclared symbol data_memory_we, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:23]
INFO: [VRFC 10-2458] undeclared symbol r_0, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_1, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_2, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_3, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_4, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_5, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_6, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol r_7, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:25]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:33]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:34]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:35]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:36]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:37]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 33 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:58]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:59]
WARNING: [VRFC 10-2938] 'ir' is already implicitly declared on line 18 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:60]
WARNING: [VRFC 10-2938] 'pc' is already implicitly declared on line 19 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:61]
WARNING: [VRFC 10-2938] 'data_0' is already implicitly declared on line 20 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:62]
WARNING: [VRFC 10-2938] 'data_1' is already implicitly declared on line 21 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:63]
WARNING: [VRFC 10-2938] 'data_memory_data_2' is already implicitly declared on line 22 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:64]
WARNING: [VRFC 10-2938] 'data_memory_we' is already implicitly declared on line 23 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:65]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:70]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 35 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:71]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 36 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:72]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 37 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:73]
WARNING: [VRFC 10-2938] 'r_0' is already implicitly declared on line 25 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:81]
WARNING: [VRFC 10-2938] 'central_processing_unit_clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:99]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:89]
