SCHM0103

HEADER
{
 FREEID 206
 VARIABLES
 {
  #ARCHITECTURE="Fuse"
  #BLOCKTABLE_FILE="#TABLE_LARC_2022.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="Fuse"
  #LANGUAGE="VHDL"
  AUTHOR="Wilson Ruggiero"
  COMPANY="LARC-EPUSP"
  CREATIONDATE="22/11/2008"
  PAGECOUNT="2"
  TITLE="No Title"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="I"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (480,740)
   ORIENTATION 3
   VERTEXES ( (2,42) )
  }
  TEXT  16, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (400,722,409,757)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15
   ORIENTATION 3
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="S"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (1160,680)
   VERTEXES ( (2,160) )
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1232,663,1253,698)
   ALIGN 4
   MARGINS (1,1)
   PARENT 25
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U1"
    #SYMBOL="inv"
   }
   COORD (540,620)
   VERTEXES ( (2,146), (4,148) )
  }
  INSTANCE  32, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="FIL"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (480,600)
   VERTEXES ( (2,68) )
  }
  TEXT  33, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (366,583,409,618)
   ALIGN 6
   MARGINS (1,1)
   PARENT 32
  }
  INSTANCE  37, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="FI"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (480,840)
   VERTEXES ( (2,55) )
  }
  TEXT  38, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (382,823,409,858)
   ALIGN 6
   MARGINS (1,1)
   PARENT 37
  }
  VTX  42, 0, 0
  {
   COORD (480,740)
  }
  VTX  43, 0, 0
  {
   COORD (700,740)
  }
  VTX  46, 0, 0
  {
   COORD (520,740)
  }
  WIRE  50, 0, 0
  {
   NET 52
   VTX 42, 46
  }
  WIRE  51, 0, 0
  {
   NET 52
   VTX 46, 43
  }
  NET WIRE  52, 0, 0
  VTX  55, 0, 0
  {
   COORD (480,840)
  }
  VTX  56, 0, 0
  {
   COORD (660,840)
  }
  NET WIRE  57, 0, 0
  WIRE  58, 0, 0
  {
   NET 57
   VTX 55, 56
  }
  VTX  59, 0, 0
  {
   COORD (660,780)
  }
  WIRE  60, 0, 0
  {
   NET 57
   VTX 56, 59
  }
  VTX  61, 0, 0
  {
   COORD (700,780)
  }
  WIRE  62, 0, 0
  {
   NET 57
   VTX 59, 61
  }
  VTX  68, 0, 0
  {
   COORD (480,600)
  }
  VTX  69, 0, 0
  {
   COORD (700,600)
  }
  NET WIRE  70, 0, 0
  WIRE  71, 0, 0
  {
   NET 70
   VTX 68, 69
  }
  VTX  73, 0, 0
  {
   COORD (860,620)
  }
  VTX  74, 0, 0
  {
   COORD (900,620)
  }
  WIRE  76, 0, 0
  {
   NET 191
   VTX 73, 74
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  77, 0, 0
  {
   COORD (900,660)
  }
  WIRE  78, 0, 0
  {
   NET 191
   VTX 74, 77
  }
  VTX  79, 0, 0
  {
   COORD (920,660)
  }
  WIRE  80, 0, 0
  {
   NET 191
   VTX 77, 79
  }
  VTX  81, 0, 0
  {
   COORD (860,760)
  }
  VTX  82, 0, 0
  {
   COORD (900,760)
  }
  WIRE  84, 0, 0
  {
   NET 186
   VTX 81, 82
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  85, 0, 0
  {
   COORD (900,700)
  }
  WIRE  86, 0, 0
  {
   NET 186
   VTX 82, 85
  }
  VTX  87, 0, 0
  {
   COORD (920,700)
  }
  WIRE  88, 0, 0
  {
   NET 186
   VTX 85, 87
  }
  NET WIRE  91, 0, 0
  VTX  146, 0, 0
  {
   COORD (540,640)
  }
  VTX  147, 0, 0
  {
   COORD (700,640)
  }
  VTX  148, 0, 0
  {
   COORD (660,640)
  }
  VTX  149, 0, 0
  {
   COORD (520,640)
  }
  WIRE  150, 0, 0
  {
   NET 52
   VTX 46, 149
  }
  WIRE  151, 0, 0
  {
   NET 52
   VTX 149, 146
  }
  WIRE  152, 0, 0
  {
   NET 153
   VTX 147, 148
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  153, 0, 0
  {
   VARIABLES
   {
    #NAME="IL"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  154, 0, 0
  {
   TEXT "$#NAME"
   RECT (670,610,691,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 152
  }
  VTX  159, 0, 0
  {
   COORD (1080,680)
  }
  VTX  160, 0, 0
  {
   COORD (1160,680)
  }
  WIRE  161, 0, 0
  {
   NET 91
   VTX 159, 160
  }
  INSTANCE  164, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U4"
    #SYMBOL="and2"
   }
   COORD (920,640)
   VERTEXES ( (2,87), (4,159), (6,79) )
  }
  INSTANCE  165, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or2b1"
    #LIBRARY="#builtin"
    #REFERENCE="U5"
    #SYMBOL="or2b1"
   }
   COORD (700,720)
   VERTEXES ( (2,61), (4,81), (6,43) )
  }
  INSTANCE  166, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or2b1"
    #LIBRARY="#builtin"
    #REFERENCE="U2"
    #SYMBOL="or2b1"
   }
   COORD (700,660)
   ORIENTATION 3
   VERTEXES ( (2,69), (4,73), (6,147) )
  }
  TEXT  182, 0, 0
  {
   TEXT "$#NAME"
   RECT (856,590,905,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 76
  }
  NET WIRE  186, 0, 0
  {
   VARIABLES
   {
    #NAME="I_F"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  187, 0, 0
  {
   TEXT "$#NAME"
   RECT (862,730,898,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 84
  }
  NET WIRE  191, 0, 0
  {
   VARIABLES
   {
    #NAME="IL_F"
    #VHDL_TYPE="std_logic"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1222031323"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  192, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Criado em:"
   RECT (1140,1329,1261,1376)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,0,0,"Arial")
  }
  TEXT  193, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1320,1330,1980,1380)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  194, 0, 0
  {
   PAGEALIGN 10
   TEXT "Título:"
   RECT (1141,1387,1215,1434)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,0,0,"Arial")
  }
  TEXT  195, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1380,1980,1440)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  196, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1320), (2000,1320) )
   FILL (1,(0,0,0),0)
  }
  LINE  197, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  198, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1320), (1300,1500) )
  }
  TEXT  199, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"PCS 2022:\n"+
"Organização de Computadores"
   RECT (1140,1240,1485,1296)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  200, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1500,1220), (1500,1320) )
  }
  LINE  201, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  TEXT  202, 0, 0
  {
   PAGEALIGN 10
   TEXT "Página:"
   RECT (1140,1447,1226,1494)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,0,0,"Arial")
  }
  TEXT  203, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (10,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINKBMPPICT  204, 0, 0
  {
   FILENAME ".\\..\\..\\..\\..\\Program Files\\Aldec\\Active-HDL 7.3\\dat\\logo_LARC.bmp"
   RECT (1600,1240,1860,1320)
  }
  RECT  205, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1120,1220,2000,1500)
   FILL (1,(0,0,0),0)
  }
 }
 
}

