\begin{enumerate}[label=\thechapter.\arabic*,ref=\thechapter.\theenumi]

\item An $8$ bit ADC converts analog voltage in the range of $0$ to $+5\, V$ to the corresponding digital code as per the conversion characteristics shown in figure. For $V_{in} = 1.9922\, V$, which of the following digital output, given in hex, is true?

\begin{figure}[!h]
    \centering
    \includegraphics[width=\columnwidth]{2023/EE/40/figs/fig1.jpeg}
    \caption{}
    \label{fig:ADC_gate.ee.23.40}
\end{figure}
\begin{enumerate}[label=(\alph*)]
    \item $64H$
    \item $65H$
    \item $66H$
    \item $67H$
\end{enumerate} \hfill(GATE EE 40)

\solution
\input{2023/EE/40/GATE_EE_23_40.tex}
\newpage
\item Let x1\brak{t} and x2\brak{t} be two band-limited signals having bandwidth B = $4\pi\times10^3$
rad/s each. In the figure below, the Nyquist sampling frequency, in
rad/s, required to sample y\brak{t}, is
 \input{2023/EC/50/figs/ckt1.tex} \\
\begin{enumerate}[label=(\alph*)]
    \item $20\pi\times10^3$
    \item $40\pi\times10^3$
    \item $8\pi\times10^3$
    \item $32\pi\times10^3$
\end{enumerate} \hfill(GATE EC 50)


\solution
\newpage


\item An $8$ bit successive approximation Analog to Digital Converter (ADC) has a clock
frequency of $1$ MHz. Assume that the start conversion and end conversion signals
occupy one clock cycle each. Among the following options, what is the maximum
frequency that this ADC can sample without aliasing?
\begin{enumerate}[label=\alph*)]
    \item $0.9$ kHz
    \item $9.9$ kHz
    \item $49.9$ kHz
    \item $99.9$ kHz
\end{enumerate}
\hfill(GATE BM 2023)

\solution
\newpage

\end{enumerate}
