strict digraph "" {
	node [label="\N"];
	"1816:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb6779d0>",
		fillcolor=turquoise,
		label="1816:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1817:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6775d0>",
		fillcolor=springgreen,
		label="1817:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1816:BL" -> "1817:IF"	 [cond="[]",
		lineno=None];
	"1821:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6740d0>",
		fillcolor=firebrick,
		label="1821:NS
MuxedAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6740d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1815:AL"	 [def_var="['MuxedAbort']",
		label="Leaf_1815:AL"];
	"1821:NS" -> "Leaf_1815:AL"	 [cond="[]",
		lineno=None];
	"1818:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674190>",
		fillcolor=firebrick,
		label="1818:NS
MuxedAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1818:NS" -> "Leaf_1815:AL"	 [cond="[]",
		lineno=None];
	"1817:IF" -> "1818:NS"	 [cond="['TxReset']",
		label=TxReset,
		lineno=1817];
	"1820:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6778d0>",
		fillcolor=springgreen,
		label="1820:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1817:IF" -> "1820:IF"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=1817];
	"1823:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb677110>",
		fillcolor=springgreen,
		label="1823:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1824:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677550>",
		fillcolor=firebrick,
		label="1824:NS
MuxedAbort <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1823:IF" -> "1824:NS"	 [cond="['TxAbortIn', 'TxAbortInLatched', 'TxUsedDataOutDetected']",
		label="(TxAbortIn & ~TxAbortInLatched & TxUsedDataOutDetected)",
		lineno=1823];
	"1815:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb670850>",
		clk_sens=True,
		fillcolor=gold,
		label="1815:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TxAbortInLatched', 'TxStartFrmIn', 'TxAbortIn', 'TxUsedDataOutDetected', 'TxReset']"];
	"1815:AL" -> "1816:BL"	 [cond="[]",
		lineno=None];
	"1820:IF" -> "1821:NS"	 [cond="['TxStartFrmIn']",
		label=TxStartFrmIn,
		lineno=1820];
	"1820:IF" -> "1823:IF"	 [cond="['TxStartFrmIn']",
		label="!(TxStartFrmIn)",
		lineno=1820];
	"1824:NS" -> "Leaf_1815:AL"	 [cond="[]",
		lineno=None];
}
