// Seed: 2171408705
module module_0 (
    input tri id_0,
    output wire id_1,
    input supply1 id_2,
    input wand id_3,
    output tri0 id_4,
    output tri1 id_5,
    input wor id_6
);
  logic id_8 = id_3 + id_2;
  wire  id_9;
  assign id_4 = 1;
  wire  id_10 = id_2 == id_6;
  logic id_11;
endmodule
module module_1 #(
    parameter id_14 = 32'd37,
    parameter id_3  = 32'd40
) (
    input wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input uwire _id_3,
    input supply0 id_4,
    output wire id_5,
    input tri1 id_6,
    output wand id_7,
    output tri1 id_8,
    output wor id_9,
    input tri id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wire id_13,
    input tri1 _id_14,
    input tri1 id_15,
    input wire id_16,
    input tri1 id_17,
    output wand id_18,
    input tri id_19,
    input wand id_20,
    input supply0 id_21,
    input uwire id_22,
    output uwire id_23,
    output uwire id_24
);
  wire [id_14 : id_3] id_26;
  parameter id_27 = -1'b0;
  wire id_28 = !id_6;
  wire id_29;
  logic id_30;
  wire [1 : 1] id_31;
  integer [1 : 1] id_32 = 1 - -1;
  assign id_31 = 1'h0;
  module_0 modCall_1 (
      id_6,
      id_24,
      id_20,
      id_17,
      id_23,
      id_7,
      id_17
  );
endmodule
