##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for UART2_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. UART2_IntClock:R)
		5.2::Critical Path Report for (UART2_IntClock:R vs. UART2_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: Clock_1                 | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_1(FFB)            | N/A                   | Target: 0.00 MHz   | 
Clock: CyECO                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyHFClk                 | Frequency: 48.18 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1               | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk                | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                   | N/A                   | Target: 0.03 MHz   | 
Clock: I2C_SCBCLK              | N/A                   | Target: 1.60 MHz   | 
Clock: I2C_SCBCLK(FFB)         | N/A                   | Target: 1.60 MHz   | 
Clock: ModbusUART_SCBCLK       | N/A                   | Target: 0.10 MHz   | 
Clock: ModbusUART_SCBCLK(FFB)  | N/A                   | Target: 0.10 MHz   | 
Clock: UART2_IntClock          | Frequency: 41.32 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk         UART2_IntClock  20833.3          80          N/A              N/A         N/A              N/A         N/A              N/A         
UART2_IntClock  UART2_IntClock  1.08333e+006     1059133     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name   Clock to Out  Clock Name:Phase  
----------  ------------  ----------------  
Tx2(0)_PAD  29296         UART2_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 48.18 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 80p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15544
-------------------------------------   ----- 
End-of-path arrival time (ps)           15544
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx2(0)/fb                                iocell13        4047   4047     80  RISE       1
\UART2:BUART:rx_postpoll\/main_0         macrocell6      5296   9343     80  RISE       1
\UART2:BUART:rx_postpoll\/q              macrocell6      3350  12693     80  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  15544     80  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART2_IntClock
********************************************
Clock: UART2_IntClock
Frequency: 41.32 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059133p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12680
-------------------------------------   ----- 
End-of-path arrival time (ps)           12680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q                      macrocell11     1250   1250  1059133  RISE       1
\UART2:BUART:counter_load_not\/main_1           macrocell2      5838   7088  1059133  RISE       1
\UART2:BUART:counter_load_not\/q                macrocell2      3350  10438  1059133  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2242  12680  1059133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. UART2_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 80p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15544
-------------------------------------   ----- 
End-of-path arrival time (ps)           15544
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx2(0)/fb                                iocell13        4047   4047     80  RISE       1
\UART2:BUART:rx_postpoll\/main_0         macrocell6      5296   9343     80  RISE       1
\UART2:BUART:rx_postpoll\/q              macrocell6      3350  12693     80  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  15544     80  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (UART2_IntClock:R vs. UART2_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059133p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12680
-------------------------------------   ----- 
End-of-path arrival time (ps)           12680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q                      macrocell11     1250   1250  1059133  RISE       1
\UART2:BUART:counter_load_not\/main_1           macrocell2      5838   7088  1059133  RISE       1
\UART2:BUART:counter_load_not\/q                macrocell2      3350  10438  1059133  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2242  12680  1059133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 80p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15544
-------------------------------------   ----- 
End-of-path arrival time (ps)           15544
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx2(0)/fb                                iocell13        4047   4047     80  RISE       1
\UART2:BUART:rx_postpoll\/main_0         macrocell6      5296   9343     80  RISE       1
\UART2:BUART:rx_postpoll\/q              macrocell6      3350  12693     80  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  15544     80  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:rx_state_2\/main_0
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 6955p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx2(0)/fb                        iocell13      4047   4047     80  RISE       1
\UART2:BUART:rx_state_2\/main_0  macrocell18   6321  10368   6955  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:rx_status_3\/main_0
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 6955p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx2(0)/fb                         iocell13      4047   4047     80  RISE       1
\UART2:BUART:rx_status_3\/main_0  macrocell23   6321  10368   6955  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:rx_state_0\/main_0
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 6971p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10352
-------------------------------------   ----- 
End-of-path arrival time (ps)           10352
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx2(0)/fb                        iocell13      4047   4047     80  RISE       1
\UART2:BUART:rx_state_0\/main_0  macrocell15   6305  10352   6971  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:rx_last\/main_0
Capture Clock  : \UART2:BUART:rx_last\/clock_0
Path slack     : 7406p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9917
-------------------------------------   ---- 
End-of-path arrival time (ps)           9917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx2(0)/fb                     iocell13      4047   4047     80  RISE       1
\UART2:BUART:rx_last\/main_0  macrocell24   5870   9917   7406  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_last\/clock_0                             macrocell24                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:pollcount_1\/main_0
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 7970p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx2(0)/fb                         iocell13      4047   4047     80  RISE       1
\UART2:BUART:pollcount_1\/main_0  macrocell21   5306   9353   7970  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx2(0)/fb
Path End       : \UART2:BUART:pollcount_0\/main_0
Capture Clock  : \UART2:BUART:pollcount_0\/clock_0
Path slack     : 7980p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFClk:R#52 vs. UART2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx2(0)/in_clock                                       iocell13                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx2(0)/fb                         iocell13      4047   4047     80  RISE       1
\UART2:BUART:pollcount_0\/main_0  macrocell22   5296   9343   7980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059133p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12680
-------------------------------------   ----- 
End-of-path arrival time (ps)           12680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q                      macrocell11     1250   1250  1059133  RISE       1
\UART2:BUART:counter_load_not\/main_1           macrocell2      5838   7088  1059133  RISE       1
\UART2:BUART:counter_load_not\/q                macrocell2      3350  10438  1059133  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2242  12680  1059133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART2:BUART:sTX:TxSts\/clock
Path slack     : 1067224p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14539
-------------------------------------   ----- 
End-of-path arrival time (ps)           14539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067224  RISE       1
\UART2:BUART:tx_status_0\/main_3                 macrocell3      3657   8937  1067224  RISE       1
\UART2:BUART:tx_status_0\/q                      macrocell3      3350  12287  1067224  RISE       1
\UART2:BUART:sTX:TxSts\/status_0                 statusicell1    2252  14539  1067224  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxSts\/clock                             statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART2:BUART:sRX:RxSts\/clock
Path slack     : 1068494p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13269
-------------------------------------   ----- 
End-of-path arrival time (ps)           13269
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1068494  RISE       1
\UART2:BUART:rx_status_4\/main_1                 macrocell7      2323   7603  1068494  RISE       1
\UART2:BUART:rx_status_4\/q                      macrocell7      3350  10953  1068494  RISE       1
\UART2:BUART:sRX:RxSts\/status_4                 statusicell2    2317  13269  1068494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1068525p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -4220
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q            macrocell18   1250   1250  1068525  RISE       1
\UART2:BUART:rx_counter_load\/main_3  macrocell5    3657   4907  1068525  RISE       1
\UART2:BUART:rx_counter_load\/q       macrocell5    3350   8257  1068525  RISE       1
\UART2:BUART:sRX:RxBitCounter\/load   count7cell    2332  10589  1068525  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069429p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q                macrocell11     1250   1250  1059133  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6364   7614  1069429  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070249p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6794
-------------------------------------   ---- 
End-of-path arrival time (ps)           6794
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1060087  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5794   6794  1070249  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART2:BUART:txn\/main_3
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1070297p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9527
-------------------------------------   ---- 
End-of-path arrival time (ps)           9527
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  1070297  RISE       1
\UART2:BUART:txn\/main_3                macrocell9      2247   9527  1070297  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_0\/q
Path End       : \UART2:BUART:rx_status_3\/main_7
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1070823p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9001
-------------------------------------   ---- 
End-of-path arrival time (ps)           9001
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_0\/q       macrocell22   1250   1250  1066429  RISE       1
\UART2:BUART:rx_status_3\/main_7  macrocell23   7751   9001  1070823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART2:BUART:tx_state_0\/main_3
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1070886p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8937
-------------------------------------   ---- 
End-of-path arrival time (ps)           8937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067224  RISE       1
\UART2:BUART:tx_state_0\/main_3                  macrocell11     3657   8937  1070886  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_0\/q
Path End       : \UART2:BUART:rx_state_0\/main_10
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1071386p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_0\/q       macrocell22   1250   1250  1066429  RISE       1
\UART2:BUART:rx_state_0\/main_10  macrocell15   7187   8437  1071386  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:tx_state_0\/main_1
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1071655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q       macrocell11   1250   1250  1059133  RISE       1
\UART2:BUART:tx_state_0\/main_1  macrocell11   6918   8168  1071655  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071793p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1071793  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3990   5240  1071793  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_1\/q
Path End       : \UART2:BUART:rx_status_3\/main_6
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1071815p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8009
-------------------------------------   ---- 
End-of-path arrival time (ps)           8009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_1\/q       macrocell21   1250   1250  1066419  RISE       1
\UART2:BUART:rx_status_3\/main_6  macrocell23   6759   8009  1071815  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_1\/q
Path End       : \UART2:BUART:rx_state_0\/main_9
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1071830p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_1\/q      macrocell21   1250   1250  1066419  RISE       1
\UART2:BUART:rx_state_0\/main_9  macrocell15   6743   7993  1071830  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072174p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q                macrocell10     1250   1250  1059825  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3619   4869  1072174  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:tx_state_0\/main_4
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1072387p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q       macrocell12   1250   1250  1060234  RISE       1
\UART2:BUART:tx_state_0\/main_4  macrocell11   6186   7436  1072387  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072503p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q                macrocell15     1250   1250  1068917  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3280   4530  1072503  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:tx_state_2\/main_1
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1072735p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q       macrocell11   1250   1250  1059133  RISE       1
\UART2:BUART:tx_state_2\/main_1  macrocell12   5838   7088  1072735  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART2:BUART:tx_bitclk\/clock_0
Path slack     : 1072735p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q      macrocell11   1250   1250  1059133  RISE       1
\UART2:BUART:tx_bitclk\/main_1  macrocell13   5838   7088  1072735  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072846p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1069107  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2937   4187  1072846  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_1\/q
Path End       : \UART2:BUART:pollcount_1\/main_3
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 1072852p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_1\/q       macrocell21   1250   1250  1066419  RISE       1
\UART2:BUART:pollcount_1\/main_3  macrocell21   5722   6972  1072852  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:txn\/main_1
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1072903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q  macrocell10   1250   1250  1059825  RISE       1
\UART2:BUART:txn\/main_1    macrocell9    5670   6920  1072903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:tx_state_1\/main_0
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1072903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q       macrocell10   1250   1250  1059825  RISE       1
\UART2:BUART:tx_state_1\/main_0  macrocell10   5670   6920  1072903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:tx_state_0\/main_0
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1072905p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q       macrocell10   1250   1250  1059825  RISE       1
\UART2:BUART:tx_state_0\/main_0  macrocell11   5668   6918  1072905  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:tx_state_1\/main_2
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1073030p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1060087  RISE       1
\UART2:BUART:tx_state_1\/main_2               macrocell10     5793   6793  1073030  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:tx_state_0\/main_2
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1073157p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1060087  RISE       1
\UART2:BUART:tx_state_0\/main_2               macrocell11     5667   6667  1073157  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:txn\/main_2
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1073163p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q  macrocell11   1250   1250  1059133  RISE       1
\UART2:BUART:txn\/main_2    macrocell9    5411   6661  1073163  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:tx_state_1\/main_1
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1073163p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q       macrocell11   1250   1250  1059133  RISE       1
\UART2:BUART:tx_state_1\/main_1  macrocell10   5411   6661  1073163  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:tx_state_2\/main_0
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1073427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q       macrocell10   1250   1250  1059825  RISE       1
\UART2:BUART:tx_state_2\/main_0  macrocell12   5147   6397  1073427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART2:BUART:tx_bitclk\/clock_0
Path slack     : 1073427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q      macrocell10   1250   1250  1059825  RISE       1
\UART2:BUART:tx_bitclk\/main_0  macrocell13   5147   6397  1073427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART2:BUART:rx_state_2\/main_8
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1073485p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073485  RISE       1
\UART2:BUART:rx_state_2\/main_8         macrocell18   4229   6339  1073485  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:tx_state_2\/main_2
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1073689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1060087  RISE       1
\UART2:BUART:tx_state_2\/main_2               macrocell12     5134   6134  1073689  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART2:BUART:tx_bitclk\/clock_0
Path slack     : 1073689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1060087  RISE       1
\UART2:BUART:tx_bitclk\/main_2                macrocell13     5134   6134  1073689  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:tx_state_2\/main_3
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1073836p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q       macrocell12   1250   1250  1060234  RISE       1
\UART2:BUART:tx_state_2\/main_3  macrocell12   4737   5987  1073836  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART2:BUART:tx_bitclk\/clock_0
Path slack     : 1073836p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q      macrocell12   1250   1250  1060234  RISE       1
\UART2:BUART:tx_bitclk\/main_3  macrocell13   4737   5987  1073836  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_state_2\/main_3
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1074034p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071793  RISE       1
\UART2:BUART:rx_state_2\/main_3   macrocell18   4540   5790  1074034  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_status_3\/main_3
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1074034p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071793  RISE       1
\UART2:BUART:rx_status_3\/main_3  macrocell23   4540   5790  1074034  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART2:BUART:rx_state_0\/main_8
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1074047p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073485  RISE       1
\UART2:BUART:rx_state_0\/main_8         macrocell15   3667   5777  1074047  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074047p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073485  RISE       1
\UART2:BUART:rx_load_fifo\/main_7       macrocell16   3667   5777  1074047  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART2:BUART:rx_state_3\/main_7
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1074047p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073485  RISE       1
\UART2:BUART:rx_state_3\/main_7         macrocell17   3667   5777  1074047  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_0\/q
Path End       : \UART2:BUART:pollcount_0\/main_3
Capture Clock  : \UART2:BUART:pollcount_0\/clock_0
Path slack     : 1074329p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_0\/q       macrocell22   1250   1250  1066429  RISE       1
\UART2:BUART:pollcount_0\/main_3  macrocell22   4245   5495  1074329  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_0\/q
Path End       : \UART2:BUART:pollcount_1\/main_4
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 1074341p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_0\/q       macrocell22   1250   1250  1066429  RISE       1
\UART2:BUART:pollcount_1\/main_4  macrocell21   4233   5483  1074341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_state_2\/main_5
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1074357p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q       macrocell18   1250   1250  1068525  RISE       1
\UART2:BUART:rx_state_2\/main_5  macrocell18   4216   5466  1074357  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074357p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q               macrocell18   1250   1250  1068525  RISE       1
\UART2:BUART:rx_state_stop1_reg\/main_3  macrocell20   4216   5466  1074357  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_status_3\/main_5
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1074357p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q        macrocell18   1250   1250  1068525  RISE       1
\UART2:BUART:rx_status_3\/main_5  macrocell23   4216   5466  1074357  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART2:BUART:pollcount_1\/main_2
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 1074636p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074636  RISE       1
\UART2:BUART:pollcount_1\/main_2        macrocell21   3078   5188  1074636  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART2:BUART:pollcount_1\/main_1
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 1074639p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074639  RISE       1
\UART2:BUART:pollcount_1\/main_1        macrocell21   3074   5184  1074639  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074645p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074636  RISE       1
\UART2:BUART:rx_bitclk_enable\/main_1   macrocell19   3068   5178  1074645  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART2:BUART:pollcount_0\/main_2
Capture Clock  : \UART2:BUART:pollcount_0\/clock_0
Path slack     : 1074645p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074636  RISE       1
\UART2:BUART:pollcount_0\/main_2        macrocell22   3068   5178  1074645  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074651p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074639  RISE       1
\UART2:BUART:rx_bitclk_enable\/main_0   macrocell19   3062   5172  1074651  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART2:BUART:pollcount_0\/main_1
Capture Clock  : \UART2:BUART:pollcount_0\/clock_0
Path slack     : 1074651p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074639  RISE       1
\UART2:BUART:pollcount_0\/main_1        macrocell22   3062   5172  1074651  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074815p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074815  RISE       1
\UART2:BUART:rx_bitclk_enable\/main_2   macrocell19   2899   5009  1074815  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:txn\/main_4
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1074819p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q  macrocell12   1250   1250  1060234  RISE       1
\UART2:BUART:txn\/main_4    macrocell9    3755   5005  1074819  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:tx_state_1\/main_3
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1074819p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q       macrocell12   1250   1250  1060234  RISE       1
\UART2:BUART:tx_state_1\/main_3  macrocell10   3755   5005  1074819  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART2:BUART:rx_state_2\/main_6
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1074900p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074900  RISE       1
\UART2:BUART:rx_state_2\/main_6         macrocell18   2813   4923  1074900  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_state_0\/main_5
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1074917p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q       macrocell18   1250   1250  1068525  RISE       1
\UART2:BUART:rx_state_0\/main_5  macrocell15   3657   4907  1074917  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074917p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q         macrocell18   1250   1250  1068525  RISE       1
\UART2:BUART:rx_load_fifo\/main_4  macrocell16   3657   4907  1074917  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_state_3\/main_4
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1074917p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q       macrocell18   1250   1250  1068525  RISE       1
\UART2:BUART:rx_state_3\/main_4  macrocell17   3657   4907  1074917  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART2:BUART:rx_state_0\/main_6
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074900  RISE       1
\UART2:BUART:rx_state_0\/main_6         macrocell15   2795   4905  1074918  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074900  RISE       1
\UART2:BUART:rx_load_fifo\/main_5       macrocell16   2795   4905  1074918  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART2:BUART:rx_state_3\/main_5
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074900  RISE       1
\UART2:BUART:rx_state_3\/main_5         macrocell17   2795   4905  1074918  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_state_0\/main_3
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071793  RISE       1
\UART2:BUART:rx_state_0\/main_3   macrocell15   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1071793  RISE       1
\UART2:BUART:rx_load_fifo\/main_2  macrocell16   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_state_3\/main_2
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1071793  RISE       1
\UART2:BUART:rx_state_3\/main_2   macrocell17   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART2:BUART:rx_state_0\/main_7
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1075093p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075093  RISE       1
\UART2:BUART:rx_state_0\/main_7         macrocell15   2621   4731  1075093  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075093p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075093  RISE       1
\UART2:BUART:rx_load_fifo\/main_6       macrocell16   2621   4731  1075093  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART2:BUART:rx_state_3\/main_6
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1075093p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075093  RISE       1
\UART2:BUART:rx_state_3\/main_6         macrocell17   2621   4731  1075093  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART2:BUART:rx_state_2\/main_7
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075093  RISE       1
\UART2:BUART:rx_state_2\/main_7         macrocell18   2611   4721  1075102  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_state_0\/main_2
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1075309p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q       macrocell15   1250   1250  1068917  RISE       1
\UART2:BUART:rx_state_0\/main_2  macrocell15   3264   4514  1075309  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075309p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q         macrocell15   1250   1250  1068917  RISE       1
\UART2:BUART:rx_load_fifo\/main_1  macrocell16   3264   4514  1075309  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_state_3\/main_1
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1075309p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q       macrocell15   1250   1250  1068917  RISE       1
\UART2:BUART:rx_state_3\/main_1  macrocell17   3264   4514  1075309  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_state_2\/main_2
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q       macrocell15   1250   1250  1068917  RISE       1
\UART2:BUART:rx_state_2\/main_2  macrocell18   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q               macrocell15   1250   1250  1068917  RISE       1
\UART2:BUART:rx_state_stop1_reg\/main_1  macrocell20   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_status_3\/main_2
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q        macrocell15   1250   1250  1068917  RISE       1
\UART2:BUART:rx_status_3\/main_2  macrocell23   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_state_2\/main_1
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1069107  RISE       1
\UART2:BUART:rx_state_2\/main_1    macrocell18   3074   4324  1075499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1069107  RISE       1
\UART2:BUART:rx_state_stop1_reg\/main_0  macrocell20   3074   4324  1075499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_status_3\/main_1
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1069107  RISE       1
\UART2:BUART:rx_status_3\/main_1   macrocell23   3074   4324  1075499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_state_0\/main_1
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1069107  RISE       1
\UART2:BUART:rx_state_0\/main_1    macrocell15   3074   4324  1075499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1069107  RISE       1
\UART2:BUART:rx_load_fifo\/main_0  macrocell16   3074   4324  1075499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_state_3\/main_0
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1069107  RISE       1
\UART2:BUART:rx_state_3\/main_0    macrocell17   3074   4324  1075499  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_load_fifo\/q
Path End       : \UART2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -1930
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1071379  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4464   5714  1075689  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_bitclk\/q
Path End       : \UART2:BUART:txn\/main_6
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1075709p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_bitclk\/q  macrocell13   1250   1250  1075709  RISE       1
\UART2:BUART:txn\/main_6   macrocell9    2864   4114  1075709  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_bitclk\/q
Path End       : \UART2:BUART:tx_state_1\/main_5
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1075709p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075709  RISE       1
\UART2:BUART:tx_state_1\/main_5  macrocell10   2864   4114  1075709  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_bitclk\/q
Path End       : \UART2:BUART:tx_state_0\/main_5
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1075713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075709  RISE       1
\UART2:BUART:tx_state_0\/main_5  macrocell11   2860   4110  1075713  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_bitclk\/q
Path End       : \UART2:BUART:tx_state_2\/main_5
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1075714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075709  RISE       1
\UART2:BUART:tx_state_2\/main_5  macrocell12   2859   4109  1075714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_state_2\/main_4
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1075791p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q       macrocell17   1250   1250  1069404  RISE       1
\UART2:BUART:rx_state_2\/main_4  macrocell18   2783   4033  1075791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075791p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q               macrocell17   1250   1250  1069404  RISE       1
\UART2:BUART:rx_state_stop1_reg\/main_2  macrocell20   2783   4033  1075791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_status_3\/main_4
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1075791p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q        macrocell17   1250   1250  1069404  RISE       1
\UART2:BUART:rx_status_3\/main_4  macrocell23   2783   4033  1075791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_state_0\/main_4
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q       macrocell17   1250   1250  1069404  RISE       1
\UART2:BUART:rx_state_0\/main_4  macrocell15   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q         macrocell17   1250   1250  1069404  RISE       1
\UART2:BUART:rx_load_fifo\/main_3  macrocell16   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_state_3\/main_3
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q       macrocell17   1250   1250  1069404  RISE       1
\UART2:BUART:rx_state_3\/main_3  macrocell17   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_last\/q
Path End       : \UART2:BUART:rx_state_2\/main_9
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_last\/clock_0                             macrocell24                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_last\/q          macrocell24   1250   1250  1076262  RISE       1
\UART2:BUART:rx_state_2\/main_9  macrocell18   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_status_3\/q
Path End       : \UART2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART2:BUART:sRX:RxSts\/clock
Path slack     : 1076275p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART2:BUART:rx_status_3\/q       macrocell23    1250   1250  1076275  RISE       1
\UART2:BUART:sRX:RxSts\/status_3  statusicell2   4238   5488  1076275  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART2:BUART:txn\/main_5
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076280  RISE       1
\UART2:BUART:txn\/main_5                      macrocell9      2543   3543  1076280  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART2:BUART:tx_state_1\/main_4
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076280  RISE       1
\UART2:BUART:tx_state_1\/main_4               macrocell10     2543   3543  1076280  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART2:BUART:tx_state_2\/main_4
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1076280  RISE       1
\UART2:BUART:tx_state_2\/main_4               macrocell12     2536   3536  1076288  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:txn\/q
Path End       : \UART2:BUART:txn\/main_0
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1076345p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:txn\/q       macrocell9    1250   1250  1076345  RISE       1
\UART2:BUART:txn\/main_0  macrocell9    2229   3479  1076345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

