// Seed: 2082850617
module module_0 ();
  wire id_2;
  assign module_1.type_26 = 0;
endmodule
module module_1 (
    input logic id_0,
    output uwire id_1,
    output wor id_2,
    output tri1 id_3,
    output supply0 id_4
);
  reg id_6;
  tri id_7 = 1;
  tri id_8;
  initial id_6 <= id_0;
  wire id_9;
  wire id_10;
  tri0 id_11;
  assign id_8 = 1;
  logic [7:0] id_12;
  assign id_8 = id_6 ? 1'b0 : id_7;
  uwire id_13;
  tri0  id_14;
  module_0 modCall_1 ();
  uwire id_15;
  logic [7:0] id_16;
  id_17(
      id_16[""], 1, id_13 == id_11, 1'h0
  );
  supply0 id_18 = 1 <= id_14 - 1 - id_18;
  assign id_11 = id_15;
  id_19 :
  assert property (@(posedge 1) id_6)
  else $display;
  genvar id_20;
  assign id_12[""==1] = id_17;
endmodule
