{
  "Top": "convex_hull_accel",
  "RtlTop": "convex_hull_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "convex_hull_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_data": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "in_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "in_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_data": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "out_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "out_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "hull_size": {
      "index": "4",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "hull_size",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "hull_size_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=syn",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top convex_hull_accel -name convex_hull_accel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "convex_hull_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "convex_hull_accel",
    "Version": "1.0",
    "DisplayName": "Convex_hull_accel",
    "Revision": "2114140842",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_convex_hull_accel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/.\/accel.cpp",
      "..\/..\/accel.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/convex_hull_accel_control_r_s_axi.vhd",
      "impl\/vhdl\/convex_hull_accel_control_s_axi.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17.vhd",
      "impl\/vhdl\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.vhd",
      "impl\/vhdl\/convex_hull_accel_cross_r.vhd",
      "impl\/vhdl\/convex_hull_accel_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/convex_hull_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/convex_hull_accel_gmem0_m_axi.vhd",
      "impl\/vhdl\/convex_hull_accel_gmem1_m_axi.vhd",
      "impl\/vhdl\/convex_hull_accel_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/convex_hull_accel_mul_15s_15s_15_1_1.vhd",
      "impl\/vhdl\/convex_hull_accel_mul_32s_32s_32_2_0.vhd",
      "impl\/vhdl\/convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/convex_hull_accel_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/convex_hull_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convex_hull_accel_control_r_s_axi.v",
      "impl\/verilog\/convex_hull_accel_control_s_axi.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17.v",
      "impl\/verilog\/convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19.v",
      "impl\/verilog\/convex_hull_accel_cross_r.v",
      "impl\/verilog\/convex_hull_accel_fifo_w8_d2_S.v",
      "impl\/verilog\/convex_hull_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/convex_hull_accel_gmem0_m_axi.v",
      "impl\/verilog\/convex_hull_accel_gmem1_m_axi.v",
      "impl\/verilog\/convex_hull_accel_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/convex_hull_accel_mul_15s_15s_15_1_1.v",
      "impl\/verilog\/convex_hull_accel_mul_32s_32s_32_2_0.v",
      "impl\/verilog\/convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/convex_hull_accel_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/convex_hull_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/data\/convex_hull_accel.mdd",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/data\/convex_hull_accel.tcl",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/data\/convex_hull_accel.yaml",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/src\/xconvex_hull_accel.c",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/src\/xconvex_hull_accel.h",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/src\/xconvex_hull_accel_hw.h",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/src\/xconvex_hull_accel_linux.c",
      "impl\/misc\/drivers\/convex_hull_accel_v1_0\/src\/xconvex_hull_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/convex_hull_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "hull_size",
          "access": "R",
          "description": "Data signal of hull_size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "hull_size",
              "access": "R",
              "description": "Bit 31 to 0 of hull_size"
            }]
        },
        {
          "offset": "0x24",
          "name": "hull_size_ctrl",
          "access": "R",
          "description": "Control signal of hull_size",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "hull_size_ap_vld",
              "access": "R",
              "description": "Control signal hull_size_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "cols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "hull_size"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "in_data_1",
          "access": "W",
          "description": "Data signal of in_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_data",
              "access": "W",
              "description": "Bit 31 to 0 of in_data"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_data_2",
          "access": "W",
          "description": "Data signal of in_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_data",
              "access": "W",
              "description": "Bit 63 to 32 of in_data"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_data_1",
          "access": "W",
          "description": "Data signal of out_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_data",
              "access": "W",
              "description": "Bit 31 to 0 of out_data"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_data_2",
          "access": "W",
          "description": "Data signal of out_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_data",
              "access": "W",
              "description": "Bit 63 to 32 of out_data"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in_data"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_data"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "in_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "in_data"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out_data"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "out_data"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "convex_hull_accel",
      "Instances": [
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621"
        },
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630"
        },
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_104_11",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646",
          "Instances": [{
              "ModuleName": "cross_r",
              "InstanceName": "grp_cross_r_fu_7320"
            }]
        },
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_118_13",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668",
          "Instances": [{
              "ModuleName": "cross_r",
              "InstanceName": "grp_cross_r_fu_7270"
            }]
        },
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692"
        },
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_143_17",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698"
        },
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714"
        },
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723"
        },
        {
          "ModuleName": "convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8",
          "InstanceName": "grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729"
        }
      ]
    },
    "Info": {
      "convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cross_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_104_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_118_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_143_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convex_hull_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4099",
          "LatencyWorst": "16387",
          "PipelineIIMin": "4",
          "PipelineIIMax": "16387",
          "PipelineII": "4 ~ 16387",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1_VITIS_LOOP_36_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "16385",
            "Latency": "2 ~ 16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "104",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "4100",
          "LatencyWorst": "16388",
          "PipelineIIMin": "5",
          "PipelineIIMax": "16388",
          "PipelineII": "5 ~ 16388",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.666"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_3_VITIS_LOOP_49_4",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "16386",
            "Latency": "3 ~ 16386",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "73",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "276",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cross_r": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "747",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "309",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_104_11": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "10881",
          "LatencyWorst": "28929",
          "PipelineIIMin": "13",
          "PipelineIIMax": "28929",
          "PipelineII": "13 ~ 28929",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.413"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_11",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "28928",
            "Latency": "12 ~ 28928",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "452",
            "PipelineDepth": "4 ~ 452"
          }],
        "Area": {
          "FF": "8019",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "16248",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "30",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_118_13": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "10881",
          "LatencyWorst": "28929",
          "PipelineIIMin": "5",
          "PipelineIIMax": "28929",
          "PipelineII": "5 ~ 28929",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.413"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_118_13",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "28928",
            "Latency": "4 ~ 28928",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "452",
            "PipelineDepth": "4 ~ 452"
          }],
        "Area": {
          "FF": "8021",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "16299",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "30",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "4098",
          "LatencyWorst": "16386",
          "PipelineIIMin": "3",
          "PipelineIIMax": "16386",
          "PipelineII": "3 ~ 16386",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.253"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_134_15_VITIS_LOOP_136_16",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "16384",
            "Latency": "1 ~ 16384",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "95",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_143_17": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "36",
          "LatencyWorst": "68",
          "PipelineIIMin": "5",
          "PipelineIIMax": "68",
          "PipelineII": "5 ~ 68",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.701"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_143_17",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "66",
            "Latency": "3 ~ 66",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "107",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "284",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4099",
          "LatencyWorst": "16387",
          "PipelineIIMin": "4",
          "PipelineIIMax": "16387",
          "PipelineII": "4 ~ 16387",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_18_VITIS_LOOP_156_19",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "16385",
            "Latency": "2 ~ 16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "4098",
          "LatencyWorst": "16386",
          "PipelineIIMin": "3",
          "PipelineIIMax": "16386",
          "PipelineII": "3 ~ 16386",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.253"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_5_VITIS_LOOP_65_6",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "16384",
            "Latency": "1 ~ 16384",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "95",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4099",
          "LatencyWorst": "16387",
          "PipelineIIMin": "4",
          "PipelineIIMax": "16387",
          "PipelineII": "4 ~ 16387",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_73_7_VITIS_LOOP_75_8",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "16385",
            "Latency": "2 ~ 16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convex_hull_accel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.413"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_85_9",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_90_10",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "5",
                "PipelineDepthMax": "6",
                "PipelineDepth": "5 ~ 6"
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "20643",
          "AVAIL_FF": "106400",
          "UTIL_FF": "19",
          "LUT": "39137",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "73",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-23 18:42:19 -0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
