- {MinimumRequiredVersion: 4.34.0}
- aldebaran
- gfx90a
- [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device 7400, Device
    740c]
- AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  ConvolutionConfig: []
  DataType: 4
  DestDataType: 4
  Fp16AltImpl: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StridedBatched: true
  TLUA: true
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: false
  TransposeB: false
  UseBeta: true
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  ZeroPadA: []
  ZeroPadB: []
- - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 2
    LSPB: 8
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15744
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 3456
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x96x32_MI32x32x8x1_SE_1LDSB0_AF0EM1_AF1EM1_AMAS3_EPS0_GRVW4_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT1_96_VAW2_VW2_WSGRA1_WSGRB1_WG128_2_1_WGM15
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 96]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29696
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x128x64_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR9_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT1_64_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM15
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 64]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29696
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x128x64_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR9_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT1_64_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM1
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 64]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 4
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x64x32_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT2_32_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM1
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [2, 32]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25088
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x64x64_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR9_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT1_32_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM15
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25088
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x64x64_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR9_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT1_32_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM1
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 8
    LVCA: 16
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 31488
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 6912
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x96x64_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR9_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT1_96_VAW2_VW2_WSGRA1_WSGRB1_WG128_2_1_WGM1
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 96]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 1
    LSPB: 4
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7552
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 3456
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x96x32_MI32x32x8x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_EPS1_GRVW2_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR1_PLR5_SIA3_SS0_SU32_SUM0_SUS256_SRVW4_SVW4_TT1_96_VAW2_VW2_WSGRA1_WSGRB1_WG128_2_1_WGM15
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 96]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 4
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25088
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x128x32_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT2_64_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM1
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [2, 64]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 1
    LSPB: 4
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x128x32_MI32x32x8x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_EPS1_GRVW2_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR1_PLR5_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT2_64_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM15
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [2, 64]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 4
    LSPB: 8
    LVCA: 16
    LVCB: 8
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14848
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x128x32_MI32x32x8x1_SE_1LDSB0_AF0EM1_AF1EM1_AMAS3_EPS0_GRVW4_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT1_64_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM2
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 64]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 2
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25088
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x64x64_MI32x32x8x1_SE_1LDSB0_AF0EM1_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUAMB_LPB8_LRVW8_NEPBS0_NLCA1_PGR2_PLR9_SIA3_SS0_SU0_SUM0_SUS0_SRVW4_SVW4_TT1_32_VAW2_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM15
    SourceSwap: false
    SplitGlobalRead: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [1, 32]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 16
    LSPA: 8
    LSPB: 128
    LVCA: 32
    LVCB: 2
    LVPA: 1
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT256x128x16_MI32x32x8x1_SN_1LDSB0_AF0EM1_AF1EM1_AMAS3_EPS0_GRVW8_GSU1_GSUASB_LPB8_LRVW4_NEPBS0_NLCA1_PGR2_PLR1_SIA3_SS1_SU32_SUM3_SUS64_SRVW0_SVW2_TT4_64_VAW2_VW2_WSGRA0_WSGRB0_WG64_4_1_WGM16
    SourceSwap: 1
    SplitGlobalRead: 1
    StaggerU: 32
    StaggerUMapping: 3
    StaggerUStride: 64
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadTile: [4, 64]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 16
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWBforTLUandMI: false
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 16
    LSPA: 4
    LSPB: 64
    LVCA: 64
    LVCB: 4
    LVPA: 1
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15552
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 3328
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MacroTile0: 256
    MacroTile1: 192
    MacroTileA: 256
    MacroTileB: 192
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 192
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT256x192x16_MI32x32x8x1_SN_1LDSB0_AF0EM8_AF1EM8_AMAS0_EPS0_GRVW4_GSU1_GSUAMB_LPB4_LRVW4_NEPBS0_NLCA1_PGR2_PLR1_SIA3_SS0_SU32_SUM0_SUS128_SRVW4_SVW4_TT2_192_VAW2_VW1_WSGRA0_WSGRB0_WG128_2_1_WGM15
    SourceSwap: 0
    SplitGlobalRead: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 128
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadTile: [2, 192]
    ThreadTile0: 32
    ThreadTile1: 6
    ThreadTileA: 32
    ThreadTileB: 6
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x64x32_MI16x16x16x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW2_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT1_32_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM15
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 6400
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x32x32_MI16x16x16x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW8_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT1_16_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 16]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 16
    LSPB: 8
    LVCA: 4
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15360
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x64x64_MI16x16x16x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS0_GRVW8_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS0_SU32_SUM0_SUS128_SPO0_SRVW4_SVW4_TT1_32_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM1
    SourceSwap: false
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 128
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 16
    LSPB: 8
    LVCA: 4
    LVCB: 8
    LVPA: 2
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12800
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x32x64_MI16x16x16x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS0_GRVW8_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT1_16_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 16]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3584
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT32x64x32_MI16x16x16x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW2_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT1_32_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 32]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x32x32_MI16x16x16x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW2_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT2_16_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM2
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 2
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x32x32_MI16x16x16x1_SE_1LDSB1_AF0EM1_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW2_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT2_16_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM15
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29696
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 8
    LoopTail: true
    LoopUnroll: 64
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 9
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x128x64_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS0_GRVW8_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB8_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR2_PLR9_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT1_64_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [1, 64]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 16
    LSPA: 8
    LSPB: 128
    LVCA: 32
    LVCB: 2
    LVPA: 1
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT256x128x16_MI32x32x8x1_SN_1LDSB0_AF0EM1_AF1EM1_AMAS3_ASE_BL1_EPS0_GRVW8_GSU1_GSUASB_ISA90a_KLA_LBSPP128_LPB8_LDL1_LRVW4_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR2_PLR1_SIA3_SS1_SU32_SUM3_SUS64_SPO0_SRVW0_SVW2_TT4_64_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA0_WSGRB0_WG64_4_1_WGM16
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 3
    StaggerUStride: 64
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 16
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWBforTLUandMI: false
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 4
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x256x32_MI32x32x8x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS0_GRVW8_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB8_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT2_128_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x32x32_MI16x16x16x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW2_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT2_16_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM15
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 16
    LSPA: 4
    LSPB: 64
    LVCA: 64
    LVCB: 4
    LVPA: 1
    LVPB: 16
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15552
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 3328
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 4
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 16
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MacroTile0: 256
    MacroTile1: 192
    MacroTileA: 256
    MacroTileB: 192
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 192
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT256x192x16_MI32x32x8x1_SN_1LDSB0_AF0EM8_AF1EM8_AMAS0_ASE_BL1_EPS0_GRVW4_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB4_LDL1_LRVW4_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR2_PLR1_SIA3_SS0_SU32_SUM0_SUS128_SPO0_SRVW4_SVW4_TT2_192_TLDS1_USFGROn1_VAW2_VSn1_VW1_WSGRA0_WSGRB0_WG128_2_1_WGM15
    SourceSwap: 0
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 128
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 192]
    ThreadTile0: 32
    ThreadTile1: 6
    ThreadTileA: 32
    ThreadTileB: 6
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 15
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 4
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x256x32_MI32x32x8x1_SN_1LDSB1_AF0EM1_AF1EM1_AMAS3_ASE_BL1_EPS0_GRVW8_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB8_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS1_SU32_SUM0_SUS256_SPO0_SRVW0_SVW2_TT4_64_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM8
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [4, 64]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 1
    LSPB: 4
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9856
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 5760
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 9]
    MIWaveTileA: 2
    MIWaveTileB: 9
    MacroTile0: 128
    MacroTile1: 144
    MacroTileA: 128
    MacroTileB: 144
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 8
    NumLoadsB: 9
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 9
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT128x144x32_MI16x16x16x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW2_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU32_SUM0_SUS128_SPO0_SRVW4_SVW4_TT2_144_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG64_4_1_WGM2
    SourceSwap: false
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 128
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 144]
    ThreadTile0: 8
    ThreadTile1: 9
    ThreadTileA: 8
    ThreadTileB: 9
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 2
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 4
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 1
    LSPB: 8
    LVCA: 64
    LVCB: 8
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30336
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 5760
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 256
    MacroTile1: 160
    MacroTileA: 256
    MacroTileB: 160
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT256x160x32_MI32x32x8x1_SE_1LDSB0_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS0_GRVW4_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB8_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR2_PLR5_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT2_160_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG128_2_1_WGM2
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 160]
    ThreadTile0: 32
    ThreadTile1: 5
    ThreadTileA: 32
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 2
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x32x32_MI16x16x16x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW2_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU0_SUM0_SUS0_SPO0_SRVW4_SVW4_TT2_16_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 1
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: true
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 16
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: MAC
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: false
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 30
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_MT64x32x32_MI16x16x16x1_SE_1LDSB1_AF0EM8_AF1EM1_AMAS3_ASE_BL1_EPS1_GRVW2_GSU1_GSUAMB_ISA90a_KLA_LBSPP128_LPB16_LDL1_LRVW8_LDW0_MAC_MIAV0_NTD0_NEPBS0_NLCA1_PGR1_PLR2_SIA3_SS0_SU32_SUM0_SUS256_SPO0_SRVW4_SVW4_TT2_16_TLDS1_USFGROn1_VAW2_VSn1_VW2_WSGRA1_WSGRB1_WG32_8_1_WGM1
    SourceSwap: false
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: 0
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 16]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: false
    VectorAtomicWidth: 2
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWBforTLUandMI: false
- [2, 3, 0, 1]
- - - [1024, 384, 1, 1024]
    - [5, 19.723]
  - - [1024, 384, 2, 1024]
    - [2, 32.173]
  - - [1024, 384, 32, 1024]
    - [9, 73.021]
  - - [1024, 384, 1, 4096]
    - [11, 39.107]
  - - [1024, 384, 2, 4096]
    - [2, 57.513]
  - - [1024, 384, 32, 4096]
    - [8, 86.498]
  - - [2304, 384, 1, 768]
    - [1, 29.903]
  - - [2304, 384, 16, 768]
    - [12, 72.733]
  - - [2304, 384, 2, 768]
    - [8, 43.25]
  - - [3072, 384, 1, 1024]
    - [6, 39.107]
  - - [3072, 384, 2, 1024]
    - [0, 54.876]
  - - [3072, 384, 32, 1024]
    - [13, 83.556]
  - - [3072, 384, 1, 768]
    - [0, 33.575]
  - - [3072, 384, 16, 768]
    - [7, 74.03]
  - - [3072, 384, 2, 768]
    - [0, 48.837]
  - - [4096, 384, 1, 1024]
    - [3, 44.366]
  - - [4096, 384, 2, 1024]
    - [8, 53.685]
  - - [4096, 384, 32, 1024]
    - [12, 83.106]
  - - [64, 384, 12, 384]
    - [5, 6.897]
  - - [64, 384, 16, 384]
    - [4, 9.001]
  - - [64, 384, 192, 384]
    - [10, 26.374]
  - - [64, 384, 24, 384]
    - [2, 11.759]
  - - [64, 384, 32, 384]
    - [2, 14.988]
  - - [64, 384, 512, 384]
    - [2, 30.755]
  - - [32, 32, 4096, 144]
    - [14, 7.475]
  - - [32, 32, 2048, 576]
    - [15, 11.685]
  - - [32, 32, 1024, 2304]
    - [16, 14.157]
  - - [32, 32, 512, 9216]
    - [17, 14.057]
  - - [32, 144, 32768, 144]
    - [14, 12.773]
  - - [32, 144, 4096, 144]
    - [18, 12.114]
  - - [32, 144, 16384, 144]
    - [18, 12.785]
  - - [32, 144, 8192, 144]
    - [14, 12.659]
  - - [64, 147, 768, 147]
    - [19, 13.374]
  - - [147, 147, 768, 64]
    - [20, 8.373]
  - - [256, 256, 64, 9216]
    - [21, 69.962]
  - - [256, 9216, 64, 256]
    - [22, 56.777]
  - - [512, 512, 64, 2304]
    - [23, 74.086]
  - - [512, 2304, 64, 512]
    - [22, 71.288]
  - - [576, 1, 1024, 9]
    - [24, 0.064]
  - - [576, 32, 2048, 32]
    - [24, 9.527]
  - - [768, 2048, 64, 144]
    - [22, 47.63]
  - - [1024, 576, 64, 1024]
    - [25, 72.074]
  - - [1024, 1024, 64, 576]
    - [26, 71.548]
  - - [2048, 144, 64, 768]
    - [27, 57.723]
  - - [2048, 144, 64, 2048]
    - [28, 65.424]
  - - [2048, 2048, 64, 144]
    - [22, 50.248]
  - - [2304, 1, 512, 9]
    - [29, 0.073]
  - - [2304, 32, 1024, 32]
    - [24, 8.332]
  - - [9216, 1, 256, 9]
    - [24, 0.079]
  - - [9216, 32, 512, 32]
    - [30, 8.567]
- null
- null
- DeviceEfficiency
- null
- Equality
