<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v</a>
defines: 
time_elapsed: 1.624s
ram usage: 36188 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp6it9p7e/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v:22</a>: No timescale set for &#34;vhdl_var_init_test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v:22</a>: Compile module &#34;work@vhdl_var_init_test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v:22</a>: Top level module &#34;work@vhdl_var_init_test&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v:27</a>: Cannot find a module definition for &#34;work@vhdl_var_init_test::vhdl_var_init&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpp6it9p7e/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_vhdl_var_init_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp6it9p7e/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp6it9p7e/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@vhdl_var_init_test)
 |vpiName:work@vhdl_var_init_test
 |uhdmallPackages:
 \_package: builtin, parent:work@vhdl_var_init_test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@vhdl_var_init_test, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v</a>, line:22, parent:work@vhdl_var_init_test
   |vpiDefName:work@vhdl_var_init_test
   |vpiFullName:work@vhdl_var_init_test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:29
       |vpiFullName:work@vhdl_var_init_test
       |vpiStmt:
       \_assignment: , line:30
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (init), line:30
           |vpiName:init
           |vpiFullName:work@vhdl_var_init_test.init
         |vpiRhs:
         \_constant: , line:30
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:31
         |#1
         |vpiStmt:
         \_assignment: , line:31
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (init), line:31
             |vpiName:init
             |vpiFullName:work@vhdl_var_init_test.init
           |vpiRhs:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:32
         |#1
       |vpiStmt:
       \_if_stmt: , line:34
         |vpiCondition:
         \_operation: , line:34
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (slv), line:34
             |vpiName:slv
             |vpiFullName:work@vhdl_var_init_test.slv
           |vpiOperand:
           \_constant: , line:34
             |vpiConstType:3
             |vpiDecompile:8&#39;b01000010
             |vpiSize:8
             |BIN:8&#39;b01000010
         |vpiStmt:
         \_begin: , line:34
           |vpiFullName:work@vhdl_var_init_test
           |vpiStmt:
           \_sys_func_call: ($display), line:35
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:35
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED 1&#34;
               |vpiSize:10
               |STRING:&#34;FAILED 1&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:36
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:39
         |vpiCondition:
         \_operation: , line:39
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (b), line:39
             |vpiName:b
             |vpiFullName:work@vhdl_var_init_test.b
           |vpiOperand:
           \_ref_obj: (false), line:39
             |vpiName:false
             |vpiFullName:work@vhdl_var_init_test.false
         |vpiStmt:
         \_begin: , line:39
           |vpiFullName:work@vhdl_var_init_test
           |vpiStmt:
           \_sys_func_call: ($display), line:40
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:40
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED 2&#34;
               |vpiSize:10
               |STRING:&#34;FAILED 2&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:41
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:44
         |vpiCondition:
         \_operation: , line:44
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (i), line:44
             |vpiName:i
             |vpiFullName:work@vhdl_var_init_test.i
           |vpiOperand:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:42
             |vpiSize:32
             |INT:42
         |vpiStmt:
         \_begin: , line:44
           |vpiFullName:work@vhdl_var_init_test
           |vpiStmt:
           \_sys_func_call: ($display), line:45
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:45
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED 3&#34;
               |vpiSize:10
               |STRING:&#34;FAILED 3&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:46
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:49
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:49
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (init), line:23
     |vpiName:init
     |vpiFullName:work@vhdl_var_init_test.init
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (slv), line:24
     |vpiName:slv
     |vpiFullName:work@vhdl_var_init_test.slv
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:25
     |vpiName:b
     |vpiFullName:work@vhdl_var_init_test.b
   |vpiNet:
   \_logic_net: (i), line:26
     |vpiName:i
     |vpiFullName:work@vhdl_var_init_test.i
 |uhdmtopModules:
 \_module: work@vhdl_var_init_test (work@vhdl_var_init_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v</a>, line:22
   |vpiDefName:work@vhdl_var_init_test
   |vpiName:work@vhdl_var_init_test
   |vpiModule:
   \_module: work@vhdl_var_init_test::vhdl_var_init (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v</a>, line:27, parent:work@vhdl_var_init_test
     |vpiDefName:work@vhdl_var_init_test::vhdl_var_init
     |vpiName:dut
     |vpiFullName:work@vhdl_var_init_test.dut
     |vpiInstance:
     \_module: work@vhdl_var_init_test (work@vhdl_var_init_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_var_init.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_var_init.v</a>, line:22
   |vpiNet:
   \_logic_net: (init), line:23, parent:work@vhdl_var_init_test
     |vpiName:init
     |vpiFullName:work@vhdl_var_init_test.init
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (slv), line:24, parent:work@vhdl_var_init_test
     |vpiName:slv
     |vpiFullName:work@vhdl_var_init_test.slv
     |vpiNetType:36
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:25, parent:work@vhdl_var_init_test
     |vpiName:b
     |vpiFullName:work@vhdl_var_init_test.b
   |vpiNet:
   \_logic_net: (i), line:26, parent:work@vhdl_var_init_test
     |vpiName:i
     |vpiFullName:work@vhdl_var_init_test.i
Object: \work_vhdl_var_init_test of type 3000
Object: \work_vhdl_var_init_test of type 32
Object: \dut of type 32
Object: \init of type 36
Object: \slv of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object: \i of type 36
Object: \work_vhdl_var_init_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \init of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>