

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Aug  8 09:39:53 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv2_fp6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  116161|  120033|  116161|  120033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  116160|  120032|  60 ~ 62 |          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |      55|      55|         3|          1|          1|    54|    yes   |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|      40|   1306|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        1|      -|       8|      2|    -|
|Multiplexer      |        -|      -|       -|    194|    -|
|Register         |        -|      -|     212|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      3|     390|   1971|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U11  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_4nhbi_U12  |cnn_mac_muladd_4nhbi  | i0 + i1 * i2 |
    |cnn_mac_muladd_4nhbi_U13  |cnn_mac_muladd_4nhbi  | i0 + i1 * i2 |
    |cnn_mul_mul_10s_1ibs_U14  |cnn_mul_mul_10s_1ibs  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U     |conv_2_conv_2_biag8j  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv_2_weights_V_U  |conv_2_conv_2_weifYi  |        1|  0|   0|    0|   864|   10|     1|         8640|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        1|  8|   2|    0|   880|   18|     2|         8768|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_1_fu_739_p2   |     +    |      0|   0|    8|           7|           7|
    |add_ln1116_2_fu_753_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1116_fu_674_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_1_fu_763_p2   |     +    |      0|   0|    8|          11|          11|
    |add_ln11_1_fu_1160_p2    |     +    |      0|   0|   15|           9|           1|
    |add_ln18_1_fu_511_p2     |     +    |      0|   0|   15|           6|           1|
    |add_ln18_fu_662_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln203_6_fu_485_p2    |     +    |      0|   0|   12|          12|          12|
    |add_ln21_fu_621_p2       |     +    |      0|   0|   15|           5|           1|
    |add_ln26_1_fu_595_p2     |     +    |      0|   0|   13|           4|           4|
    |add_ln26_fu_500_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln899_fu_962_p2      |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_378_p2        |     +    |      0|   0|   13|          11|           1|
    |add_ln908_fu_1012_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1093_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_434_p2              |     +    |      0|   0|   13|           4|           1|
    |ch_fu_615_p2             |     +    |      0|   0|   12|           3|           1|
    |f_fu_1155_p2             |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_888_p2      |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_1052_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_384_p2              |     +    |      0|   0|   13|           4|           1|
    |ret_V_fu_801_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_4_fu_821_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_563_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_517_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_1_fu_700_p2   |     -    |      0|   0|    8|           7|           7|
    |sub_ln1116_fu_649_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_727_p2     |     -    |      0|   0|    8|          11|          11|
    |sub_ln894_fu_878_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_914_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1027_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1088_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_840_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_942_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln18_fu_557_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln37_fu_428_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_976_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1149_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_21_fu_930_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_870_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_390_p2      |   icmp   |      0|   0|   13|           9|           8|
    |icmp_ln14_fu_422_p2      |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_505_p2      |   icmp   |      0|   0|   11|           6|           5|
    |icmp_ln21_fu_523_p2      |   icmp   |      0|   0|   11|           5|           5|
    |icmp_ln24_fu_551_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_827_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_936_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_904_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_372_p2       |   icmp   |      0|   0|   13|          11|           8|
    |icmp_ln908_fu_996_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_1139_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1133_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_924_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1017_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln21_fu_569_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln37_fu_440_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_982_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1145_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_1042_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln11_fu_1166_p3   |  select  |      0|   0|    9|           1|           1|
    |select_ln18_1_fu_537_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln18_2_fu_600_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln18_fu_529_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln21_1_fu_587_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln21_2_fu_607_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln21_3_fu_627_p3  |  select  |      0|   0|    5|           1|           1|
    |select_ln21_fu_575_p3    |  select  |      0|   0|    3|           1|           1|
    |select_ln37_1_fu_404_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln37_2_fu_446_p3  |  select  |      0|   0|    5|           1|           1|
    |select_ln37_3_fu_454_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln37_fu_396_p3    |  select  |      0|   0|    4|           1|           1|
    |select_ln915_fu_1080_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_845_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1036_p2     |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0            |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|    2|           2|           1|
    |xor_ln18_fu_545_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln37_fu_416_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_956_p2      |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1306|         656|         679|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_359_p4  |  15|          3|   14|         42|
    |ap_phi_mux_wc_0_phi_fu_326_p4        |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_304_p4        |   9|          2|    2|          4|
    |c_0_reg_267                          |   9|          2|    4|          8|
    |ch_0_reg_345                         |   9|          2|    3|          6|
    |f_0_reg_278                          |   9|          2|    5|         10|
    |indvar_flatten21_reg_289             |   9|          2|    6|         12|
    |indvar_flatten29_reg_255             |   9|          2|    9|         18|
    |indvar_flatten43_reg_233             |   9|          2|   11|         22|
    |indvar_flatten_reg_311               |   9|          2|    5|         10|
    |p_Val2_15_reg_333                    |   9|          2|   14|         28|
    |r_0_reg_244                          |   9|          2|    4|          8|
    |wc_0_reg_322                         |   9|          2|    2|          4|
    |wr_0_reg_300                         |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 194|         42|   86|        193|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln8_reg_1203                  |  11|   0|   11|          0|
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |c_0_reg_267                       |   4|   0|    4|          0|
    |ch_0_reg_345                      |   3|   0|    3|          0|
    |conv_out_V_addr_reg_1242          |  11|   0|   11|          0|
    |f_0_reg_278                       |   5|   0|    5|          0|
    |icmp_ln11_reg_1208                |   1|   0|    1|          0|
    |icmp_ln18_reg_1247                |   1|   0|    1|          0|
    |icmp_ln18_reg_1247_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln885_reg_1319               |   1|   0|    1|          0|
    |icmp_ln908_reg_1345               |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1365             |   1|   0|    1|          0|
    |icmp_ln924_reg_1360               |   1|   0|    1|          0|
    |indvar_flatten21_reg_289          |   6|   0|    6|          0|
    |indvar_flatten29_reg_255          |   9|   0|    9|          0|
    |indvar_flatten43_reg_233          |  11|   0|   11|          0|
    |indvar_flatten_reg_311            |   5|   0|    5|          0|
    |or_ln_reg_1340                    |   1|   0|   32|         31|
    |p_Result_24_reg_1323              |   1|   0|    1|          0|
    |p_Val2_15_reg_333                 |  14|   0|   14|          0|
    |r_0_reg_244                       |   4|   0|    4|          0|
    |select_ln18_1_reg_1256            |   2|   0|    2|          0|
    |select_ln21_1_reg_1270            |   2|   0|    2|          0|
    |select_ln21_2_reg_1276            |   4|   0|    4|          0|
    |select_ln21_reg_1264              |   3|   0|    3|          0|
    |select_ln37_1_reg_1213            |   4|   0|    4|          0|
    |select_ln37_2_reg_1219            |   5|   0|    5|          0|
    |select_ln37_3_reg_1224            |   4|   0|    4|          0|
    |sub_ln894_reg_1334                |  32|   0|   32|          0|
    |tmp_V_4_reg_1311                  |  14|   0|   14|          0|
    |tmp_V_5_reg_1328                  |  14|   0|   14|          0|
    |trunc_ln893_reg_1350              |  11|   0|   11|          0|
    |wc_0_reg_322                      |   2|   0|    2|          0|
    |wr_0_reg_300                      |   2|   0|    2|          0|
    |zext_ln203_10_reg_1237            |   5|   0|   11|          6|
    |zext_ln26_reg_1232                |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 212|   0|  308|         96|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   11|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

