
*** Running vivado
    with args -log design_1_my_multiplierIP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_multiplierIP_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_my_multiplierIP_0_0.tcl -notrace
Command: synth_design -top design_1_my_multiplierIP_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8542 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1059.555 ; gain = 129.086 ; free physical = 119 ; free virtual = 3717
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_multiplierIP_0_0' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_my_multiplierIP_0_0/synth/design_1_my_multiplierIP_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'my_multiplierIP_v1_0' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/3f15/hdl/my_multiplierIP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_multiplierIP_v1_0_S00_AXI' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/3f15/hdl/my_multiplierIP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'matrix_multiplication' [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/3f15/src/matrix_multiplication.v:23]
	Parameter A bound to: 2 - type: integer 
	Parameter RECEIVE_SIZE bound to: 0 - type: integer 
	Parameter RECEIVE_INPUT bound to: 1 - type: integer 
	Parameter INPUT_STORED bound to: 2 - type: integer 
	Parameter OUTPUT_STORED bound to: 3 - type: integer 
	Parameter OUTPUT_SEND bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'matrix_multiplication' (1#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/3f15/src/matrix_multiplication.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_multiplierIP_v1_0_S00_AXI' (2#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/3f15/hdl/my_multiplierIP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'my_multiplierIP_v1_0' (3#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/3f15/hdl/my_multiplierIP_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_multiplierIP_0_0' (4#1) [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ip/design_1_my_multiplierIP_0_0/synth/design_1_my_multiplierIP_0_0.v:56]
WARNING: [Synth 8-3331] design my_multiplierIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_multiplierIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_multiplierIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_multiplierIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_multiplierIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_multiplierIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1100.023 ; gain = 169.555 ; free physical = 121 ; free virtual = 3589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1100.023 ; gain = 169.555 ; free physical = 129 ; free virtual = 3560
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:01 . Memory (MB): peak = 1441.562 ; gain = 0.000 ; free physical = 148 ; free virtual = 2858
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1441.562 ; gain = 511.094 ; free physical = 203 ; free virtual = 2783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1441.562 ; gain = 511.094 ; free physical = 202 ; free virtual = 2783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1441.562 ; gain = 511.094 ; free physical = 201 ; free virtual = 2783
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Ymem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ymem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/trakaros/tou_nikou/lab4_custom/lab4_custom.srcs/sources_1/bd/design_1/ipshared/3f15/src/matrix_multiplication.v:95]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:36 . Memory (MB): peak = 1441.562 ; gain = 511.094 ; free physical = 165 ; free virtual = 2757
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix_multiplication 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module my_multiplierIP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-3331] design design_1_my_multiplierIP_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_my_multiplierIP_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_my_multiplierIP_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_my_multiplierIP_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_my_multiplierIP_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_my_multiplierIP_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[31]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[30]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[29]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[28]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[27]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[26]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[25]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[24]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[23]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[22]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[21]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[20]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[19]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[18]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[17]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[16]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[15]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[14]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[13]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[12]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[11]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[10]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[9]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[8]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[7]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[6]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[5]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[4]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[3]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/slv_reg11_reg[2]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/my_multiplierIP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_my_multiplierIP_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:38 . Memory (MB): peak = 1441.562 ; gain = 511.094 ; free physical = 128 ; free virtual = 2741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                  | RTL Object                                              | Inference | Size (Depth x Width) | Primitives      | 
+-----------------------------+---------------------------------------------------------+-----------+----------------------+-----------------+
|design_1_my_multiplierIP_0_0 | inst/my_multiplierIP_v1_0_S00_AXI_inst/MM_inst/Xmem_reg | Implied   | 16 x 32              | RAM16X1S x 32   | 
+-----------------------------+---------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_multiplication | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:59 . Memory (MB): peak = 1450.562 ; gain = 520.094 ; free physical = 141 ; free virtual = 2346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:02:00 . Memory (MB): peak = 1450.562 ; gain = 520.094 ; free physical = 135 ; free virtual = 2347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:02:03 . Memory (MB): peak = 1471.594 ; gain = 541.125 ; free physical = 115 ; free virtual = 2322
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:02:04 . Memory (MB): peak = 1471.594 ; gain = 541.125 ; free physical = 103 ; free virtual = 2320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:02:04 . Memory (MB): peak = 1471.594 ; gain = 541.125 ; free physical = 128 ; free virtual = 2323
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:02:05 . Memory (MB): peak = 1471.594 ; gain = 541.125 ; free physical = 127 ; free virtual = 2323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:02:05 . Memory (MB): peak = 1471.594 ; gain = 541.125 ; free physical = 127 ; free virtual = 2323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:02:05 . Memory (MB): peak = 1471.594 ; gain = 541.125 ; free physical = 126 ; free virtual = 2323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:02:05 . Memory (MB): peak = 1471.594 ; gain = 541.125 ; free physical = 126 ; free virtual = 2323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |DSP48E1  |     3|
|3     |LUT1     |     3|
|4     |LUT2     |    19|
|5     |LUT3     |     6|
|6     |LUT4     |    16|
|7     |LUT5     |    38|
|8     |LUT6     |   102|
|9     |RAM16X1S |    32|
|10    |FDRE     |   409|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   632|
|2     |  inst                                |my_multiplierIP_v1_0         |   629|
|3     |    my_multiplierIP_v1_0_S00_AXI_inst |my_multiplierIP_v1_0_S00_AXI |   629|
|4     |      MM_inst                         |matrix_multiplication        |   438|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:02:05 . Memory (MB): peak = 1471.594 ; gain = 541.125 ; free physical = 125 ; free virtual = 2323
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1471.594 ; gain = 119.496 ; free physical = 124 ; free virtual = 2329
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:02:08 . Memory (MB): peak = 1471.602 ; gain = 541.133 ; free physical = 115 ; free virtual = 2328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:02:17 . Memory (MB): peak = 1471.602 ; gain = 473.629 ; free physical = 139 ; free virtual = 2216
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/design_1_my_multiplierIP_0_0_synth_1/design_1_my_multiplierIP_0_0.dcp' has been generated.
write_verilog: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:08 . Memory (MB): peak = 1495.605 ; gain = 0.000 ; free physical = 119 ; free virtual = 2235
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab4_custom/lab4_custom.runs/design_1_my_multiplierIP_0_0_synth_1/design_1_my_multiplierIP_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:03 . Memory (MB): peak = 1495.605 ; gain = 0.000 ; free physical = 145 ; free virtual = 2260
INFO: [Common 17-206] Exiting Vivado at Tue May  2 01:36:25 2017...
