INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tarek/read_file/read_file.sim/sim_1/synth/timing/xsim/neuro_simul_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/fixed_float_types_c.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/fixed_pkg_c.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/float_pkg_c.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
