<profile>

<section name = "Vitis HLS Report for 'read_train'" level="0">
<item name = "Date">Sun Oct  2 18:57:52 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">detector_solid</item>
<item name = "Solution">solution2 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">18.00 ns, 13.140 ns, 4.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 71, 18.000 ns, 1.278 us, 1, 71, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 381, -</column>
<column name="Register">-, -, 369, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">345, 73, 1, 73</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="copyInputAOV_in_c_blk_n">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="dest_command_write_assign7_reg_398">8, 0, 8, 0</column>
<column name="dest_taskId_V_write_assign5_reg_388">8, 0, 8, 0</column>
<column name="dest_uniId_V_write_assign6_reg_393">16, 0, 16, 0</column>
<column name="empty_reg_383">8, 0, 8, 0</column>
<column name="tmp_1_reg_408">32, 0, 32, 0</column>
<column name="tmp_2_reg_413">32, 0, 32, 0</column>
<column name="tmp_3_reg_418">32, 0, 32, 0</column>
<column name="tmp_4_reg_423">32, 0, 32, 0</column>
<column name="tmp_5_reg_428">32, 0, 32, 0</column>
<column name="tmp_6_reg_433">32, 0, 32, 0</column>
<column name="tmp_7_reg_438">32, 0, 32, 0</column>
<column name="tmp_s_reg_403">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_train, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_train, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_train, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_train, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_train, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_train, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_0">out, 8, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_1">out, 8, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_2">out, 16, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_3">out, 8, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_4">out, 32, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_5">out, 32, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_6">out, 32, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_7">out, 32, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_8">out, 32, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_9">out, 32, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_10">out, 32, ap_ctrl_hs, read_train, return value</column>
<column name="ap_return_11">out, 32, ap_ctrl_hs, read_train, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="inputAOV">in, 64, ap_none, inputAOV, scalar</column>
<column name="copyInputAOV_read">in, 1, ap_none, copyInputAOV_read, scalar</column>
<column name="copyInputAOV_in_c_din">out, 1, ap_fifo, copyInputAOV_in_c, pointer</column>
<column name="copyInputAOV_in_c_num_data_valid">in, 2, ap_fifo, copyInputAOV_in_c, pointer</column>
<column name="copyInputAOV_in_c_fifo_cap">in, 2, ap_fifo, copyInputAOV_in_c, pointer</column>
<column name="copyInputAOV_in_c_full_n">in, 1, ap_fifo, copyInputAOV_in_c, pointer</column>
<column name="copyInputAOV_in_c_write">out, 1, ap_fifo, copyInputAOV_in_c, pointer</column>
</table>
</item>
</section>
</profile>
