
synpwrap -msg -prj "versa_ecp5_ae53_synplify.tcl" -log "versa_ecp5_ae53.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.1.454
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of versa_ecp5_ae53.srf
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: L-EQSS42R

# Mon Jan  3 11:27:46 2022

#Implementation: ae53


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53
Synopsys VHDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N:"C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":24:7:24:16|Top entity is set to versa_ecp5.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\rx_rsl\vhdl\rx_rsl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\config\vhdl\config_ae53_ecp5-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_utils\vhdl\tspc_utils-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_pcisig_types\vhdl\tspc_pcisig_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter_globals-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tspc_rtc\vhdl\tspc_rtc-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53_exports-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_utils\vhdl\tspc_utils-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc_impl\common\packages\tspc_wbone_types\mti\tspc_wbone_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_pcisig_types\vhdl\tspc_pcisig_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tspc_rtc\vhdl\tspc_rtc-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd'.
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd'.
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd'.
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":30:16:30:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\lscc\diamond\3.12\synpbase\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 98MB)


Process completed successfully.
# Mon Jan  3 11:27:47 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_cref\x_cref.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\x_pcie\src\params\pci_exp_params.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie_core_bb.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_sync1s.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v" (library work)
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":125:7:125:17|Net kcntl_in_d0 is not declared.
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pipe.v" (library work)
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pipe.v":146:7:146:20|Net TxElecIdle_chx is not declared.
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v" (library work)
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":282:7:282:18|Net ffc_quad_rst is not declared.
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":302:7:302:10|Net pwdn is not declared.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":392:19:392:31|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":398:19:398:30|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":537:25:537:37|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":549:25:549:36|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":580:25:580:37|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":587:25:587:36|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":868:30:868:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":870:30:870:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":885:30:885:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":887:30:887:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":891:30:891:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":893:30:893:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":897:30:897:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":899:30:899:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":903:30:903:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":905:30:905:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":938:18:938:30|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":950:18:950:29|Read directive translate_on.
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":987:16:987:23|Net ffs_rlol is not declared.
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v" (library work)
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":1:13:1:25|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":3:13:3:24|Read directive translate_on.
@W: CG274 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used
@I::"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_credit_config\vlog\b4sq_credit_config.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Process completed successfully.
# Mon Jan  3 11:27:48 2022

###########################################################]
###########################################################[
@N:"C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":24:7:24:16|Top entity is set to versa_ecp5.
Options changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\rx_rsl\vhdl\rx_rsl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\config\vhdl\config_ae53_ecp5-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_utils\vhdl\tspc_utils-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_pcisig_types\vhdl\tspc_pcisig_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter_globals-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tspc_rtc\vhdl\tspc_rtc-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53_exports-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_utils\vhdl\tspc_utils-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc_impl\common\packages\tspc_wbone_types\mti\tspc_wbone_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_pcisig_types\vhdl\tspc_pcisig_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tspc_rtc\vhdl\tspc_rtc-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd'.
@W: CD645 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":26:8:26:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd'.
@W: CD645 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":27:8:27:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd'.
@W: CD645 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":27:8:27:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":30:16:30:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd'.
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\lscc\diamond\3.12\synpbase\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":24:7:24:16|Synthesizing work.versa_ecp5.rtl.
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53-e.vhd":23:7:23:15|Synthesizing work.core_ae53.rtl.
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd":29:7:29:19|Synthesizing work.tsls_wb_bmram.rtl.
@W: CD276 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":44:6:44:15|Map for port i_ram_wait of component tspc_wb_ebr_ctl not found
@W: CD730 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":153:3:153:9|Component declaration has 22 ports but entity declares 23 ports
Running optimization stage 1 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 .......
Finished optimization stage 1 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":29:7:29:21|Synthesizing work.tspc_wb_ebr_ctl.rtl.
@N: CD231 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":32:17:32:18|Using onehot encoding for type t_wb_fsm. For example, enumeration wb_idle is mapped to "10000".
@W: CD434 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":71:33:71:40|Signal i_ram_dq in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.tspc_wb_ebr_ctl.rtl
Running optimization stage 1 on tspc_wb_ebr_ctl .......
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Pruning unused register s_prescale_4(0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_wb_ebr_ctl (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Post processing for work.tsls_wb_bmram.rtl
Running optimization stage 1 on tsls_wb_bmram .......
Finished optimization stage 1 on tsls_wb_bmram (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-e.vhd":23:7:23:22|Synthesizing work.pcie_rsrc_decode.rtl.
Post processing for work.pcie_rsrc_decode.rtl
Running optimization stage 1 on pcie_rsrc_decode .......
Finished optimization stage 1 on pcie_rsrc_decode (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\tspc_rtc\vhdl\tspc_rtc-e.vhd":29:7:29:14|Synthesizing work.tspc_rtc.rtl.
Post processing for work.tspc_rtc.rtl
Running optimization stage 1 on tspc_rtc .......
Finished optimization stage 1 on tspc_rtc (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys-e.vhd":23:7:23:17|Synthesizing work.pcie_subsys.rtl.
@W: CD638 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys-a_rtl.vhd":40:10:40:20|Signal s_u2_refclk is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-e.vhd":26:7:26:26|Synthesizing work.tsls_wb_pcie_to_b4sq.rtl.
@W: CD638 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-a_rtl.vhd":34:10:34:26|Signal s_u2_wb_cyc_local is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-a_rtl.vhd":39:10:39:25|Signal s_u2_wb_we_local is undriven. Either assign the signal a value or remove the signal declaration.
Running optimization stage 1 on b4sq_credit_config .......
Finished optimization stage 1 on b4sq_credit_config (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd":31:7:31:19|Synthesizing work.b4sq_pcie_svc.rtl.
Post processing for work.b4sq_pcie_svc.rtl
Running optimization stage 1 on b4sq_pcie_svc .......
@W: CL271 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Pruning unused bits 7 to 5 of s_link_cntl_reg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Pruning unused bits 2 to 0 of s_link_cntl_reg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Pruning unused bits 10 to 9 of s_dev_cntl_reg_3(14 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Pruning unused bits 4 to 0 of s_dev_cntl_reg_3(14 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on b4sq_pcie_svc (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter-e.vhd":32:7:32:22|Synthesizing work.b4sq_tlp_xmitter.rtl.
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":31:7:31:20|Synthesizing work.tspc_fifo_sync.rtl.
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":29:7:29:24|Synthesizing work.tspc_fifo_sync_mem.rtl.
Running optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_0 .......
Finished optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Post processing for work.tspc_fifo_sync_mem.rtl
Running optimization stage 1 on tspc_fifo_sync_mem .......
Finished optimization stage 1 on tspc_fifo_sync_mem (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":33:7:33:24|Synthesizing work.tspc_fifo_ctl_sync.rtl.
@N: CD233 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":34:21:34:22|Using sequential encoding for type t_frd_state.
Post processing for work.tspc_fifo_ctl_sync.rtl
Running optimization stage 1 on tspc_fifo_ctl_sync .......
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Pruning unused register s_rd_mem_adr_prev_4(8 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Pruning unused register s_frd_state_3(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Pruning unused register s_fc_gt1_prev_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Pruning unused register s_adr_pipe_full_5. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_fifo_ctl_sync (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
Post processing for work.tspc_fifo_sync.rtl
Running optimization stage 1 on tspc_fifo_sync .......
Finished optimization stage 1 on tspc_fifo_sync (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue-e.vhd":32:7:32:20|Synthesizing work.b4sq_tlp_queue.rtl.
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd":31:7:31:20|Synthesizing work.tspc_fifo_sync.rtl.
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":29:7:29:24|Synthesizing work.tspc_fifo_sync_mem.rtl.
Running optimization stage 1 on pmi_distributed_dpram_work_versa_ecp5_rtl_0 .......
Finished optimization stage 1 on pmi_distributed_dpram_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
Post processing for work.tspc_fifo_sync_mem.rtl
Running optimization stage 1 on tspc_fifo_sync_mem .......
Finished optimization stage 1 on tspc_fifo_sync_mem (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":33:7:33:24|Synthesizing work.tspc_fifo_ctl_sync.rtl.
@N: CD233 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":34:21:34:22|Using sequential encoding for type t_frd_state.
Post processing for work.tspc_fifo_ctl_sync.rtl
Running optimization stage 1 on tspc_fifo_ctl_sync .......
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Pruning unused register s_rd_mem_adr_prev_4(5 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Pruning unused register s_frd_state_3(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Pruning unused register s_fc_gt1_prev_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Pruning unused register s_adr_pipe_full_5. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on tspc_fifo_ctl_sync (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
Post processing for work.tspc_fifo_sync.rtl
Running optimization stage 1 on tspc_fifo_sync .......
Finished optimization stage 1 on tspc_fifo_sync (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-e.vhd":29:7:29:24|Synthesizing work.b4sq_tlp_queue_ctl.rtl.
Post processing for work.b4sq_tlp_queue_ctl.rtl
Running optimization stage 1 on b4sq_tlp_queue_ctl .......
Finished optimization stage 1 on b4sq_tlp_queue_ctl (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
Post processing for work.b4sq_tlp_queue.rtl
Running optimization stage 1 on b4sq_tlp_queue .......
Finished optimization stage 1 on b4sq_tlp_queue (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-e.vhd":31:7:31:22|Synthesizing work.b4sq_tlp_arbiter.rtl.
@N: CD231 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":34:19:34:20|Using onehot encoding for type t_xarb_fsm. For example, enumeration xa_idle is mapped to "1000000000".
Post processing for work.b4sq_tlp_arbiter.rtl
Running optimization stage 1 on b4sq_tlp_arbiter .......
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":175:6:175:7|Pruning unused register s_tlp_rdy_p_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":175:6:175:7|Pruning unused register s_tlp_rdy_np_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":175:6:175:7|Pruning unused register s_tlp_rdy_cpl_2. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on b4sq_tlp_arbiter (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Post processing for work.b4sq_tlp_xmitter.rtl
Running optimization stage 1 on b4sq_tlp_xmitter .......
Finished optimization stage 1 on b4sq_tlp_xmitter (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-e.vhd":33:7:33:21|Synthesizing work.b4sq_pkt_decode.rtl.
@N: CD231 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":33:24:33:25|Using onehot encoding for type t_pkt_dec_fsm. For example, enumeration pd_idle is mapped to "100000000000000000000000000000".
Post processing for work.b4sq_pkt_decode.rtl
Running optimization stage 1 on b4sq_pkt_decode .......
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Pruning unused register s_tlp_data_phase_3. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Pruning unused bits 63 to 13 of s_tlp_adr_5(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing unused bit 7 of s_req_adr_9(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing unused bit 12 of s_cplx_tx_byte_count_5(12 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL190 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Optimizing register bit s_wb_bte(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Optimizing register bit s_wb_bte(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Pruning unused register s_wb_bte(1 downto 0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on b4sq_pkt_decode (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-e.vhd":31:7:31:22|Synthesizing work.b4sq_pkt_rx_fifo.rtl.
Running optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_1 .......
Finished optimization stage 1 on pmi_ram_dp_work_versa_ecp5_rtl_1 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-e.vhd":30:7:30:29|Synthesizing work.b4sq_pkt_rx_fifo_istage.rtl.
Post processing for work.b4sq_pkt_rx_fifo_istage.rtl
Running optimization stage 1 on b4sq_pkt_rx_fifo_istage .......
@W: CL169 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd":84:6:84:7|Pruning unused register s_cplx_status_6(2 downto 0). Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on b4sq_pkt_rx_fifo_istage (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":33:7:33:24|Synthesizing work.tspc_fifo_ctl_sync.rtl.
@N: CD233 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":34:21:34:22|Using sequential encoding for type t_frd_state.
Post processing for work.tspc_fifo_ctl_sync.rtl
Running optimization stage 1 on tspc_fifo_ctl_sync .......
Finished optimization stage 1 on tspc_fifo_ctl_sync (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Post processing for work.b4sq_pkt_rx_fifo.rtl
Running optimization stage 1 on b4sq_pkt_rx_fifo .......
Finished optimization stage 1 on b4sq_pkt_rx_fifo (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Post processing for work.tsls_wb_pcie_to_b4sq.rtl
Running optimization stage 1 on tsls_wb_pcie_to_b4sq .......
Finished optimization stage 1 on tsls_wb_pcie_to_b4sq (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-e.vhd":24:7:24:21|Synthesizing work.lscc_pcie_x1_ip.rtl.
@W: CD272 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-a_rtl.vhd":289:6:289:24|Comparison (=) of different length arrays is always false!
@W: CD272 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-a_rtl.vhd":289:29:289:48|Comparison (=) of different length arrays is always false!
@W: CD638 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-a_rtl.vhd":25:10:25:19|Signal s_u2_rst_n is undriven. Either assign the signal a value or remove the signal declaration.
Running optimization stage 1 on pcie_x1_e5 .......
Finished optimization stage 1 on pcie_x1_e5 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Post processing for work.lscc_pcie_x1_ip.rtl
Running optimization stage 1 on lscc_pcie_x1_ip .......
Finished optimization stage 1 on lscc_pcie_x1_ip (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-e.vhd":19:7:19:18|Synthesizing work.tspc_cdc_sig.rtl.
Post processing for work.tspc_cdc_sig.rtl
Running optimization stage 1 on tspc_cdc_sig .......
Finished optimization stage 1 on tspc_cdc_sig (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Post processing for work.pcie_subsys.rtl
Running optimization stage 1 on pcie_subsys .......
Finished optimization stage 1 on pcie_subsys (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Post processing for work.core_ae53.rtl
Running optimization stage 1 on core_ae53 .......
Finished optimization stage 1 on core_ae53 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Post processing for work.versa_ecp5.rtl
Running optimization stage 1 on versa_ecp5 .......
Finished optimization stage 1 on versa_ecp5 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on tspc_cdc_sig_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_cdc_sig_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on pcie_x1_e5 .......
Finished optimization stage 2 on pcie_x1_e5 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on lscc_pcie_x1_ip_V6_x_false_ECP5UM .......
Finished optimization stage 2 on lscc_pcie_x1_ip_V6_x_false_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0 .......
@N: CL201 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Trying to extract state machine for register s_frd_state.
Extracted state machine for register s_frd_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":45:6:45:13|Input i_clk_en is unused.
Finished optimization stage 2 on tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 118MB)
Running optimization stage 2 on b4sq_pkt_rx_fifo_istage .......
Finished optimization stage 2 on b4sq_pkt_rx_fifo_istage (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 118MB)
Running optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_1 .......
Finished optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_1 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 118MB)
Running optimization stage 2 on b4sq_pkt_rx_fifo_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on b4sq_pkt_rx_fifo_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 118MB)
Running optimization stage 2 on b4sq_pkt_decode .......
@N: CL201 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Trying to extract state machine for register s_wb_cti.
Extracted state machine for register s_wb_cti
State machine has 3 reachable states with original encodings of:
   000
   010
   111
@N: CL201 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Trying to extract state machine for register s_pkt_dec_fsm.
@W: CL279 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Pruning register bits 3 to 2 of s_cplx_tx_sta(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Optimizing register bit s_cplx_tx_sta(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Pruning register bit 0 of s_cplx_tx_sta(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-e.vhd":46:6:46:23|Input port bit 6 of i_cfg_io_space_sel(6 downto 0) is unused 
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-e.vhd":48:6:48:27|Input i_ctl_max_payload_size is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-e.vhd":56:6:56:19|Input i_tlp_rx_empty is unused.
Finished optimization stage 2 on b4sq_pkt_decode (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 133MB)
Running optimization stage 2 on b4sq_tlp_arbiter .......
@N: CL201 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":175:6:175:7|Trying to extract state machine for register s_xarb_fsm.
Extracted state machine for register s_xarb_fsm
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-e.vhd":38:6:38:13|Input i_ca_npd is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-e.vhd":50:6:50:20|Input i_tlp_empty_cpl is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-e.vhd":51:6:51:19|Input i_tlp_empty_np is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-e.vhd":52:6:52:18|Input i_tlp_empty_p is unused.
Finished optimization stage 2 on b4sq_tlp_arbiter (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 133MB)
Running optimization stage 2 on b4sq_tlp_queue_ctl .......
Finished optimization stage 2 on b4sq_tlp_queue_ctl (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 133MB)
Running optimization stage 2 on tspc_fifo_ctl_sync_1_1_1_64_1 .......
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":45:6:45:13|Input i_clk_en is unused.
Finished optimization stage 2 on tspc_fifo_ctl_sync_1_1_1_64_1 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 133MB)
Running optimization stage 2 on pmi_distributed_dpram_work_versa_ecp5_rtl_0 .......
Finished optimization stage 2 on pmi_distributed_dpram_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 133MB)
Running optimization stage 2 on tspc_fifo_sync_mem_true_64_1_ECP5UM_ANY_1 .......
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":41:6:41:10|Input i_clr is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":45:6:45:16|Input i_rd_reg_en is unused.
Finished optimization stage 2 on tspc_fifo_sync_mem_true_64_1_ECP5UM_ANY_1 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 133MB)
Running optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_1layer0 .......
Finished optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_1layer0 (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 133MB)
Running optimization stage 2 on b4sq_tlp_queue_64_ECP5UM .......
Finished optimization stage 2 on b4sq_tlp_queue_64_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 133MB)
Running optimization stage 2 on tspc_fifo_ctl_sync_1_1_1_512_1 .......
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd":45:6:45:13|Input i_clk_en is unused.
Finished optimization stage 2 on tspc_fifo_ctl_sync_1_1_1_512_1 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_0 .......
Finished optimization stage 2 on pmi_ram_dp_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on tspc_fifo_sync_mem_false_512_1_ECP5UM_ANY_1 .......
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":41:6:41:10|Input i_clr is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd":45:6:45:16|Input i_rd_reg_en is unused.
Finished optimization stage 2 on tspc_fifo_sync_mem_false_512_1_ECP5UM_ANY_1 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_fifo_sync_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on b4sq_tlp_xmitter_512_512_512_64_ECP5UM .......
Finished optimization stage 2 on b4sq_tlp_xmitter_512_512_512_64_ECP5UM (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on b4sq_pcie_svc .......
@N: CL135 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":233:6:233:7|Found sequential shift s_synced_rst_n with address depth of 3 words and data bit width of 1.
@W: CL246 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd":36:6:36:19|Input port bits 10 to 9 of i_dev_cntl_reg(14 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd":36:6:36:19|Input port bits 4 to 0 of i_dev_cntl_reg(14 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd":41:6:41:20|Input port bits 7 to 5 of i_link_cntl_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd":41:6:41:20|Input port bits 2 to 0 of i_link_cntl_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd":47:6:47:22|Input i_tx_ca_p_recheck is unused.
Finished optimization stage 2 on b4sq_pcie_svc (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on b4sq_credit_config .......
Finished optimization stage 2 on b4sq_credit_config (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0 .......
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-e.vhd":48:6:48:23|Input i_decode_cyc_local is unused.
Finished optimization stage 2 on tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on pcie_subsys_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on pcie_subsys_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on tspc_rtc_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tspc_rtc_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on pcie_rsrc_decode .......
@W: CL246 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-e.vhd":25:6:25:17|Input port bits 11 to 0 of i_decode_adr(12 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-e.vhd":26:6:26:21|Input port bits 6 to 1 of i_decode_bar_hit(6 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on pcie_rsrc_decode (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0 .......
@N: CL201 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Trying to extract state machine for register s_wb_fsm.
Extracted state machine for register s_wb_fsm
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL247 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":45:6:45:13|Input port bit 12 of i_wb_adr(12 downto 0) is unused 
@W: CL246 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":45:6:45:13|Input port bits 1 to 0 of i_wb_adr(12 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":42:6:42:14|Input i_ram_err is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":43:6:43:14|Input i_ram_rty is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":44:6:44:15|Input i_ram_wait is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":46:6:46:13|Input i_wb_bte is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd":50:6:50:14|Input i_wb_lock is unused.
Finished optimization stage 2 on tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 .......
Finished optimization stage 2 on pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on tsls_wb_bmram_work_versa_ecp5_rtl_0layer0 .......
Finished optimization stage 2 on tsls_wb_bmram_work_versa_ecp5_rtl_0layer0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on core_ae53 .......
Finished optimization stage 2 on core_ae53 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)
Running optimization stage 2 on versa_ecp5 .......
Finished optimization stage 2 on versa_ecp5 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 133MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 122MB peak: 133MB)


Process completed successfully.
# Mon Jan  3 11:27:59 2022

###########################################################]
###########################################################[
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_cref\x_cref.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\x_pcie\src\params\pci_exp_params.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie_core_bb.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_sync1s.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v" (library work)
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":125:7:125:17|Net kcntl_in_d0 is not declared.
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs.v" (library work)
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pipe.v" (library work)
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pipe.v":146:7:146:20|Net TxElecIdle_chx is not declared.
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v" (library work)
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":282:7:282:18|Net ffc_quad_rst is not declared.
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":302:7:302:10|Net pwdn is not declared.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":392:19:392:31|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":398:19:398:30|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":537:25:537:37|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":549:25:549:36|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":580:25:580:37|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":587:25:587:36|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":868:30:868:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":870:30:870:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":885:30:885:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":887:30:887:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":891:30:891:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":893:30:893:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":897:30:897:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":899:30:899:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":903:30:903:42|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":905:30:905:41|Read directive translate_on.
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":938:18:938:30|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":950:18:950:29|Read directive translate_on.
@W: CG1337 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":987:16:987:23|Net ffs_rlol is not declared.
@I::"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v" (library work)
@N: CG334 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":1:13:1:25|Read directive translate_off.
@N: CG333 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":3:13:3:24|Read directive translate_on.
@W: CG274 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used
@I::"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_credit_config\vlog\b4sq_credit_config.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":1751:7:1751:13|Synthesizing module EXTREFB in library work.
Running optimization stage 1 on EXTREFB .......
Finished optimization stage 1 on EXTREFB (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_cref\x_cref.v":8:7:8:12|Synthesizing module x_cref in library work.
Running optimization stage 1 on x_cref .......
Finished optimization stage 1 on x_cref (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":693:7:693:9|Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v":501:7:501:17|Synthesizing module pmi_fifo_dc in library work.

	pmi_data_width_w=32'b00000000000000000000000000001111
	pmi_data_width_r=32'b00000000000000000000000000001111
	pmi_data_depth_w=32'b00000000000000000000000000010000
	pmi_data_depth_r=32'b00000000000000000000000000010000
	pmi_full_flag=32'b00000000000000000000000000010000
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000001100
	pmi_almost_empty_flag=32'b00000000000000000000000000000100
	pmi_regmode=24'b011100100110010101100111
	pmi_resetmode=40'b0110000101110011011110010110111001100011
	pmi_family=40'b0100010101000011010100000011010101010101
	module_type=88'b0111000001101101011010010101111101100110011010010110011001101111010111110110010001100011
	pmi_implementation=24'b010011000101010101010100
   Generated name = pmi_fifo_dc_Z1_layer1
Running optimization stage 1 on pmi_fifo_dc_Z1_layer1 .......
Finished optimization stage 1 on pmi_fifo_dc_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_sync1s.v":2:7:2:19|Synthesizing module x_pcie_sync1s in library work.

	WIDTH=32'b00000000000000000000000000000001
   Generated name = x_pcie_sync1s_1s
@N: CG179 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_sync1s.v":37:45:37:55|Removing redundant assignment.
Running optimization stage 1 on x_pcie_sync1s_1s .......
Finished optimization stage 1 on x_pcie_sync1s_1s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":3:7:3:16|Synthesizing module x_pcie_ctc in library work.
Running optimization stage 1 on x_pcie_ctc .......
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":176:0:176:5|Pruning unused register fifo_partial_empty_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":176:0:176:5|Pruning unused register fifo_partial_empty_d2. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on x_pcie_ctc (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pipe.v":3:7:3:17|Synthesizing module x_pcie_pipe in library work.
@W: CG133 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pipe.v":74:26:74:26|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pipe.v":74:29:74:29|Object m is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on x_pcie_pipe .......
Finished optimization stage 1 on x_pcie_pipe (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":1779:7:1779:10|Synthesizing module DCUA in library work.
Running optimization stage 1 on DCUA .......
Finished optimization stage 1 on DCUA (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":82:7:82:24|Synthesizing module x_pcie_pcsrsl_core in library work.

	pnum_channels=32'b00000000000000000000000000000001
	pprotocol=32'b01010000010000110100100101000101
	pserdes_mode=72'b010100100101100000100000010000010100111001000100001000000101010001011000
	pport_tx_rdy=56'b01000101010011100100000101000010010011000100010101000100
	pwait_tx_rdy=32'b00000000000000000000101110111000
	pport_rx_rdy=56'b01000101010011100100000101000010010011000100010101000100
	pwait_rx_rdy=32'b00000000000000000000101110111000
	lreset_pwidth=32'b00000000000000000000000000000011
	lwait_b4_trst=32'b00000000000010111110101111000010
	lwait_b4_trst_s=32'b00000000000000000000001100001101
	lplol_cnt_width=32'b00000000000000000000000000010100
	lwait_after_plol0=32'b00000000000000000000000000000100
	lwait_b4_rrst=32'b00000000000001110000010011100000
	lwait_b4_rrst_s=32'b00000000000000000000000111001100
	lrlol_cnt_width=32'b00000000000000000000000000010011
	llols_cnt_width=32'b00000000000000000000000000010010
	lwait_after_lols=32'b00000000000000111110100000000000
	lwait_after_lols_s=32'b00000000000000000000000010010110
	lrdb_max=32'b00000000000000000000000000001111
	ltxr_wait_width=32'b00000000000000000000000000001100
	lrxr_wait_width=32'b00000000000000000000000000001100
   Generated name = x_pcie_pcsrsl_core_Z2_layer1
@W: CG133 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":299:33:299:39|Object rxp_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":300:33:300:39|Object rxp_rst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":301:33:301:42|Removing wire rxp_cnt_tc, as there is no assignment to it.
Running optimization stage 1 on x_pcie_pcsrsl_core_Z2_layer1 .......
@W: CL318 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":207:33:207:48|*Output rdo_rx_pcs_rst_c has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":611:3:611:8|Pruning unused register genblk2.rlolsz_cnt[17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":544:3:544:8|Pruning unused register genblk2.rlols_db. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":535:3:535:8|Pruning unused register genblk2.rdb_cnt[3:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on x_pcie_pcsrsl_core_Z2_layer1 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":807:7:807:24|Synthesizing module x_pcie_pcssll_core in library work.

	PPROTOCOL=32'b01010000010000110100100101000101
	PLOL_SETTING=32'b00000000000000000000000000000001
	PDYN_RATE_CTRL=64'b0100010001001001010100110100000101000010010011000100010101000100
	PPCIE_MAX_RATE=24'b001100100010111000110101
	PDIFF_VAL_LOCK=32'b00000000000000000000000000110001
	PDIFF_VAL_UNLOCK=32'b00000000000000000000000101001000
	PPCLK_TC=32'b00000000000000101000000000000000
	PDIFF_DIV11_VAL_LOCK=32'b00000000000000000000000000000000
	PDIFF_DIV11_VAL_UNLOCK=32'b00000000000000000000000000000000
	PPCLK_DIV11_TC=32'b00000000000000000000000000000000
	LPLL_LOSS_ST=2'b00
	LPLL_PRELOSS_ST=2'b01
	LPLL_PRELOCK_ST=2'b10
	LPLL_LOCK_ST=2'b11
	LRCLK_TC=16'b1111111111111111
	LRCLK_TC_PUL_WIDTH=16'b0000000000110010
   Generated name = x_pcie_pcssll_core_Z3_layer1
Running optimization stage 1 on x_pcie_pcssll_core_Z3_layer1 .......
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 0 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 4 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 5 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 15 of genblk3.rdiff_comp_unlock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 3 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 6 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 8 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 15 of genblk3.rdiff_comp_lock[15:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 0 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 1 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 2 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 3 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 4 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 5 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 6 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 7 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 8 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 9 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 10 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 11 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 12 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 13 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 14 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 16 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 18 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 19 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 20 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|All reachable assignments to bit 21 of genblk3.rcount_tc[21:0] assign 0, register removed by optimization.
Finished optimization stage 1 on x_pcie_pcssll_core_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs.v":8:7:8:16|Synthesizing module x_pcie_pcs in library work.
@W: CS263 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs.v":470:50:470:56|Port-width mismatch for port sli_cpri_mode. The port definition is 1 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@N: CG794 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs.v":483:10:483:20|Using module rx_rsl from library work
Running optimization stage 1 on x_pcie_pcs .......
Finished optimization stage 1 on x_pcie_pcs (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v":1541:7:1541:15|Synthesizing module PCSCLKDIV in library work.
Running optimization stage 1 on PCSCLKDIV .......
Finished optimization stage 1 on PCSCLKDIV (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":7:7:7:16|Synthesizing module x_pcie_phy in library work.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":80:14:80:17|Removing wire cout, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":81:14:81:25|Removing wire ffs_rlol_ch1, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":82:14:82:25|Removing wire ffs_rlol_ch2, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":83:14:83:25|Removing wire ffs_rlol_ch3, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":99:14:99:26|Removing wire ff_tx_f_clk_1, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":100:14:100:26|Removing wire ff_tx_f_clk_2, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":101:14:101:26|Removing wire ff_tx_f_clk_3, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":103:14:103:26|Removing wire ff_tx_h_clk_1, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":104:14:104:26|Removing wire ff_tx_h_clk_2, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":105:14:105:26|Removing wire ff_tx_h_clk_3, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":149:30:149:40|Removing wire ffc_pwdnb_1, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":150:30:150:40|Removing wire ffc_pwdnb_2, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":151:30:151:40|Removing wire ffc_pwdnb_3, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":154:27:154:36|Removing wire ffc_rrst_1, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":155:27:155:36|Removing wire ffc_rrst_2, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":156:27:156:36|Removing wire ffc_rrst_3, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":205:30:205:43|Removing wire enable_det_all, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":261:30:261:45|Removing wire RxElecIdle_ch1_8, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":262:30:262:45|Removing wire RxElecIdle_ch2_8, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":263:30:263:45|Removing wire RxElecIdle_ch3_8, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":266:5:266:16|Removing wire ff_rx_fclk_1, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":267:5:267:16|Removing wire ff_rx_fclk_2, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":268:5:268:16|Removing wire ff_rx_fclk_3, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":270:5:270:12|Removing wire quad_rst, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":271:5:271:15|Removing wire lane_tx_rst, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":272:14:272:24|Removing wire lane_rx_rst, as there is no assignment to it.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":273:5:273:13|Removing wire lane_rrst, as there is no assignment to it.
Running optimization stage 1 on x_pcie_phy .......
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register ffc_pcie_det_en_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register ffc_pcie_det_en_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register ffc_pcie_det_en_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_1_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_1_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_1_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_2_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_2_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_2_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_3_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_3_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register done_3_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Pruning unused register det_result[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":771:0:771:5|Pruning unused register enable_det_ch1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":771:0:771:5|Pruning unused register enable_det_ch2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":771:0:771:5|Pruning unused register enable_det_ch3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":608:0:608:5|Pruning unused register rlol_sync[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":608:0:608:5|Pruning unused register rx_elec[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":608:0:608:5|Pruning unused register rlol_fclk[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":608:0:608:5|Pruning unused register rlol_rst_ch[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register lol_all_d0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register lol_all_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register lol_all_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register lol_all_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register lol_all_d4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register lol_all_d5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register lol_all_d6. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register lol_all_d7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":323:0:323:5|Pruning unused register sync_rst. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 1 of RxLOL_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 2 of RxLOL_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 3 of RxLOL_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 1 of RxLOL[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 2 of RxLOL[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 3 of RxLOL[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 1 of RxEI_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 2 of RxEI_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 3 of RxEI_sync[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 1 of RxEI[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 2 of RxEI[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 3 of RxEI[3:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 1 of EI_low_pulse[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 2 of EI_low_pulse[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 3 of EI_low_pulse[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 1 of EI_low[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 2 of EI_low[3:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|All reachable assignments to bit 3 of EI_low[3:0] assign 0, register removed by optimization.
@W: CL190 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Optimizing register bit RxLOL_del[1] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Optimizing register bit RxLOL_del[2] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Optimizing register bit RxLOL_del[3] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Pruning register bits 3 to 1 of RxLOL_del[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on x_pcie_phy (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie_core_bb.v":1:7:1:17|Synthesizing module x_pcie_core in library work.
@W: CG146 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie_core_bb.v":1:7:1:17|Creating black box for empty module x_pcie_core

@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie.v":23:7:23:12|Synthesizing module x_pcie in library work.
Running optimization stage 1 on x_pcie .......
Finished optimization stage 1 on x_pcie (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":11:7:11:16|Synthesizing module pcie_x1_e5 in library work.
@W: CG360 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":160:31:160:50|Removing wire pcs_clkdiv0_CLKI_sig, as there is no assignment to it.
Running optimization stage 1 on pcie_x1_e5 .......
Finished optimization stage 1 on pcie_x1_e5 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CG364 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_credit_config\vlog\b4sq_credit_config.v":30:7:30:24|Synthesizing module b4sq_credit_config in library work.
Running optimization stage 1 on b4sq_credit_config .......
Finished optimization stage 1 on b4sq_credit_config (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on b4sq_credit_config .......
Finished optimization stage 2 on b4sq_credit_config (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 99MB)
Running optimization stage 2 on pcie_x1_e5 .......
@W: CL156 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":160:31:160:50|*Input pcs_clkdiv0_CLKI_sig to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on pcie_x1_e5 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 99MB)
Running optimization stage 2 on x_pcie .......
Finished optimization stage 2 on x_pcie (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 99MB)
Running optimization stage 2 on x_pcie_phy .......
@W: CL279 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Pruning register bits 3 to 2 of RxLOL_posedge[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Pruning register bits 3 to 2 of RxEI_masked_sync[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Register bit RxLOL_posedge[1] is always 0.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Pruning unused register EI_low_pulse[0]. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Pruning register bit 1 of RxLOL_posedge[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Pruning register bits 2 to 1 of RxEI_masked[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Pruning unused register start_count_del. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|Trying to extract state machine for register cs_reqdet_sm.
Extracted state machine for register cs_reqdet_sm
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL156 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|*Input un1_RxElecIdle_ch0_8[1:0] to expression [dffs] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":58:28:58:36|Input phy_cfgln is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":60:28:60:37|Input flip_lanes is unused.
Finished optimization stage 2 on x_pcie_phy (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on PCSCLKDIV .......
Finished optimization stage 2 on PCSCLKDIV (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on x_pcie_pcs .......
Finished optimization stage 2 on x_pcie_pcs (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on x_pcie_pcssll_core_Z3_layer1 .......
@W: CL260 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|Pruning register bit 17 of genblk3.rcount_tc[17:16]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|Pruning register bits 8 to 7 of genblk3.rdiff_comp_unlock[8:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|Pruning register bits 5 to 4 of genblk3.rdiff_comp_lock[5:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|Pruning unused register genblk3.rdiff_comp_unlock[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1112:0:1112:5|Pruning unused register genblk3.rcount_tc[16]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1174:0:1174:5|Trying to extract state machine for register sll_state.
Extracted state machine for register sll_state
State machine has 3 reachable states with original encodings of:
   00
   01
   11
@N: CL159 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":831:6:831:18|Input sli_cpri_mode is unused.
@N: CL159 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":832:6:832:18|Input sli_pcie_mode is unused.
Finished optimization stage 2 on x_pcie_pcssll_core_Z3_layer1 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on x_pcie_pcsrsl_core_Z2_layer1 .......
@W: CL190 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":414:3:414:8|Optimizing register bit genblk1.txp_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":375:3:375:8|Optimizing register bit genblk1.txs_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":561:3:561:8|Optimizing register bit genblk2.rxs_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":561:3:561:8|Pruning register bit 2 of genblk2.rxs_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":375:3:375:8|Pruning register bit 2 of genblk1.txs_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":414:3:414:8|Pruning register bit 2 of genblk1.txp_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":188:33:188:48|Input port bits 3 to 1 of rui_tx_pcs_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":192:33:192:51|Input port bits 3 to 1 of rui_rx_serdes_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":193:33:193:48|Input port bits 3 to 1 of rui_rx_pcs_rst_c[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":194:33:194:48|Input port bits 3 to 1 of rdi_rx_los_low_s[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":195:33:195:48|Input port bits 3 to 1 of rdi_rx_cdr_lol_s[3:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on x_pcie_pcsrsl_core_Z2_layer1 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on DCUA .......
Finished optimization stage 2 on DCUA (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on x_pcie_pipe .......
@N: CL159 :"C:\Projects\ECP5_Wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pipe.v":8:32:8:39|Input ffs_plol is unused.
Finished optimization stage 2 on x_pcie_pipe (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on x_pcie_ctc .......
Finished optimization stage 2 on x_pcie_ctc (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on x_pcie_sync1s_1s .......
Finished optimization stage 2 on x_pcie_sync1s_1s (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on pmi_fifo_dc_Z1_layer1 .......
Finished optimization stage 2 on pmi_fifo_dc_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on x_cref .......
Finished optimization stage 2 on x_cref (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)
Running optimization stage 2 on EXTREFB .......
Finished optimization stage 2 on EXTREFB (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 104MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\layer1.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 99MB peak: 104MB)


Process completed successfully.
# Mon Jan  3 11:28:04 2022

###########################################################]
###########################################################[
@N:"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\rx_rsl\vhdl\rx_rsl.vhd":32:8:32:13|Top entity is set to rx_rsl.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\rx_rsl\vhdl\rx_rsl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\config\vhdl\config_ae53_ecp5-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_utils\vhdl\tspc_utils-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_wbone_types\vhdl\tspc_wbone_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_pcisig_types\vhdl\tspc_pcisig_types-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter_globals-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tspc_rtc\vhdl\tspc_rtc-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53_exports-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_utils\vhdl\tspc_utils-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc_impl\common\packages\tspc_wbone_types\mti\tspc_wbone_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\packages\tspc_pcisig_types\vhdl\tspc_pcisig_types-pb.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync_comps-p.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tspc_rtc\vhdl\tspc_rtc-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_rsrc_decode\vhdl\pcie_rsrc_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd'.
@W: CD645 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":26:8:26:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\lscc_pcie_x1_ip\vhdl\lscc_pcie_x1_ip-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd'.
@W: CD645 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":27:8:27:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":28:16:28:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd'.
@W: CD645 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":27:8:27:15|Ignoring undefined library pmi_work
@W: CD642 :"C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":30:16:30:16|Ignoring use clause - library pmi_work not found ...
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\common\units\tspc_fifo_sync\top\vhdl\tspc_fifo_sync-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter-e.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_xmitter-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\top\vhdl\pcie_subsys-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\core_ae53\vhdl\core_ae53-a_rtl.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Projects\ECP5_Wishbone\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\lscc\diamond\3.12\synpbase\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\rx_rsl\vhdl\rx_rsl.vhd":32:8:32:13|Synthesizing work.rx_rsl.rx_rsl_arc.
@N: CD231 :"C:\Projects\ECP5_Wishbone\soc\units\pcie_subsys\units\rx_rsl\vhdl\rx_rsl.vhd":62:20:62:21|Using onehot encoding for type rx_sm_state. For example, enumeration powerup is mapped to "10000000".
Post processing for work.rx_rsl.rx_rsl_arc
Running optimization stage 1 on rx_rsl .......
Finished optimization stage 1 on rx_rsl (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on rx_rsl .......
Finished optimization stage 2 on rx_rsl (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\layer2.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Process completed successfully.
# Mon Jan  3 11:28:04 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@W: Z198 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie.v":253:12:253:17|Unbound component x_pcie_core of instance u1_dut 
@W: Z198 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":152:3:152:8|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_1 of instance U3_MEM 
@W: Z198 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":103:6:103:10|Unbound component pmi_distributed_dpram_work_versa_ecp5_rtl_0 of instance U1_DSRAM\.U_RAM 
@W: Z198 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":129:6:129:10|Unbound component pmi_ram_dp_work_versa_ecp5_rtl_0 of instance U1_BMRAM\.U_RAM 
@W: Z198 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Unbound component pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 of instance U2_MEM 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan  3 11:28:05 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime

Process completed successfully.
# Mon Jan  3 11:28:05 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan  3 11:28:06 2022

###########################################################]
Premap Report

# Mon Jan  3 11:28:07 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)

@A: MF827 |No constraint file specified.
@L: C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53_scck.rpt 
See clock summary report "C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 148MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 150MB)

@W: BN114 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":219:14:219:24|Removing instance pcs_clkdiv0 (in view: work.pcie_x1_e5(verilog)) of black box view:work.PCSCLKDIV(verilog) because it does not drive other instances.
@N: MO111 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":646:13:646:31|Tristate driver rdo_rx_pcs_rst_c_1 (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) on net rdo_rx_pcs_rst_c_1 (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":646:13:646:31|Tristate driver rdo_rx_pcs_rst_c_2 (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) on net rdo_rx_pcs_rst_c_2 (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":646:13:646:31|Tristate driver rdo_rx_pcs_rst_c_3 (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) on net rdo_rx_pcs_rst_c_3 (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) has its enable tied to GND.
@N: BN115 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\top\vhdl\tsls_wb_pcie_to_b4sq-a_rtl.vhd":286:3:286:7|Removing instance U5_CC (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:work.b4sq_credit_config(verilog) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":176:0:176:5|Removing sequential instance ctc_skip_removed (in view: work.x_pcie_ctc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":320:0:320:5|Removing sequential instance under_flow (in view: work.x_pcie_ctc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":308:19:308:27|Removing instance u1_sync1s (in view: work.x_pcie_ctc(verilog)) of type view:work.x_pcie_sync1s_1s(verilog) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":1001:3:1001:8|Removing sequential instance rlol_r2 (in view: work.x_pcie_phy(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_last (in view: work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_last (in view: work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance s_cpld_rx_data[31:0] (in view: work.b4sq_pkt_decode(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance s_cpld_rx_sta_err (in view: work.b4sq_pkt_decode(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance s_cpld_rx_tag[7:0] (in view: work.b4sq_pkt_decode(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance s_cplx_tx_last (in view: work.b4sq_pkt_decode(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance s_link_cntl_reg[4:3] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance s_dev_cntl_reg[14:11] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance s_dev_cntl_reg[8:5] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":287:6:287:7|Removing sequential instance s_func_reset (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":250:6:250:7|Removing sequential instance s_hot_reset (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":320:6:320:7|Removing sequential instance s_payload_active (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":210:6:210:7|Removing sequential instance s_phy_ltssm_state_d2[3:0] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":233:6:233:7|Removing sequential instance s_synced_rst_n (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":294:0:294:5|Removing sequential instance over_flow (in view: work.x_pcie_ctc(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":1001:3:1001:8|Removing sequential instance rlol_r1 (in view: work.x_pcie_phy(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_last (in view: work.tspc_fifo_ctl_sync_1_1_1_64_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_last (in view: work.tspc_fifo_ctl_sync_1_1_1_64_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_last (in view: work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_last (in view: work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_last (in view: work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_fifo_full (in view: work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_last (in view: work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_last (in view: work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_fifo_full (in view: work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_last (in view: work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd":84:6:84:7|Removing sequential instance s_cpld_push (in view: work.b4sq_pkt_rx_fifo_istage(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd":84:6:84:7|Removing sequential instance s_cplx_tag[7:0] (in view: work.b4sq_pkt_rx_fifo_istage(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":210:6:210:7|Removing sequential instance s_phy_ltssm_state_d1[3:0] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\tspc_rtc\vhdl\tspc_rtc-a_rtl.vhd":43:6:43:7|Removing sequential instance s_rtc_time[31:0] (in view: work.tspc_rtc_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":320:6:320:7|Removing sequential instance s_header_active (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":117:6:117:7|Removing sequential instance s_inta_lock_timer[3:0] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":287:6:287:7|Removing sequential instance s_func_reset_count[3:0] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":250:6:250:7|Removing sequential instance s_hot_reset_count[3:0] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":320:6:320:7|Removing sequential instance s_tx_data_count[2:0] (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":320:6:320:7|Removing sequential instance s_hdr_4dw (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":287:6:287:7|Removing sequential instance s_func_active_state (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":287:6:287:7|Removing sequential instance s_func_active_sync (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":287:6:287:7|Removing sequential instance s_func_active_prev (in view: work.b4sq_pcie_svc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_data_free[9:0] (in view: work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_fifo_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_fifo_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_data_free[9:0] (in view: work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_fifo_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_fifo_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_fifo_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_fifo_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_fifo_afull (in view: work.tspc_fifo_ctl_sync_1_1_1_64_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_fifo_aempty (in view: work.tspc_fifo_ctl_sync_1_1_1_64_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd":84:6:84:7|Removing sequential instance s_cplx_sta_err (in view: work.b4sq_pkt_rx_fifo_istage(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_rd_fifo_aempty (in view: work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance s_wr_fifo_afull (in view: work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":480:3:480:8|Removing sequential instance genblk1\.genblk2\.txr_wt_cnt[11:0] (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":462:6:462:11|Removing sequential instance genblk1\.genblk2\.mfor\[0\]\.txpr_appd[0] (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":490:3:490:8|Removing sequential instance genblk1\.genblk2\.ruo_tx_rdyr (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":472:3:472:8|Removing sequential instance genblk1\.genblk2\.txr_wt_en (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":451:3:451:8|Removing sequential instance genblk1\.genblk2\.txdpr_appd (in view: work.x_pcie_pcsrsl_core_Z2_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine sll_state[2:0] (in view: work.x_pcie_pcssll_core_Z3_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   11 -> 10
Encoding state machine cs_reqdet_sm[3:0] (in view: work.x_pcie_phy(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":797:0:797:5|There are no possible illegal states for state machine cs_reqdet_sm[3:0] (in view: work.x_pcie_phy(verilog)); safe FSM implementation is not required.
Encoding state machine s_frd_state[0:3] (in view: work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|There are no possible illegal states for state machine s_frd_state[0:3] (in view: work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl)); safe FSM implementation is not required.
Encoding state machine s_wb_cti[0:2] (in view: work.b4sq_pkt_decode(rtl))
original code -> new code
   000 -> 00
   010 -> 01
   111 -> 10
Encoding state machine s_xarb_fsm[0:9] (in view: work.b4sq_tlp_arbiter(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine s_wb_fsm[0:4] (in view: work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine s_wb_fsm[0:4] (in view: work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 187MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 186MB peak: 187MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=108 on top level netlist versa_ecp5 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 186MB peak: 187MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock        Clock                   Clock
Level     Clock                                   Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------
0 -       System                                  280.0 MHz     3.571         system       system_clkgroup         0    
                                                                                                                        
0 -       x_pcie_phy|PCLK_by_2_inferred_clock     280.0 MHz     3.571         inferred     Inferred_clkgroup_0     1212 
                                                                                                                        
0 -       x_cref|refclko_inferred_clock           280.0 MHz     3.571         inferred     Inferred_clkgroup_2     179  
                                                                                                                        
0 -       x_pcie_phy|PCLK_inferred_clock          280.0 MHz     3.571         inferred     Inferred_clkgroup_1     108  
                                                                                                                        
0 -       x_pcie_pcs|rx_pclk_inferred_clock       280.0 MHz     3.571         inferred     Inferred_clkgroup_4     84   
                                                                                                                        
0 -       x_pcie_pcs|tx_pclk_inferred_clock       280.0 MHz     3.571         inferred     Inferred_clkgroup_3     52   
========================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                                                                                                                    Clock Pin                                                                                                       Non-clock Pin     Non-clock Pin                                                                                          
Clock                                   Load      Pin                                                                                                                       Seq Example                                                                                                     Seq Example       Comb Example                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  0         -                                                                                                                         -                                                                                                               -                 -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_pcie_phy|PCLK_by_2_inferred_clock     1212      U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_clkdiv.CDIVX(PCSCLKDIV)                  U1_CORE.U5_MEM.U1_MCTL.s_wb_cyc.C                                                                               -                 -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_cref|refclko_inferred_clock           179       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_cref_inst.EXTREF0_inst.REFCLKO(EXTREFB)                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.lsm_s.C      -                 -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_pcie_phy|PCLK_inferred_clock          108       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_clkdiv.CDIV1(PCSCLKDIV)                  U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.detect_req_del.C                   -                 -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_pcie_pcs|rx_pclk_inferred_clock       84        U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst.CH0_FF_RX_PCLK(DCUA)     U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx.C     -                 U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.ff_rx_fclk_0.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_pcie_pcs|tx_pclk_inferred_clock       52        U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst.CH0_FF_TX_PCLK(DCUA)     U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync.C     -                 -                                                                                                      
=====================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT529 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-a_rtl.vhd":44:6:44:7|Found inferred clock x_pcie_phy|PCLK_by_2_inferred_clock which controls 1212 sequential elements including U1_CORE.U1_PCIE.U1_RST_CDC.s_cdc_sync. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":239:0:239:5|Found inferred clock x_pcie_phy|PCLK_inferred_clock which controls 108 sequential elements including U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.ctc_status_out[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":551:3:551:8|Found inferred clock x_cref|refclko_inferred_clock which controls 179 sequential elements including U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.rlol1_cnt[18:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1132:0:1132:5|Found inferred clock x_pcie_pcs|tx_pclk_inferred_clock which controls 52 sequential elements including U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":131:0:131:5|Found inferred clock x_pcie_pcs|rx_pclk_inferred_clock which controls 84 sequential elements including U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

5 non-gated/non-generated clock tree(s) driving 1635 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================================================================================ Non-Gated/Non-Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                                                                                                     Drive Element Type     Fanout     Sample Instance                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_clkdiv.CDIVX                       PCSCLKDIV              1212       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.count_ms[16:0]                      
@KP:ckid0_1       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_cref_inst.EXTREF0_inst.REFCLKO                               EXTREFB                179        U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[31:0]     
@KP:ckid0_2       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst.CH0_FF_TX_PCLK     DCUA                   52         U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[21:0]
@KP:ckid0_3       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_clkdiv.CDIV1                       PCSCLKDIV              108        U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.cs_reqdet_sm[1]                     
@KP:ckid0_4       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_pclk                      x_pcie_pcs             84         U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxValid_chx_reg          
=========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: MF203 |Set autoconstraint_io 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 187MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 186MB peak: 187MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 188MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 101MB peak: 188MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan  3 11:28:09 2022

###########################################################]
Map & Optimize Report

# Mon Jan  3 11:28:09 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

@W: BN132 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_push_pipe[1:0] because it is equivalent to instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_push_pipe[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_wr_mem_adr[8:0] because it is equivalent to instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)

@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Found counter in view:work.x_pcie_phy(verilog) instance count_ms[16:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":1017:3:1017:8|Found counter in view:work.x_pcie_phy(verilog) instance rsl_rdy_cnt[9:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":913:0:913:5|Found counter in view:work.x_pcie_phy(verilog) instance detsm_cnt[7:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":556:0:556:5|Found counter in view:work.x_pcie_phy(verilog) instance ei_counter[6:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":551:3:551:8|Found counter in view:work.x_pcie_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlol1_cnt[18:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":365:3:365:8|Found counter in view:work.x_pcie_pcsrsl_core_Z2_layer1(verilog) instance genblk1\.plol_cnt[19:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":699:3:699:8|Found counter in view:work.x_pcie_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.genblk3\.rxr_wt_cnt[11:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":599:3:599:8|Found counter in view:work.x_pcie_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlols0_cnt[17:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":960:0:960:5|Found counter in view:work.x_pcie_pcssll_core_Z3_layer1(verilog) instance rhb_wait_cnt[7:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1132:0:1132:5|Found counter in view:work.x_pcie_pcssll_core_Z3_layer1(verilog) instance pcount[21:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":921:0:921:5|Found counter in view:work.x_pcie_pcssll_core_Z3_layer1(verilog) instance rcount[15:0] 
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1174:0:1174:5|Removing sequential instance sll_state[0] (in view: work.x_pcie_pcssll_core_Z3_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1174:0:1174:5|Boundary register sll_state[0] (in view: work.x_pcie_pcssll_core_Z3_layer1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\rx_rsl\vhdl\rx_rsl.vhd":82:6:82:7|Found counter in view:work.rx_rsl(rx_rsl_arc) instance cnt[31:0] 
@N: MO230 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U5_FP.U1_CTL.s_rd_data_count[9:0]  
@N: MO230 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U5_FP.U1_CTL.s_fc_data_count[9:0]  
@N: MO231 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U5_FP.U1_CTL.s_rd_mem_adr[8:0] 
@N: MO230 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U4_FNP.U1_CTL.s_rd_data_count[9:0]  
@N: MO230 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U4_FNP.U1_CTL.s_fc_data_count[9:0]  
@N: MO231 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl) instance U3_TXM.U4_FNP.U1_CTL.s_rd_mem_adr[8:0] 
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":250:6:250:7|Removing sequential instance U4_PCIE_SVC.s_dl_up[2] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance U4_PCIE_SVC.s_pci_cmd_reg[5] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance U4_PCIE_SVC.s_pci_cmd_reg[4] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance U4_PCIE_SVC.s_pci_cmd_reg[3] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_push_pipe[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[8] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[7] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[6] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[5] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[4] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[3] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[2] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[1] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U3_TXM.U4_FNP.U1_CTL.s_wr_mem_adr[0] (in view: work.tsls_wb_pcie_to_b4sq_work_versa_ecp5_rtl_0layer0(rtl)) because it does not drive other instances.
@N: MO231 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl) instance s_rd_mem_adr[8:0] 
@N: MO230 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl) instance s_rd_data_count[9:0]  
@N: MO230 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl) instance s_fc_data_count[9:0]  
@N: MO231 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_work_versa_ecp5_rtl_2layer0(rtl) instance s_wr_mem_adr[8:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd":84:6:84:7|Found counter in view:work.b4sq_pkt_rx_fifo_istage(rtl) instance s_pload_count[11:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo_istage-a_rtl.vhd":84:6:84:7|Found counter in view:work.b4sq_pkt_rx_fifo_istage(rtl) instance s_hdr_count[3:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Found counter in view:work.b4sq_pkt_decode(rtl) instance s_tlp_length[10:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Found counter in view:work.b4sq_pkt_decode(rtl) instance s_wb_req_length[10:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Found counter in view:work.b4sq_pkt_decode(rtl) instance s_tlp_cc_pload[7:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":175:6:175:7|Found counter in view:work.b4sq_tlp_arbiter(rtl) instance s_pload_count[10:0] 
@W: MO129 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_queue_ctl-a_rtl.vhd":46:6:46:7|Sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U2_TXQ.U1_CTL.s_txq_wdat[1] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_64_1(rtl) instance s_rd_mem_adr[5:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_64_1(rtl) instance s_wr_mem_adr[5:0] 
@N: MO230 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_rd_data_count[9:0]  
@N: MO230 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_fc_data_count[9:0]  
@N: MO231 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_rd_mem_adr[8:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_wr_mem_adr[8:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_0(rtl) instance s_ram_addr_out[9:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_0(rtl) instance s_ram_addr[9:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_1(rtl) instance s_ram_addr_out[9:0] 
@N: MO231 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0_1(rtl) instance s_ram_addr[9:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 187MB)

@W: BN132 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Removing instance U1_CORE.U5_MEM.U1_MCTL.s_wb_stb because it is equivalent to instance U1_CORE.U4_MEM.U1_MCTL.s_wb_stb. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 198MB peak: 198MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pcie_svc\vhdl\b4sq_pcie_svc-a_rtl.vhd":99:6:99:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U4_PCIE_SVC.s_pci_cmd_reg[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_adr[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_adr[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_adr[12] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_dec_bar_hit[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit_in[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit_in[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_adr[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_adr[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_rx_bar_hit[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_tlp_is_io_space (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_fc_gt1 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_fc_gt1 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_fc_data_count[9:0] (in view: work.versa_ecp5(rtl)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_fc_data_count[9:0] (in view: work.versa_ecp5(rtl)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_fc_gt0 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_rd_cnt_eq_1 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_fc_gt0 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_rd_cnt_eq_1 (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U4_FNP.U1_CTL.s_rd_cnt_ge_lat (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":216:6:216:7|Removing sequential instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U5_FP.U1_CTL.s_rd_cnt_ge_lat (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":661:3:661:8|Removing sequential instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxdpr_appd (in view: work.versa_ecp5(rtl)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 202MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 202MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 202MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 202MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 202MB)

@N: FX1019 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1003:0:1003:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":960:0:960:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.RxEI_masked_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":1001:3:1001:8|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_1 (in view: work.versa_ecp5(rtl)).

Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 226MB peak: 226MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -0.70ns		1311 /      1556
   2		0h:00m:03s		    -0.70ns		1302 /      1556
   3		0h:00m:03s		    -0.51ns		1305 /      1556
   4		0h:00m:03s		    -0.70ns		1307 /      1556
   5		0h:00m:03s		    -0.70ns		1304 /      1556
   6		0h:00m:03s		    -0.51ns		1307 /      1556
   7		0h:00m:03s		    -0.70ns		1305 /      1556
@N: FX1019 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1003:0:1003:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":960:0:960:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":408:0:408:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.RxEI_masked_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":1001:3:1001:8|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_1 (in view: work.versa_ecp5(rtl)).
@N: FX271 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Replicating instance U1_CORE.U4_MEM.U1_MCTL.s_wb_ack (in view: work.versa_ecp5(rtl)) with 38 loads 2 times to improve timing.
@N: FX271 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Replicating instance U1_CORE.U5_MEM.U1_MCTL.s_wb_ack (in view: work.versa_ecp5(rtl)) with 38 loads 2 times to improve timing.
@N: FX271 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_tlp_xmitter\vhdl\b4sq_tlp_arbiter-a_rtl.vhd":175:6:175:7|Replicating instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U3_TXM.U1_ARB.s_txq_data[1] (in view: work.versa_ecp5(rtl)) with 76 loads 3 times to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   8		0h:00m:04s		    -0.70ns		1309 /      1563
   9		0h:00m:04s		    -0.73ns		1317 /      1563
  10		0h:00m:04s		    -0.54ns		1319 /      1563
  11		0h:00m:04s		    -0.52ns		1320 /      1563
  12		0h:00m:04s		    -0.51ns		1323 /      1563
  13		0h:00m:04s		    -0.51ns		1324 /      1563
  14		0h:00m:04s		    -0.51ns		1324 /      1563
  15		0h:00m:04s		    -0.51ns		1325 /      1563
  16		0h:00m:04s		    -0.51ns		1325 /      1563
@N: FX271 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Replicating instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[0] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

@N: FX271 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_decode\vhdl\b4sq_pkt_decode-a_rtl.vhd":353:6:353:7|Replicating instance U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_short_last[0] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

  17		0h:00m:04s		    -0.44ns		1330 /      1565
  18		0h:00m:04s		    -0.44ns		1333 /      1565
  19		0h:00m:04s		    -0.44ns		1338 /      1565
  20		0h:00m:04s		    -0.44ns		1339 /      1565
  21		0h:00m:04s		    -0.44ns		1341 /      1565

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 226MB peak: 227MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 228MB peak: 228MB)


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 185MB peak: 229MB)

Writing Analyst data base C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 228MB peak: 229MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 234MB peak: 234MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 234MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 228MB peak: 235MB)

@W: MT246 :"c:\projects\ecp5_wishbone\soc\units\tsls_wb_bmram\top\vhdl\tsls_wb_bmram-a_rtl.vhd":186:3:186:8|Blackbox pmi_ram_dp_true_be_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":129:6:129:10|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\soc\common\units\tspc_fifo_sync\tech\vhdl\tspc_fifo_sync_mem-a_rtl.vhd":103:6:103:10|Blackbox pmi_distributed_dpram_work_versa_ecp5_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\soc\units\pcie_subsys\units\tsls_wb_pcie_to_b4sq\units\b4sq_pkt_rx_fifo\vhdl\b4sq_pkt_rx_fifo-a_rtl.vhd":152:3:152:8|Blackbox pmi_ram_dp_work_versa_ecp5_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\x_pcie.v":253:12:253:17|Blackbox x_pcie_core is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_phy.v":748:13:748:22|Blackbox PCSCLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs.v":92:9:92:17|Blackbox DCUA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":272:33:272:42|Blackbox pmi_fifo_dc_Z1_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\projects\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_cref\x_cref.v":14:12:14:23|Blackbox EXTREFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock x_pcie_phy|PCLK_by_2_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.s_u1_clk_125.
@W: MT420 |Found inferred clock x_pcie_phy|PCLK_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.PCLK.
@W: MT420 |Found inferred clock x_cref|refclko_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_cref_inst.s_u1_refclk.
@W: MT420 |Found inferred clock x_pcie_pcs|tx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.tx_pclk.
@W: MT420 |Found inferred clock x_pcie_pcs|rx_pclk_inferred_clock with period 3.57ns. Please declare a user-defined clock on net U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_pclk.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Jan  3 11:28:16 2022
#


Top view:               versa_ecp5
Requested Frequency:    280.0 MHz
Wire load mode:         top
Paths requested:        32
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: -1.139

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
x_cref|refclko_inferred_clock           280.0 MHz     229.9 MHz     3.571         4.351         -0.779     inferred     Inferred_clkgroup_2
x_pcie_pcs|rx_pclk_inferred_clock       280.0 MHz     417.0 MHz     3.571         2.398         1.173      inferred     Inferred_clkgroup_4
x_pcie_pcs|tx_pclk_inferred_clock       280.0 MHz     258.3 MHz     3.571         3.872         -0.301     inferred     Inferred_clkgroup_3
x_pcie_phy|PCLK_by_2_inferred_clock     280.0 MHz     212.3 MHz     3.571         4.710         -1.139     inferred     Inferred_clkgroup_0
x_pcie_phy|PCLK_inferred_clock          280.0 MHz     260.0 MHz     3.571         3.846         -0.275     inferred     Inferred_clkgroup_1
System                                  280.0 MHz     313.2 MHz     3.571         3.193         0.378      system       system_clkgroup    
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  3.571       0.378   |  No paths    -      |  No paths    -      |  No paths    -    
System                               x_pcie_phy|PCLK_by_2_inferred_clock  |  3.571       1.301   |  No paths    -      |  No paths    -      |  No paths    -    
System                               x_pcie_phy|PCLK_inferred_clock       |  3.571       1.046   |  No paths    -      |  No paths    -      |  No paths    -    
System                               x_cref|refclko_inferred_clock        |  3.571       0.665   |  No paths    -      |  No paths    -      |  No paths    -    
System                               x_pcie_pcs|rx_pclk_inferred_clock    |  3.571       3.017   |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_by_2_inferred_clock  System                               |  3.571       -0.065  |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_by_2_inferred_clock  x_pcie_phy|PCLK_by_2_inferred_clock  |  3.571       -1.139  |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_by_2_inferred_clock  x_pcie_phy|PCLK_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_by_2_inferred_clock  x_pcie_pcs|rx_pclk_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_inferred_clock       System                               |  3.571       2.708   |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_inferred_clock       x_pcie_phy|PCLK_by_2_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_inferred_clock       x_pcie_phy|PCLK_inferred_clock       |  3.571       -0.275  |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_phy|PCLK_inferred_clock       x_pcie_pcs|rx_pclk_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        System                               |  3.571       2.616   |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        x_pcie_phy|PCLK_by_2_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        x_pcie_phy|PCLK_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        x_cref|refclko_inferred_clock        |  3.571       -0.779  |  No paths    -      |  No paths    -      |  No paths    -    
x_cref|refclko_inferred_clock        x_pcie_pcs|tx_pclk_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_pcs|tx_pclk_inferred_clock    x_cref|refclko_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_pcs|tx_pclk_inferred_clock    x_pcie_pcs|tx_pclk_inferred_clock    |  3.571       -0.301  |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_pcs|rx_pclk_inferred_clock    System                               |  3.571       2.650   |  No paths    -      |  No paths    -      |  No paths    -    
x_pcie_pcs|rx_pclk_inferred_clock    x_pcie_pcs|rx_pclk_inferred_clock    |  3.571       1.173   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port         Starting            User           Arrival     Required          
Name         Reference           Constraint     Time        Time         Slack
             Clock                                                            
------------------------------------------------------------------------------
HDIN_N0      System (rising)     NA             0.000       3.571        3.571
HDIN_P0      System (rising)     NA             0.000       3.571        3.571
PERST_N      System (rising)     NA             0.000       0.665        0.665
REFCLK_N     System (rising)     NA             0.000       3.571        3.571
REFCLK_P     System (rising)     NA             0.000       3.571        3.571
==============================================================================


Output Ports: 

Port            Starting                                         User           Arrival     Required           
Name            Reference                                        Constraint     Time        Time         Slack 
                Clock                                                                                          
---------------------------------------------------------------------------------------------------------------
CLK_RESET_N     NA                                               NA             NA          NA           NA    
DL_UP           System (rising)                                  NA             3.193       3.571        0.378 
HDOUT_N0        System (rising)                                  NA             0.000       3.571        3.571 
HDOUT_P0        System (rising)                                  NA             0.000       3.571        3.571 
LTSSM_S0        System (rising)                                  NA             3.193       3.571        0.378 
LTSSM_S1        System (rising)                                  NA             3.193       3.571        0.378 
LTSSM_S2        System (rising)                                  NA             3.193       3.571        0.378 
LTSSM_S3        System (rising)                                  NA             3.193       3.571        0.378 
TICK_CLK        x_pcie_phy|PCLK_by_2_inferred_clock (rising)     NA             3.636       3.571        -0.065
===============================================================================================================



====================================
Detailed Report for Clock: x_cref|refclko_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                    Starting                                                                  Arrival           
Instance                                                                                                            Reference                         Type        Pin     Net                 Time        Slack 
                                                                                                                    Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[0]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[1]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[2]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[3]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[4]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]     x_cref|refclko_inferred_clock     FD1P3DX     Q       rhb_wait_cnt[5]     0.798       -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.rx_sm[1]         x_cref|refclko_inferred_clock     FD1S3DX     Q       rx_sm[1]            0.888       -0.492
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[0]           x_cref|refclko_inferred_clock     FD1P3DX     Q       cnt[0]              0.863       -0.478
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[1]           x_cref|refclko_inferred_clock     FD1P3DX     Q       cnt[1]              0.863       -0.478
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[14]          x_cref|refclko_inferred_clock     FD1P3DX     Q       cnt[14]             0.883       -0.478
================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                    Starting                                                                    Required           
Instance                                                                                                            Reference                         Type        Pin     Net                   Time         Slack 
                                                                                                                    Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[7]     3.360        -0.779
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[5]     3.360        -0.720
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[6]     3.360        -0.720
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[3]     3.360        -0.661
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[4]     3.360        -0.661
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[1]     3.360        -0.602
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]     x_cref|refclko_inferred_clock     FD1P3DX     D       rhb_wait_cnt_s[2]     3.360        -0.602
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[0]           x_cref|refclko_inferred_clock     FD1P3DX     SP      cnte                  3.388        -0.492
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[1]           x_cref|refclko_inferred_clock     FD1P3DX     SP      cnte                  3.388        -0.492
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.cnt[2]           x_cref|refclko_inferred_clock     FD1P3DX     SP      cnte                  3.388        -0.492
===================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[5]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.779

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[5]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.533 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.533 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.139 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.139 r     -         
==============================================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[0]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[0]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[1]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[1]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[2]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[2]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[3]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[3]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_4              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_4                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[6]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_s_0[7]             CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[7]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[7]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S0       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[5]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[5]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6] / D
    The start point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[4]                 FD1P3DX      Q        Out     0.798     0.798 r     -         
rhb_wait_cnt[4]                                                                                                                 Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt_3              ORCALUT4     Z        Out     0.523     1.321 r     -         
un1_rhb_wait_cnt_3                                                                                                              Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt                ORCALUT4     Z        Out     0.568     1.889 r     -         
un1_rhb_wait_cnt                                                                                                                Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     A        In      0.000     1.889 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.un1_rhb_wait_cnt15_1_i_0_a3     ORCALUT4     Z        Out     0.683     2.572 f     -         
rhb_wait_cnt                                                                                                                    Net          -        -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.572 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     3.356 r     -         
rhb_wait_cnt_cry[0]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        CIN      In      0.000     3.356 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     3.415 r     -         
rhb_wait_cnt_cry[2]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        CIN      In      0.000     3.415 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     3.474 r     -         
rhb_wait_cnt_cry[4]                                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        CIN      In      0.000     3.474 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt_cry_0[5]           CCU2C        S1       Out     0.607     4.080 r     -         
rhb_wait_cnt_s[6]                                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.rhb_wait_cnt[6]                 FD1P3DX      D        In      0.000     4.080 r     -         
==============================================================================================================================================================================================




====================================
Detailed Report for Clock: x_pcie_pcs|rx_pclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                    Starting                                                                        Arrival          
Instance                                                                                                            Reference                             Type        Pin     Net                   Time        Slack
                                                                                                                    Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[5]     0.798       1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[6]     0.798       1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[7]     0.798       1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       write_data_d0[0]      0.798       1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg             x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxDataK_chx_reg       0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[0]     0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[1]     0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[2]     0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[3]     0.798       1.696
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[4]           x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     Q       RxData_chx_reg[4]     0.798       1.696
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                    Starting                                                                             Required          
Instance                                                                                                            Reference                             Type        Pin     Net                        Time         Slack
                                                                                                                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       in_det_BC_1C6              3.360        1.173
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_skip_removed      x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       write_enable8              3.360        2.179
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable         x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       write_enable8_i            3.360        2.179
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx               x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       ctc_reset_chx_2            3.360        2.219
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx[0]        x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       rxvalid_delay_chx_2[0]     3.360        2.219
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[0]          3.360        2.562
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[1]          3.360        2.562
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[2]          3.360        2.562
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[3]          3.360        2.562
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[4]     x_pcie_pcs|rx_pclk_inferred_clock     FD1S3DX     D       RxData_chx_reg[4]          3.360        2.562
===========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[5]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_9                                                                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 f     -         
==================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[6]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_9                                                                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 f     -         
==================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[7]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_9                                                                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 f     -         
==================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.173

    Number of logic level(s):                3
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[0]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_9      ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_9                                                                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.844 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.844 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     2.187 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     2.187 f     -         
==================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg             FD1S3DX      Q        Out     0.798     0.798 r     -         
RxDataK_chx_reg                                                                                                     Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_10                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[0]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_10                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
==================================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[1]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_10                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
==================================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[2]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_11                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[3]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_11                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[4]           FD1S3DX      Q        Out     0.798     0.798 r     -         
RxData_chx_reg[4]                                                                                                   Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_10     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_10                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     A        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[1]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
==================================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[2]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[3]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[4]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[4]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[5]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[5]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_12     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_12                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     C        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[6]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[6]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_13     ORCALUT4     Z        Out     0.523     1.321 f     -         
in_det_BC_1C6_13                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 f     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 f     -         
==================================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[7]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[7]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_11                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.696

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[8] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX      Q        Out     0.798     0.798 r     -         
write_data_d0[8]                                                                                                    Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6_11     ORCALUT4     Z        Out     0.523     1.321 r     -         
in_det_BC_1C6_11                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     B        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C6        ORCALUT4     Z        Out     0.343     1.664 r     -         
in_det_BC_1C6                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C         FD1S3DX      D        In      0.000     1.664 r     -         
==================================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.179

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_skip_removed / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C        FD1S3DX      Q        Out     0.838     0.838 r     -         
in_det_BC_1C                                                                                                       Net          -        -       -         -           3         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable8       ORCALUT4     B        In      0.000     0.838 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable8       ORCALUT4     Z        Out     0.343     1.181 r     -         
write_enable8                                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_skip_removed     FD1S3DX      D        In      0.000     1.181 r     -         
=================================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.179

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C        FD1S3DX      Q        Out     0.838     0.838 r     -         
in_det_BC_1C                                                                                                       Net          -        -       -         -           3         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable8_i     ORCALUT4     A        In      0.000     0.838 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable8_i     ORCALUT4     Z        Out     0.343     1.181 f     -         
write_enable8_i                                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_enable        FD1S3DX      D        In      0.000     1.181 f     -         
=================================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.219

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx     FD1S3DX      Q        Out     0.798     0.798 r     -         
pcs_wait_done_chx                                                                                             Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx_2       ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx_2       ORCALUT4     Z        Out     0.343     1.141 r     -         
ctc_reset_chx_2                                                                                               Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx         FD1S3DX      D        In      0.000     1.141 r     -         
============================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.141
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.219

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx[0] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx          FD1S3DX      Q        Out     0.798     0.798 r     -         
pcs_wait_done_chx                                                                                                  Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx_2[0]     ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx_2[0]     ORCALUT4     Z        Out     0.343     1.141 r     -         
rxvalid_delay_chx_2[0]                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.rxvalid_delay_chx[0]       FD1S3DX      D        In      0.000     1.141 r     -         
=================================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      1.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.264

    Number of logic level(s):                1
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ei_ctc_chx / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ei_ctc_chx          FD1S3BX      Q        Out     0.753     0.753 r     -         
ei_ctc_chx                                                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx_2     ORCALUT4     A        In      0.000     0.753 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx_2     ORCALUT4     Z        Out     0.343     1.096 f     -         
ctc_reset_chx_2                                                                                             Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.ctc_reset_chx       FD1S3DX      D        In      0.000     1.096 f     -         
==========================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[5] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[5]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[5]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[5]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[6] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[6]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[6]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[6]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[7] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[7]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[7]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[7]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d1[0] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX     Q        Out     0.798     0.798 r     -         
write_data_d0[0]                                                                                                    Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d1[0]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[8] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxDataK_chx_reg             FD1S3DX     Q        Out     0.798     0.798 r     -         
RxDataK_chx_reg                                                                                                     Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[8]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[0]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[0]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[0]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[1]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[1]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[1]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[2]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[2]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[2]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      0.798
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.562

    Number of logic level(s):                0
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3] / D
    The start point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|rx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxData_chx_reg[3]           FD1S3DX     Q        Out     0.798     0.798 r     -         
RxData_chx_reg[3]                                                                                                   Net         -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.write_data_d0[3]     FD1S3DX     D        In      0.000     0.798 r     -         
=================================================================================================================================================================================




====================================
Detailed Report for Clock: x_pcie_pcs|tx_pclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                   Starting                                                                     Arrival           
Instance                                                                                                           Reference                             Type        Pin     Net                Time        Slack 
                                                                                                                   Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2       x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       ppul_sync_p2       0.958       -0.301
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1       x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       ppul_sync_p1       0.863       -0.206
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[0]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[0]          0.838       0.199 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[0]     x_pcie_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[0]     0.753       0.284 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[1]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[1]          0.798       0.298 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[2]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[2]          0.798       0.298 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[1]     x_pcie_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[1]     0.798       0.298 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[2]     x_pcie_pcs|tx_pclk_inferred_clock     FD1P3BX     Q       pcount_diff[2]     0.798       0.298 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[3]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[3]          0.798       0.357 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[4]          x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     Q       pcount[4]          0.798       0.357 
==================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                               Starting                                                                   Required           
Instance                                                                                                       Reference                             Type        Pin     Net              Time         Slack 
                                                                                                               Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[21]     3.360        -0.301
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[19]     3.360        -0.242
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[20]     3.360        -0.242
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[17]     3.360        -0.183
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[18]     3.360        -0.183
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[15]     3.360        -0.124
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[16]     3.360        -0.124
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[13]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[13]     3.360        -0.065
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[14]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[14]     3.360        -0.065
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[11]     x_pcie_pcs|tx_pclk_inferred_clock     FD1S3DX     D       pcount_s[11]     3.360        -0.006
=============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.301

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     3.054 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     3.054 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.661 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.661 r     -         
===================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.301

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     3.054 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     3.054 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.661 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.661 r     -         
===================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.602 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.602 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.995 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.995 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.602 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.602 r     -         
===================================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.206

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.960 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.960 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.567 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.567 r     -         
===================================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.206

    Number of logic level(s):                13
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.960 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.960 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.567 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.567 r     -         
===================================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[17]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[18]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[17]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[17]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[18]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[18]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.543 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.183

    Number of logic level(s):                11
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.937 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.937 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.543 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.543 r     -         
===================================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        A0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.507 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S0       Out     0.607     3.507 r     -         
pcount_s[19]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[19]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.147

    Number of logic level(s):                12
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p1         FD1S3DX      Q        Out     0.863     0.863 r     -         
ppul_sync_p1                                                                                                         Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.586 f     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.586 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.370 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.370 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.429 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.429 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.488 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.488 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.547 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.547 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.606 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.606 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.665 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.665 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.724 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.724 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.783 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.783 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.842 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.842 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.901 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.901 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        S1       Out     0.607     3.507 r     -         
pcount_s[20]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[20]           FD1S3DX      D        In      0.000     3.507 r     -         
===================================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        A0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[16]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[17]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[18]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[19]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[20]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_s_0[21]       CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[21]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[21]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[15]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        A1       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S1       Out     0.607     3.484 r     -         
pcount_s[16]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S0       Out     0.607     3.484 r     -         
pcount_s[15]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[15]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.124

    Number of logic level(s):                10
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16] / D
    The start point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_pcs|tx_pclk_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync_p2         FD1S3DX      Q        Out     0.958     0.958 r     -         
ppul_sync_p2                                                                                                         Net          -        -       -         -           25        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     B        In      0.000     0.958 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount13_i           ORCALUT4     Z        Out     0.723     1.681 r     -         
pcount                                                                                                               Net          -        -       -         -           23        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        B0       In      0.000     1.681 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[0]      CCU2C        COUT     Out     0.784     2.465 r     -         
pcount_cry[0]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        CIN      In      0.000     2.465 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[1]      CCU2C        COUT     Out     0.059     2.523 r     -         
pcount_cry[2]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        CIN      In      0.000     2.523 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[3]      CCU2C        COUT     Out     0.059     2.583 r     -         
pcount_cry[4]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        CIN      In      0.000     2.583 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[5]      CCU2C        COUT     Out     0.059     2.642 r     -         
pcount_cry[6]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        CIN      In      0.000     2.642 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[7]      CCU2C        COUT     Out     0.059     2.700 r     -         
pcount_cry[8]                                                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        CIN      In      0.000     2.700 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[9]      CCU2C        COUT     Out     0.059     2.760 r     -         
pcount_cry[10]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        CIN      In      0.000     2.760 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[11]     CCU2C        COUT     Out     0.059     2.818 r     -         
pcount_cry[12]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        CIN      In      0.000     2.818 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[13]     CCU2C        COUT     Out     0.059     2.877 r     -         
pcount_cry[14]                                                                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        CIN      In      0.000     2.877 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_cry_0[15]     CCU2C        S1       Out     0.607     3.484 r     -         
pcount_s[16]                                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount[16]           FD1S3DX      D        In      0.000     3.484 r     -         
===================================================================================================================================================================================




====================================
Detailed Report for Clock: x_pcie_phy|PCLK_by_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                           Arrival           
Instance                                                          Reference                               Type        Pin     Net                    Time        Slack 
                                                                  Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_wb_req_length[2]     0.863       -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_wb_req_length[3]     0.863       -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_wb_req_length[4]     0.863       -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_wb_req_length[5]     0.863       -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[2]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[3]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[4]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[5]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[6]       0.863       -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     Q       s_u1_rx_count[7]       0.863       -0.816
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                                       Required           
Instance                                                        Reference                               Type        Pin     Net                                Time         Slack 
                                                                Clock                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]            x_pcie_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_pkt_dec_fsm_next_1[14]           3.360        -1.139
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]            x_pcie_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_pkt_dec_fsm_next_1[17]           3.360        -0.816
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[11]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       s_cplx_tx_byte_count_4[11]         3.360        -0.798
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_cti[0]                  x_pcie_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       N_413_i                            3.360        -0.746
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[9]      x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       N_211                              3.360        -0.739
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[10]     x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       N_212                              3.360        -0.739
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[7]      x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       N_210                              3.360        -0.680
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[8]      x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       N_219                              3.360        -0.680
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[8]             x_pcie_phy|PCLK_by_2_inferred_clock     FD1S3DX     D       s_pkt_dec_fsm_next_1[8]            3.360        -0.661
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_cplx_tx_byte_count[5]      x_pcie_phy|PCLK_by_2_inferred_clock     FD1P3DX     D       s_cplx_tx_byte_count_4_i_m2[5]     3.360        -0.621
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.139

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2]                        FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[2]                                                           Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     Z        Out     0.568     2.587 f     -         
N_964                                                                        Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     A        In      0.000     2.587 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     Z        Out     0.523     3.110 f     -         
s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     B        In      0.000     3.110 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     Z        Out     0.523     3.633 r     -         
s_m2_i_a3_0                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     C        In      0.000     3.633 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     Z        Out     0.523     4.156 r     -         
s_N_5                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     A        In      0.000     4.156 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     Z        Out     0.343     4.499 f     -         
s_pkt_dec_fsm_next_1[14]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                         FD1S3DX      D        In      0.000     4.499 f     -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.139

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3]                        FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[3]                                                           Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     Z        Out     0.568     2.587 f     -         
N_964                                                                        Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     A        In      0.000     2.587 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     Z        Out     0.523     3.110 f     -         
s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     B        In      0.000     3.110 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     Z        Out     0.523     3.633 r     -         
s_m2_i_a3_0                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     C        In      0.000     3.633 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     Z        Out     0.523     4.156 r     -         
s_N_5                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     A        In      0.000     4.156 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     Z        Out     0.343     4.499 f     -         
s_pkt_dec_fsm_next_1[14]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                         FD1S3DX      D        In      0.000     4.499 f     -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.139

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4]                        FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[4]                                                           Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     Z        Out     0.568     2.587 f     -         
N_964                                                                        Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     A        In      0.000     2.587 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     Z        Out     0.523     3.110 f     -         
s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     B        In      0.000     3.110 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     Z        Out     0.523     3.633 r     -         
s_m2_i_a3_0                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     C        In      0.000     3.633 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     Z        Out     0.523     4.156 r     -         
s_N_5                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     A        In      0.000     4.156 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     Z        Out     0.343     4.499 f     -         
s_pkt_dec_fsm_next_1[14]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                         FD1S3DX      D        In      0.000     4.499 f     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.139

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5]                        FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[5]                                                           Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1        ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6              ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                               Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_cnst_0_a4_0_o3[16]     ORCALUT4     Z        Out     0.568     2.587 f     -         
N_964                                                                        Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     A        In      0.000     2.587 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]      ORCALUT4     Z        Out     0.523     3.110 f     -         
s_pkt_dec_fsm_next_1_iv_0_a3_0_1[14]                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     B        In      0.000     3.110 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO_0[14]         ORCALUT4     Z        Out     0.523     3.633 r     -         
s_m2_i_a3_0                                                                  Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     C        In      0.000     3.633 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_RNO[14]           ORCALUT4     Z        Out     0.523     4.156 r     -         
s_N_5                                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     A        In      0.000     4.156 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]               ORCALUT4     Z        Out     0.343     4.499 f     -         
s_pkt_dec_fsm_next_1[14]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                         FD1S3DX      D        In      0.000     4.499 f     -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[2]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]            ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     A        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[2]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[2]                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                                  Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     Z        Out     0.633     2.652 r     -         
N_1248                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     B        In      0.000     2.652 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     Z        Out     0.658     3.310 r     -         
N_202                                                                           Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     A        In      0.000     3.310 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                 Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     A        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                            FD1S3DX      D        In      0.000     4.176 r     -         
==============================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[3]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[3]                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                                  Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     Z        Out     0.633     2.652 r     -         
N_1248                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     B        In      0.000     2.652 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     Z        Out     0.658     3.310 r     -         
N_202                                                                           Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     A        In      0.000     3.310 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                 Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     A        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                            FD1S3DX      D        In      0.000     4.176 r     -         
==============================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[4]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[4]                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                                  Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     Z        Out     0.633     2.652 r     -         
N_1248                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     B        In      0.000     2.652 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     Z        Out     0.658     3.310 r     -         
N_202                                                                           Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     A        In      0.000     3.310 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                 Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     A        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                            FD1S3DX      D        In      0.000     4.176 r     -         
==============================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_wb_req_length[5]                           FD1P3DX      Q        Out     0.863     0.863 r     -         
s_wb_req_length[5]                                                              Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6_N_2L1           ORCALUT4     Z        Out     0.523     1.386 f     -         
un9_s_wb_ack_6_N_2L1                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     A        In      0.000     1.386 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_eq\.un9_s_wb_ack_6                 ORCALUT4     Z        Out     0.633     2.019 f     -         
un9_s_wb_ack_6                                                                  Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     C        In      0.000     2.019 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_a2_5     ORCALUT4     Z        Out     0.633     2.652 r     -         
N_1248                                                                          Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     B        In      0.000     2.652 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0     ORCALUT4     Z        Out     0.658     3.310 r     -         
N_202                                                                           Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     A        In      0.000     3.310 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_0_mb_mb[17]        ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_0[17]                                                 Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     A        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                        Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                            FD1S3DX      D        In      0.000     4.176 r     -         
==============================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[2]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[2]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[2]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[3]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[3]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[4]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[4]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[5]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[5]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_5          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_5                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     B        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[6]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[6]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     A        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[7]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[7]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     B        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[8]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[8]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     C        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     B        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0_1[17]                  ORCALUT4     Z        Out     0.523     3.833 r     -         
s_pkt_dec_fsm_next_1_iv_0_1[17]                                                     Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     B        In      0.000     3.833 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_0[17]                    ORCALUT4     Z        Out     0.343     4.176 r     -         
s_pkt_dec_fsm_next_1[17]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[17]                                FD1S3DX      D        In      0.000     4.176 r     -         
==================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      4.176
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.816

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9] / Q
    Ending point:                            U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14] / D
    The start point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_by_2_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U3_WB_ADAPT.U1_PRXF.U1_CTL.s_rd_data_count[9]                       FD1P3DX      Q        Out     0.863     0.863 r     -         
s_u1_rx_count[9]                                                                    Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     D        In      0.000     0.863 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9_4          ORCALUT4     Z        Out     0.523     1.386 r     -         
s_pkt_dec_fsm_next4lto9_4                                                           Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     A        In      0.000     1.386 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.R_FSM\.op_gt\.s_pkt_dec_fsm_next4lto9            ORCALUT4     Z        Out     0.633     2.019 r     -         
s_pkt_dec_fsm_next4                                                                 Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     A        In      0.000     2.019 r     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2     ORCALUT4     Z        Out     0.633     2.652 f     -         
un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0_3_2                                        Net          -        -       -         -           4         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     C        In      0.000     2.652 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.un1_s_pkt_dec_fsm_next_1_sqmuxa_2_0_o2_0         ORCALUT4     Z        Out     0.658     3.310 f     -         
N_202                                                                               Net          -        -       -         -           6         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     A        In      0.000     3.310 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv_1[14]                    ORCALUT4     Z        Out     0.523     3.833 f     -         
s_pkt_dec_fsm_next_1_iv_1[14]                                                       Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     C        In      0.000     3.833 f     -         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm_next_1_iv[14]                      ORCALUT4     Z        Out     0.343     4.176 f     -         
s_pkt_dec_fsm_next_1[14]                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U3_WB_ADAPT.U2_DEC.s_pkt_dec_fsm[14]                                FD1S3DX      D        In      0.000     4.176 f     -         
==================================================================================================================================================




====================================
Detailed Report for Clock: x_pcie_phy|PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                                  Arrival           
Instance                                                                                                    Reference                          Type        Pin     Net                Time        Slack 
                                                                                                            Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rxp_status[0]      0.798       -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rxp_status[1]      0.798       -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rxp_status[2]      0.798       -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2                    x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       core_rstn_2        0.798       -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxElecIdle_chx      x_pcie_phy|PCLK_inferred_clock     FD1S3BX     Q       rxp_elec_idle      0.863       0.183 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxValid_chx         x_pcie_phy|PCLK_inferred_clock     FD1P3DX     Q       flip_RxValid_0     0.863       0.183 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.cnt_enable                     x_pcie_phy|PCLK_inferred_clock     FD1P3DX     Q       detsm_cnt          0.913       0.880 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[0]                 x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rsl_rdy_cnt[0]     0.798       0.936 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.detsm_cnt[0]                   x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       detsm_cnt[0]       0.838       0.955 
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[1]                 x_pcie_phy|PCLK_inferred_clock     FD1S3DX     Q       rsl_rdy_cnt[1]     0.798       0.995 
========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                Starting                                                                    Required           
Instance                                                                                        Reference                          Type        Pin     Net                  Time         Slack 
                                                                                                Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[9]     3.360        -0.275
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[7]     3.360        -0.216
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[8]     3.360        -0.216
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[5]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[5]     3.360        -0.157
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[6]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[6]     3.360        -0.157
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[3]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[3]     3.360        -0.098
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[4]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[4]     3.360        -0.098
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[1]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[1]     3.360        -0.039
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[2]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[2]     3.360        -0.039
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[0]     x_pcie_phy|PCLK_inferred_clock     FD1S3DX     D       rsl_rdy_cnt_s[0]     3.360        0.675 
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.635 r     -         
====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.635 r     -         
==========================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.635
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.275

    Number of logic level(s):                8
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     3.029 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     3.029 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.635 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.635 r     -         
====================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        A0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]             CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        A1       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        A0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[0]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[0]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     A        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[1]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[1]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     B        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2] / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.RxStatus_chx[2]     FD1S3DX      Q        Out     0.798     0.798 r     -         
rxp_status[2]                                                                                               Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     C        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1            ORCALUT4     Z        Out     0.523     1.321 f     -         
rsl_rdy_cnt11_N_2L1                                                                                         Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     D        In      0.000     1.321 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11                  ORCALUT4     Z        Out     0.688     2.009 f     -         
rsl_rdy_cnt                                                                                                 Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        B0       In      0.000     2.009 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]           CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]           CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]           CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]           CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                          Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]           CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                            Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]                 FD1S3DX      D        In      0.000     3.576 r     -         
==========================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S0       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[7]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      3.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.216

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2 / Q
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.core_rstn_2              FD1S3DX      Q        Out     0.798     0.798 r     -         
core_rstn_2                                                                                           Net          -        -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     D        In      0.000     0.798 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11_N_2L1      ORCALUT4     Z        Out     0.523     1.321 r     -         
rsl_rdy_cnt11_N_2L1                                                                                   Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     D        In      0.000     1.321 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z        Out     0.688     2.009 r     -         
rsl_rdy_cnt                                                                                           Net          -        -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0       In      0.000     2.009 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT     Out     0.784     2.793 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN      In      0.000     2.793 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT     Out     0.059     2.852 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN      In      0.000     2.852 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT     Out     0.059     2.911 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN      In      0.000     2.911 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT     Out     0.059     2.970 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN      In      0.000     2.970 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S1       Out     0.607     3.576 r     -         
rsl_rdy_cnt_s[8]                                                                                      Net          -        -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]           FD1S3DX      D        In      0.000     3.576 r     -         
====================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                     Starting                                                                     Arrival          
Instance                                                                                             Reference     Type            Pin                    Net                     Time        Slack
                                                                                                     Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     dl_up                  s_u1_dl_up              0.000       0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     phy_ltssm_state[0]     s_u1_ltssm_state[0]     0.000       0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     phy_ltssm_state[1]     s_u1_ltssm_state[1]     0.000       0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     phy_ltssm_state[2]     s_u1_ltssm_state[2]     0.000       0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     phy_ltssm_state[3]     s_u1_ltssm_state[3]     0.000       0.378
PERST_N                                                                                              System        Port            PERST_N                PERST_N                 0.000       0.665
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst     System        DCUA            CH0_FFS_RLOL           ffs_rlol_ch0_int        0.000       1.046
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     tx_ca_ph_vc0[1]        s_u2_tx_ca_ph[1]        0.000       1.301
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     tx_ca_ph_vc0[3]        s_u2_tx_ca_ph[3]        0.000       1.301
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut                              System        x_pcie_core     tx_ca_ph_vc0[4]        s_u2_tx_ca_ph[4]        0.000       1.301
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                    Starting                                                             Required          
Instance                                                                                                                            Reference     Type        Pin          Net                           Time         Slack
                                                                                                                                    Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DL_UP                                                                                                                               System        Port        DL_UP        DL_UP                         3.571        0.378
LTSSM_S0                                                                                                                            System        Port        LTSSM_S0     LTSSM_S0                      3.571        0.378
LTSSM_S1                                                                                                                            System        Port        LTSSM_S1     LTSSM_S1                      3.571        0.378
LTSSM_S2                                                                                                                            System        Port        LTSSM_S2     LTSSM_S2                      3.571        0.378
LTSSM_S3                                                                                                                            System        Port        LTSSM_S3     LTSSM_S3                      3.571        0.378
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en         System        FD1P3DX     SP           un1_dual_or_rserd_rst_4_i     3.388        0.665
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[0]     System        FD1P3DX     SP           rxr_wt_cnte                   3.388        0.838
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[1]     System        FD1P3DX     SP           rxr_wt_cnte                   3.388        0.838
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[2]     System        FD1P3DX     SP           rxr_wt_cnte                   3.388        0.838
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[3]     System        FD1P3DX     SP           rxr_wt_cnte                   3.388        0.838
===========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / dl_up
    Ending point:                            DL_UP / DL_UP
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                       Pin       Pin               Arrival     No. of    
Name                                                                                 Type            Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut              x_pcie_core     dl_up     Out     0.000     0.000 r     -         
s_u1_dl_up                                                                           Net             -         -       -         -           4         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_3     INV             A         In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_3     INV             Z         Out     0.355     0.355 f     -         
s_u1_dl_up_i                                                                         Net             -         -       -         -           1         
DL_UP_pad                                                                            OB              I         In      0.000     0.355 f     -         
DL_UP_pad                                                                            OB              O         Out     2.838     3.193 f     -         
DL_UP                                                                                Net             -         -       -         -           1         
DL_UP                                                                                Port            DL_UP     Out     0.000     3.193 f     -         
=======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / phy_ltssm_state[0]
    Ending point:                            LTSSM_S0 / LTSSM_S0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                     Pin                    Pin               Arrival     No. of    
Name                                                                               Type            Name                   Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut            x_pcie_core     phy_ltssm_state[0]     Out     0.000     0.000 r     -         
s_u1_ltssm_state[0]                                                                Net             -                      -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q     INV             A                      In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q     INV             Z                      Out     0.355     0.355 f     -         
s_u1_ltssm_state_i[0]                                                              Net             -                      -       -         -           1         
LTSSM_S0_pad                                                                       OB              I                      In      0.000     0.355 f     -         
LTSSM_S0_pad                                                                       OB              O                      Out     2.838     3.193 f     -         
LTSSM_S0                                                                           Net             -                      -       -         -           1         
LTSSM_S0                                                                           Port            LTSSM_S0               Out     0.000     3.193 f     -         
==================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / phy_ltssm_state[1]
    Ending point:                            LTSSM_S1 / LTSSM_S1
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                       Pin                    Pin               Arrival     No. of    
Name                                                                                 Type            Name                   Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut              x_pcie_core     phy_ltssm_state[1]     Out     0.000     0.000 r     -         
s_u1_ltssm_state[1]                                                                  Net             -                      -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_0     INV             A                      In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_0     INV             Z                      Out     0.355     0.355 f     -         
s_u1_ltssm_state_i[1]                                                                Net             -                      -       -         -           1         
LTSSM_S1_pad                                                                         OB              I                      In      0.000     0.355 f     -         
LTSSM_S1_pad                                                                         OB              O                      Out     2.838     3.193 f     -         
LTSSM_S1                                                                             Net             -                      -       -         -           1         
LTSSM_S1                                                                             Port            LTSSM_S1               Out     0.000     3.193 f     -         
====================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / phy_ltssm_state[2]
    Ending point:                            LTSSM_S2 / LTSSM_S2
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                       Pin                    Pin               Arrival     No. of    
Name                                                                                 Type            Name                   Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut              x_pcie_core     phy_ltssm_state[2]     Out     0.000     0.000 r     -         
s_u1_ltssm_state[2]                                                                  Net             -                      -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_1     INV             A                      In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_1     INV             Z                      Out     0.355     0.355 f     -         
s_u1_ltssm_state_i[2]                                                                Net             -                      -       -         -           1         
LTSSM_S2_pad                                                                         OB              I                      In      0.000     0.355 f     -         
LTSSM_S2_pad                                                                         OB              O                      Out     2.838     3.193 f     -         
LTSSM_S2                                                                             Net             -                      -       -         -           1         
LTSSM_S2                                                                             Port            LTSSM_S2               Out     0.000     3.193 f     -         
====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.571
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.571

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.378

    Number of logic level(s):                2
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut / phy_ltssm_state[3]
    Ending point:                            LTSSM_S3 / LTSSM_S3
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                       Pin                    Pin               Arrival     No. of    
Name                                                                                 Type            Name                   Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut              x_pcie_core     phy_ltssm_state[3]     Out     0.000     0.000 r     -         
s_u1_ltssm_state[3]                                                                  Net             -                      -       -         -           2         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_2     INV             A                      In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_dut_RNI44Q_2     INV             Z                      Out     0.355     0.355 f     -         
s_u1_ltssm_state_i[3]                                                                Net             -                      -       -         -           1         
LTSSM_S3_pad                                                                         OB              I                      In      0.000     0.355 f     -         
LTSSM_S3_pad                                                                         OB              O                      Out     2.838     3.193 f     -         
LTSSM_S3                                                                             Net             -                      -       -         -           1         
LTSSM_S3                                                                             Port            LTSSM_S3               Out     0.000     3.193 f     -         
====================================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.665

    Number of logic level(s):                3
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                                                                                Type         Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                             Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                             Net          -           -       -         -           1         
PERST_N_pad                                                                                                                         IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                         IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                           Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_dual_or_rserd_rst_0_a2          ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_dual_or_rserd_rst_0_a2          ORCALUT4     Z           Out     0.523     2.381 r     -         
un1_dual_or_rserd_rst_1_1                                                                                                           Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNO     ORCALUT4     C           In      0.000     2.381 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNO     ORCALUT4     Z           Out     0.343     2.724 f     -         
un1_dual_or_rserd_rst_4_i                                                                                                           Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en         FD1P3DX      SP          In      0.000     2.724 f     -         
=====================================================================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[0] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[0]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[11] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[11]         FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[10] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[10]         FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[9] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[9]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[8] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[8]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[7] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[7]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[6] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[6]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[5] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[5]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[4] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[4]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[3] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[3]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[2] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[2]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      3.571
    - Setup time:                            0.183
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.388

    - Propagation time:                      2.550
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.838

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[1] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                        Pin         Pin               Arrival     No. of    
Name                                                                                                                                     Type         Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                  Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                  Net          -           -       -         -           1         
PERST_N_pad                                                                                                                              IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                              IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en_RNISV0D1     ORCALUT4     Z           Out     0.693     2.550 f     -         
rxr_wt_cnte                                                                                                                              Net          -           -       -         -           12        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[1]          FD1P3DX      SP          In      0.000     2.550 f     -         
==========================================================================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.314
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.046

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT             Out     0.059     1.708 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN              In      0.000     1.708 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0               Out     0.607     2.314 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D                In      0.000     2.314 r     -         
============================================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.314
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.046

    Number of logic level(s):                7
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT             Out     0.059     1.708 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN              In      0.000     1.708 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0               Out     0.607     2.314 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D                In      0.000     2.314 r     -         
============================================================================================================================================================================


Path information for path number 21: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        A1               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 22: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        A0               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[8]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_s_0[9]       CCU2C        S0               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[9]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[9]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 23: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S0               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[7]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 24: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        A1               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S1               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[8]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 25: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S0               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[7]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[7]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 26: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.105

    Number of logic level(s):                6
    Starting point:                          U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst / CH0_FFS_RLOL
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_pcie_phy|PCLK_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                                  Type         Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst      DCUA         CH0_FFS_RLOL     Out     0.000     0.000 r     -         
ffs_rlol_ch0_int                                                                                      Net          -                -       -         -           9         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     B                In      0.000     0.000 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt11            ORCALUT4     Z                Out     0.688     0.688 f     -         
rsl_rdy_cnt                                                                                           Net          -                -       -         -           11        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        B0               In      0.000     0.688 f     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[0]     CCU2C        COUT             Out     0.784     1.472 r     -         
rsl_rdy_cnt_cry[0]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        CIN              In      0.000     1.472 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[1]     CCU2C        COUT             Out     0.059     1.531 r     -         
rsl_rdy_cnt_cry[2]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        CIN              In      0.000     1.531 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[3]     CCU2C        COUT             Out     0.059     1.590 r     -         
rsl_rdy_cnt_cry[4]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        CIN              In      0.000     1.590 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[5]     CCU2C        COUT             Out     0.059     1.649 r     -         
rsl_rdy_cnt_cry[6]                                                                                    Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        CIN              In      0.000     1.649 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt_cry_0[7]     CCU2C        S1               Out     0.607     2.256 r     -         
rsl_rdy_cnt_s[8]                                                                                      Net          -                -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.rsl_rdy_cnt[8]           FD1S3DX      D                In      0.000     2.256 r     -         
============================================================================================================================================================================


Path information for path number 27: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                Pin         Pin               Arrival     No. of    
Name                                                                                                                             Type         Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                          Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                          Net          -           -       -         -           1         
PERST_N_pad                                                                                                                      IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                      IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                        Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_dual_or_rserd_rst_2_0_a3     ORCALUT4     D           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_dual_or_rserd_rst_2_0_a3     ORCALUT4     Z           Out     0.343     2.200 r     -         
un1_dual_or_rserd_rst_2                                                                                                          Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_en      FD1P3DX      D           In      0.000     2.200 r     -         
==================================================================================================================================================================================================


Path information for path number 28: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk1\.genblk2\.txsr_appd / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                 Pin         Pin               Arrival     No. of    
Name                                                                                                                              Type         Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                           Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                           Net          -           -       -         -           1         
PERST_N_pad                                                                                                                       IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                       IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                         Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk1\.genblk2\.txsr_appd_2     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk1\.genblk2\.txsr_appd_2     ORCALUT4     Z           Out     0.343     2.200 f     -         
txsr_appd_2                                                                                                                       Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk1\.genblk2\.txsr_appd       FD1S3BX      D           In      0.000     2.200 f     -         
===================================================================================================================================================================================================


Path information for path number 29: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.ruo_rx_rdyr / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                 Pin         Pin               Arrival     No. of    
Name                                                                                                                              Type         Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                           Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                           Net          -           -       -         -           1         
PERST_N_pad                                                                                                                       IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                       IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                         Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_genblk2\.rlols_p2_1_0_a2      ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.un1_genblk2\.rlols_p2_1_0_a2      ORCALUT4     Z           Out     0.343     2.200 r     -         
rlols_p2_1_0_a2                                                                                                                   Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.ruo_rx_rdyr     FD1P3DX      D           In      0.000     2.200 r     -         
===================================================================================================================================================================================================


Path information for path number 30: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxsdr_appd / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                                                                 Type         Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                              Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                              Net          -           -       -         -           1         
PERST_N_pad                                                                                                                          IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                          IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                            Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxsdr_appd_RNO     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxsdr_appd_RNO     ORCALUT4     Z           Out     0.343     2.200 f     -         
N_44_i                                                                                                                               Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxsdr_appd         FD1S3BX      D           In      0.000     2.200 f     -         
======================================================================================================================================================================================================


Path information for path number 31: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                                                      Type         Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                   Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                   Net          -           -       -         -           1         
PERST_N_pad                                                                                                                               IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                               IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                 Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt_lm_0[11]     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt_lm_0[11]     ORCALUT4     Z           Out     0.343     2.200 r     -         
rxr_wt_cnt_lm[11]                                                                                                                         Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[11]          FD1P3DX      D           In      0.000     2.200 r     -         
===========================================================================================================================================================================================================


Path information for path number 32: 
      Requested Period:                      3.571
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.360

    - Propagation time:                      2.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.160

    Number of logic level(s):                2
    Starting point:                          PERST_N / PERST_N
    Ending point:                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[10] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            x_cref|refclko_inferred_clock [rising] (rise=0.000 fall=1.786 period=3.571) on pin CK

Instance / Net                                                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                                                      Type         Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PERST_N                                                                                                                                   Port         PERST_N     In      0.000     0.000 r     -         
PERST_N                                                                                                                                   Net          -           -       -         -           1         
PERST_N_pad                                                                                                                               IB           I           In      0.000     0.000 r     -         
PERST_N_pad                                                                                                                               IB           O           Out     1.857     1.857 r     -         
PERST_N_c                                                                                                                                 Net          -           -       -         -           28        
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt_lm_0[10]     ORCALUT4     A           In      0.000     1.857 r     -         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt_lm_0[10]     ORCALUT4     Z           Out     0.343     2.200 r     -         
rxr_wt_cnt_lm[10]                                                                                                                         Net          -           -       -         -           1         
U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxr_wt_cnt[10]          FD1P3DX      D           In      0.000     2.200 r     -         
===========================================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 230MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 230MB peak: 235MB)

---------------------------------------
Resource Usage Report
Part: lfe5um_45f-8

Register bits: 1565 of 43848 (4%)
PIC Latch:       0
I/O cells:       8


Details:
CCU2C:          343
DCUA:           1
EXTREFB:        1
FD1P3BX:        23
FD1P3DX:        788
FD1S3BX:        54
FD1S3DX:        700
GSR:            1
IB:             1
INV:            13
OB:             7
ORCALUT4:       1327
PCSCLKDIV:      1
PFUMX:          17
PUR:            1
VHI:            43
VLO:            43
pmi_fifo_dc:    1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 77MB peak: 235MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Mon Jan  3 11:28:16 2022

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5UM" -d LFE5UM-45F -path "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53" -path "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5"   "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/versa_ecp5_ae53.edi" "versa_ecp5_ae53.ngo" -cbn LATTICE  
edif2ngd:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCLK_DIV11_TC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_DIV11_VAL_UNLOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_DIV11_VAL_LOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCLK_TC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_VAL_UNLOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_VAL_LOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCIE_MAX_RATE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDYN_RATE_CTRL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PLOL_SETTING"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPROTOCOL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pwait_rx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pport_rx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pwait_tx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pport_tx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pserdes_mode"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pprotocol"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pnum_channels"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_IMPL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_DEVICE_FAMILY"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_LO_THRESH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_HI_THRESH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FIFO_DEPTH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pnum_channels"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pprotocol"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pserdes_mode"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pport_tx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pwait_tx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pport_rx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="pwait_rx_rdy"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPROTOCOL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PLOL_SETTING"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDYN_RATE_CTRL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCIE_MAX_RATE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_VAL_LOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_VAL_UNLOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCLK_TC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_DIV11_VAL_LOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PDIFF_DIV11_VAL_UNLOCK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PPCLK_DIV11_TC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
Writing the design to versa_ecp5_ae53.ngo...

Generating edif netlist for IP cell pmi_fifo_dclear41201616161515p11a79eb9.edn


C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -pfu_fifo -type ebfifo -depth 16 -width 15 -pf 12 -pe 4 -regout -no_enable -n pmi_fifo_dcLEar41201616161515p11a79eb9 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:28:21 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -pfu_fifo -type ebfifo -depth 16 -width 15 -pf 12 -pe 4 -regout -no_enable -n pmi_fifo_dcLEar41201616161515p11a79eb9 -pmi 
    Circuit name     : pmi_fifo_dcLEar41201616161515p11a79eb9
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[14:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[14:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo_dcLEar41201616161515p11a79eb9.edn
    Bus notation     : big endian
    Report output    : pmi_fifo_dcLEar41201616161515p11a79eb9.srp
    Estimated Resource Usage:
            LUT : 100
           DRAM : 4
            Reg : 94

END   SCUBA Module Synthesis
Writing the design to pmi_fifo_dcLEar41201616161515p11a79eb9.ngo...

Generating edif netlist for IP cell pmi_distributed_dpram6462rnonebepb5122d8.edn


C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type sdpram -num_rows 64 -data_width 2 -pipe_final_output  -memformat bin -n pmi_distributed_dpram6462rnonebEpb5122d8 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:28:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type sdpram -num_rows 64 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpram6462rnonebEpb5122d8 -pmi 
    Circuit name     : pmi_distributed_dpram6462rnonebEpb5122d8
    Module type      : sdpram
    Module Version   : 3.9
    Address width    : 6
    Data width       : 2
    Ports            : 
	Inputs       : WrAddress[5:0], Data[1:0], WrClock, WE, WrClockEn, RdAddress[5:0], RdClock, RdClockEn, Reset
	Outputs      : Q[1:0]
    I/O buffer       : not inserted
    Clock edge       : rising edge
    EDIF output      : pmi_distributed_dpram6462rnonebEpb5122d8.edn
    Bus notation     : big endian
    Report output    : pmi_distributed_dpram6462rnonebEpb5122d8.srp
    Estimated Resource Usage:
            LUT : 6
           DRAM : 4
            Reg : 2

END   SCUBA Module Synthesis
Writing the design to pmi_distributed_dpram6462rnonebEpb5122d8.ngo...

Generating edif netlist for IP cell pmi_ram_dp512932512932ndssnonebep1386f912.edn


C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp512932512932ndssnonebEp1386f912 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:28:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp512932512932ndssnonebEp1386f912 -pmi 
    Circuit name     : pmi_ram_dp512932512932ndssnonebEp1386f912
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[8:0], RdAddress[8:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp512932512932ndssnonebEp1386f912.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp512932512932ndssnonebEp1386f912.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp512932512932ndssnonebEp1386f912.ngo...

Generating edif netlist for IP cell pmi_ram_dp512932512932ndssnonebep1386f912_0.edn


C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp512932512932ndssnonebEp1386f912_0 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:28:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp512932512932ndssnonebEp1386f912_0 -pmi 
    Circuit name     : pmi_ram_dp512932512932ndssnonebEp1386f912_0
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[8:0], RdAddress[8:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp512932512932ndssnonebEp1386f912_0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp512932512932ndssnonebEp1386f912_0.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp512932512932ndssnonebEp1386f912_0.ngo...

Generating edif netlist for IP cell pmi_ram_dp512932512932ndssnonebep1386f912_1.edn


C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32  -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp512932512932ndssnonebEp1386f912_1 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:28:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 512 -rdata_width 32 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp512932512932ndssnonebEp1386f912_1 -pmi 
    Circuit name     : pmi_ram_dp512932512932ndssnonebEp1386f912_1
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[8:0], RdAddress[8:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp512932512932ndssnonebEp1386f912_1.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp512932512932ndssnonebEp1386f912_1.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp512932512932ndssnonebEp1386f912_1.ngo...

Generating edif netlist for IP cell pmi_ram_dp512936512936rdssnonebep134d58b5.edn


C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 36 -num_rows 512 -rdata_width 36 -read_reg1 outreg -gsr DISABLED -sync_reset  -memformat bin -cascade -1 -n pmi_ram_dp512936512936rdssnonebEp134d58b5 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:28:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 36 -num_rows 512 -rdata_width 36 -read_reg1 outreg -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dp512936512936rdssnonebEp134d58b5 -pmi 
    Circuit name     : pmi_ram_dp512936512936rdssnonebEp134d58b5
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[8:0], RdAddress[8:0], Data[35:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[35:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp512936512936rdssnonebEp134d58b5.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp512936512936rdssnonebEp134d58b5.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp512936512936rdssnonebEp134d58b5.ngo...

Generating edif netlist for IP cell pmi_ram_dp_true_be1024103210241032rressnonebnn8ep196ceb89.edn


C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 11 -rp 1010 -data_width 32 -rdata_width 32 -num_rows 1024 -read_reg0 outreg -read_reg1 outreg -gsr ENABLED -write_mode_0 0 -write_mode_1 0 -sync_reset  -memformat bin -cascade -1 -byte 8 -n pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:28:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 11 -rp 1010 -data_width 32 -rdata_width 32 -num_rows 1024 -read_reg0 outreg -read_reg1 outreg -gsr ENABLED -write_mode_0 0 -write_mode_1 0 -sync_reset -memformat bin -cascade -1 -byte 8 -n pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89 -pmi 
    Circuit name     : pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
	Inputs       : DataInA[31:0], DataInB[31:0], ByteEnA[3:0], ByteEnB[3:0], AddressA[9:0], AddressB[9:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[31:0], QB[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89.srp
    Estimated Resource Usage:
            EBR : 2

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89.ngo...

Generating edif netlist for IP cell pmi_ram_dp_true_be1024103210241032rressnonebnn8ep196ceb89_0.edn


C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 11 -rp 1010 -data_width 32 -rdata_width 32 -num_rows 1024 -read_reg0 outreg -read_reg1 outreg -gsr ENABLED -write_mode_0 0 -write_mode_1 0 -sync_reset  -memformat bin -cascade -1 -byte 8 -n pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:28:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 11 -rp 1010 -data_width 32 -rdata_width 32 -num_rows 1024 -read_reg0 outreg -read_reg1 outreg -gsr ENABLED -write_mode_0 0 -write_mode_1 0 -sync_reset -memformat bin -cascade -1 -byte 8 -n pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0 -pmi 
    Circuit name     : pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
	Inputs       : DataInA[31:0], DataInB[31:0], ByteEnA[3:0], ByteEnB[3:0], AddressA[9:0], AddressB[9:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[31:0], QB[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0.srp
    Estimated Resource Usage:
            EBR : 2

END   SCUBA Module Synthesis
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
    <postMsg mid="1121027" type="Warning" dynamic="1" navigation="0" arg0="MEM_INIT_FILE"  />
Writing the design to pmi_ram_dp_true_be1024103210241032rressnonebnn8Ep196ceb89_0.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 26 MB


ngdbuild  -a "ECP5UM" -d LFE5UM-45F -dt -p "C:/lscc/diamond/3.12/ispfpga/sa5p00m/data"  -p "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53" -p "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5" -p "C:/Projects/ECP5_Wishbone/work/impl/pcie_x1_unit/ecp5um/ngo" -p "C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie" -p "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53" "versa_ecp5_ae53.ngo" "versa_ecp5_ae53.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'versa_ecp5_ae53.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/pmi_ram_dp_true_be1024103210241032rressnonebnn8ep196ceb89.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/pmi_ram_dp_true_be1024103210241032rressnonebnn8ep196ceb89_0.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/pmi_ram_dp512932512932ndssnonebep1386f912.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/pmi_ram_dp512932512932ndssnonebep1386f912_0.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/pmi_ram_dp512932512932ndssnonebep1386f912_1.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/pmi_distributed_dpram6462rnonebepb5122d8.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/pmi_ram_dp512936512936rdssnonebep134d58b5.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/pmi_fifo_dclear41201616161515p11a79eb9.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/x_pcie_core.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pmi_distributed_dpramebnoner167818f033b8.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pmi_ram_dpebnonessen16825616825611d16ae5.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pmi_distributed_dpramebnonen1416903fdb1.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pmi_ram_dpebnonessen20814620814611d1318c.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pmi_ram_dpebnonessen16101024161010241218cfa7.ngo'...
Loading NGO design 'C:/Projects/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pmi_ram_dpebnonessen18101024181010241218e199.ngo'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_HDOUTP" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_HDOUTP"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_HDOUTN" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_HDOUTN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_TXBIT_CLKP_TO_ND" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_TXBIT_CLKP_TO_ND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_TXBIT_CLKN_TO_ND" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_TXBIT_CLKN_TO_ND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SYNC_PULSE2ND" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SYNC_PULSE2ND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_TXPLL_LOL_TO_ND" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_TXPLL_LOL_TO_ND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_F_CLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_F_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_F_CLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_F_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_H_CLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_H_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_H_CLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_H_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_TX_F_CLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_TX_F_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_TX_F_CLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_TX_F_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_TX_H_CLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_TX_H_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_TX_H_CLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_TX_H_CLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_PCLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_PCLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_TX_PCLK" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_TX_PCLK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_0" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_1" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_2" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_3" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_4" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_5" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_6" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_7" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_8" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_9" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_10" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_11" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_12" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_12" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_13" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_13" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_14" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_14" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_15" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_15" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_16" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_16" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_17" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_17" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_18" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_18" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_19" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_19" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_20" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_20" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_21" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_21" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_22" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_22" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_23" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FF_RX_D_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_23" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FF_RX_D_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_PCIE_DONE" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_PCIE_DONE"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_PCIE_CON" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_PCIE_CON"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_RLOS" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_RLOS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_LS_SYNC_STATUS" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_LS_SYNC_STATUS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_CC_UNDERRUN" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_CC_UNDERRUN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_CC_UNDERRUN" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_CC_UNDERRUN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_CC_OVERRUN" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_CC_OVERRUN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_CC_OVERRUN" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_CC_OVERRUN"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_RXFBFIFO_ERROR" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_RXFBFIFO_ERROR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_RXFBFIFO_ERROR" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_RXFBFIFO_ERROR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_TXFBFIFO_ERROR" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_TXFBFIFO_ERROR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_TXFBFIFO_ERROR" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_TXFBFIFO_ERROR"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_RLOL" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_RLOL"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_SKP_ADDED" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_SKP_ADDED"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_SKP_ADDED" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_SKP_ADDED"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_SKP_DELETED" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_FFS_SKP_DELETED"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_SKP_DELETED" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_FFS_SKP_DELETED"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_LDR_RX2CORE" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH0_LDR_RX2CORE"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_LDR_RX2CORE" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/CH1_LDR_RX2CORE"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[0]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[1]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[2]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[3]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[4]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[5]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[6]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[7]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_18[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_10" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/un1_U1_PCIE_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_0" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_1" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_2" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_3" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_4" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_5" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_6" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_7" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_SCAN_OUT_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT0" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT1" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT2" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT3" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT4" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT5" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT6" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT7" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT8" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT9" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT10" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT11" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT12" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT13" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT14" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT15" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT16" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT17" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT18" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT19" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_COUT19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_FFS_PLOL" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/D_FFS_PLOL"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_9" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_20[12]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_20[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_20[13]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_20[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_20[22]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_20[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_20[23]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_20[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_15[0]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_15[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_15[1]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_15[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_11" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[0]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[1]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[2]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[3]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[4]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[5]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[6]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[7]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[8]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[9]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[10]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[11]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[12]" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/s_u2_tx_ca_npd[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_3" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_1" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/tx_rbuf_empty" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/tx_rbuf_empty"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/tx_dllp_pend" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/tx_dllp_pend"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_8" arg2="U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/s_u1_rx_bar_hit[1]" arg2="U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/s_u1_rx_bar_hit[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/s_u1_rx_bar_hit[2]" arg2="U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/s_u1_rx_bar_hit[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/s_u3_mem_dout[35]" arg2="U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/s_u3_mem_dout[35]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[0]" arg2="U1_CORE/U5_MEM/QB_0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[1]" arg2="U1_CORE/U5_MEM/QB_0[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[2]" arg2="U1_CORE/U5_MEM/QB_0[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[3]" arg2="U1_CORE/U5_MEM/QB_0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[4]" arg2="U1_CORE/U5_MEM/QB_0[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[5]" arg2="U1_CORE/U5_MEM/QB_0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[6]" arg2="U1_CORE/U5_MEM/QB_0[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[7]" arg2="U1_CORE/U5_MEM/QB_0[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[8]" arg2="U1_CORE/U5_MEM/QB_0[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[9]" arg2="U1_CORE/U5_MEM/QB_0[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[10]" arg2="U1_CORE/U5_MEM/QB_0[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[11]" arg2="U1_CORE/U5_MEM/QB_0[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[12]" arg2="U1_CORE/U5_MEM/QB_0[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[13]" arg2="U1_CORE/U5_MEM/QB_0[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[14]" arg2="U1_CORE/U5_MEM/QB_0[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[15]" arg2="U1_CORE/U5_MEM/QB_0[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[16]" arg2="U1_CORE/U5_MEM/QB_0[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[17]" arg2="U1_CORE/U5_MEM/QB_0[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[18]" arg2="U1_CORE/U5_MEM/QB_0[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[19]" arg2="U1_CORE/U5_MEM/QB_0[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[20]" arg2="U1_CORE/U5_MEM/QB_0[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[21]" arg2="U1_CORE/U5_MEM/QB_0[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[22]" arg2="U1_CORE/U5_MEM/QB_0[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[23]" arg2="U1_CORE/U5_MEM/QB_0[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[24]" arg2="U1_CORE/U5_MEM/QB_0[24]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[25]" arg2="U1_CORE/U5_MEM/QB_0[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[26]" arg2="U1_CORE/U5_MEM/QB_0[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[27]" arg2="U1_CORE/U5_MEM/QB_0[27]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[28]" arg2="U1_CORE/U5_MEM/QB_0[28]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[29]" arg2="U1_CORE/U5_MEM/QB_0[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[30]" arg2="U1_CORE/U5_MEM/QB_0[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U5_MEM/QB_0[31]" arg2="U1_CORE/U5_MEM/QB_0[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[0]" arg2="U1_CORE/U4_MEM/QB[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[1]" arg2="U1_CORE/U4_MEM/QB[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[2]" arg2="U1_CORE/U4_MEM/QB[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[3]" arg2="U1_CORE/U4_MEM/QB[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[4]" arg2="U1_CORE/U4_MEM/QB[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[5]" arg2="U1_CORE/U4_MEM/QB[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[6]" arg2="U1_CORE/U4_MEM/QB[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[7]" arg2="U1_CORE/U4_MEM/QB[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[8]" arg2="U1_CORE/U4_MEM/QB[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[9]" arg2="U1_CORE/U4_MEM/QB[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[10]" arg2="U1_CORE/U4_MEM/QB[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[11]" arg2="U1_CORE/U4_MEM/QB[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[12]" arg2="U1_CORE/U4_MEM/QB[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[13]" arg2="U1_CORE/U4_MEM/QB[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[14]" arg2="U1_CORE/U4_MEM/QB[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[15]" arg2="U1_CORE/U4_MEM/QB[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[16]" arg2="U1_CORE/U4_MEM/QB[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[17]" arg2="U1_CORE/U4_MEM/QB[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[18]" arg2="U1_CORE/U4_MEM/QB[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[19]" arg2="U1_CORE/U4_MEM/QB[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[20]" arg2="U1_CORE/U4_MEM/QB[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[21]" arg2="U1_CORE/U4_MEM/QB[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[22]" arg2="U1_CORE/U4_MEM/QB[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[23]" arg2="U1_CORE/U4_MEM/QB[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[24]" arg2="U1_CORE/U4_MEM/QB[24]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[25]" arg2="U1_CORE/U4_MEM/QB[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[26]" arg2="U1_CORE/U4_MEM/QB[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[27]" arg2="U1_CORE/U4_MEM/QB[27]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[28]" arg2="U1_CORE/U4_MEM/QB[28]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[29]" arg2="U1_CORE/U4_MEM/QB[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[30]" arg2="U1_CORE/U4_MEM/QB[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U1_CORE/U4_MEM/QB[31]" arg2="U1_CORE/U4_MEM/QB[31]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="202"  />

Design Results:
  13613 blocks expanded
Complete the first expansion.
Writing 'versa_ecp5_ae53.ngd' ...
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 130 MB


map -a "ECP5UM" -p LFE5UM-45F -t CABGA381 -s 8 -oc Commercial   "versa_ecp5_ae53.ngd" -o "versa_ecp5_ae53_map.ncd" -pr "versa_ecp5_ae53.prf" -mp "versa_ecp5_ae53.mrp" -lpf "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/ae53/versa_ecp5_ae53_synplify.lpf" -lpf "C:/Projects/ECP5_Wishbone/scripts/diamond/versa_ecp5.lpf"   -pe     -tdm -split_node    
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: versa_ecp5_ae53.ngd
   Picdevice="LFE5UM-45F"

   Pictype="CABGA381"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5UM-45FCABGA381, Performance used: 8.

Loading device for application baspr from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.

Running general design DRC...

Removing unused logic...

Optimizing...

1534 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="PERST_N_c"  />





Design Summary:
   Number of registers:   5728 out of 44457 (13%)
      PFU registers:         5728 out of 43848 (13%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:      6339 out of 21924 (29%)
      SLICEs as Logic/ROM:   6216 out of 21924 (28%)
      SLICEs as RAM:          123 out of 16443 (1%)
      SLICEs as Carry:        899 out of 21924 (4%)
   Number of LUT4s:        9321 out of 43848 (21%)
      Number used as logic LUTs:        7277
      Number used as distributed RAM:   246
      Number used as ripple logic:      1798
      Number used as shift registers:     0
   Number of PIO sites used: 8 out of 203 (4%)
   Number of block RAMs:  12 out of 108 (11%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Number of DCUs:  1 out of 2 (50%)
   Number of DCU Channels:  1 out of 4 (25%)
   Number of EXTREFs:  1 out of 2 (50%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  5
     Net U1_CORE/s_u1_clk_125: 3257 loads, 3257 rising, 0 falling (Driver: U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv )
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/s_u1_refclk: 109 loads, 109 rising, 0 falling (Driver: U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_cref_inst/EXTREF0_inst )
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/tx_pclk: 31 loads, 31 rising, 0 falling (Driver: U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst )
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/ff_rx_fclk_0: 74 loads, 74 rising, 0 falling (Driver: U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/DCU0_inst )
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/pclk: 270 loads, 270 rising, 0 falling (Driver: U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_clkdiv )
   Number of Clock Enables:  429
     Net PERST_N_c: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_MEM/U1_MCTL/s_wb_fsm[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_MEM/U1_MCTL/un1_s_ram_be_1_sqmuxa_0_0: 18 loads, 18 LSLICEs
     Net U1_CORE/U5_MEM/U1_MCTL/s_ram_addr_oute: 6 loads, 6 LSLICEs
     Net U1_CORE/U5_MEM/U1_MCTL/s_ram_addre: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_MEM/U1_MCTL/s_wb_fsm[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U4_MEM/U1_MCTL/s_ram_addr_oute: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_MEM/U1_MCTL/un1_s_ram_be_1_sqmuxa_0_0_0: 18 loads, 18 LSLICEs
     Net U1_CORE/U4_MEM/U1_MCTL/s_ram_addre: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U5_FP/s_u1_rd_en: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U5_FP/U1_CTL/N_362_i: 13 loads, 13 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U4_FNP/N_23: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U4_FNP/U1_CTL/N_14_i_i: 13 loads, 13 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U3_FCPL/s_u1_mem_wr_en: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U3_FCPL/s_u1_rd_en: 7 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U3_FCPL/U1_CTL/N_26_i_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U3_FCPL/U1_CTL/N_25_i_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U3_FCPL/U1_CTL/s_fc_gt0_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U3_FCPL/U1_CTL/N_24_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/N_402_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/N_408_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/N_47_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/s_u1_txq_pop: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/N_48_i_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/s_fc_gt0_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U2_TXQ/U2_TXQ/U1_CTL/N_46_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U1_ARB/s_xarb_fsm[7]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U1_ARB/s_xarb_fsm_RNIM6KD[0]: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/s_u3_tx_st: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U1_ARB/N_118_i: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U3_TXM/U1_ARB/N_117_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/un1_s_pkt_dec_fsm_next_1_sqmuxa_2_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_wb_din_0_sqmuxa: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_pkt_dec_fsm[8]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_pkt_dec_fsm[26]: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_pkt_dec_fsm[25]: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_pkt_dec_fsm[27]: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_pkt_dec_fsm_RNI2P42[28]: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_pkt_dec_fsm[22]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/N_32: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/N_1236_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_wb_req_lengthe: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/N_1205_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/un1_s_pkt_dec_fsm_67_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/un1_s_pkt_dec_fsm_61_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_wb_dout_shadow_0_sqmuxa: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/un1_s_pkt_dec_fsm_47_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_pkt_dec_fsm[23]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/N_1005_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/N_133_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/N_1235_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_pkt_dec_fsm[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/s_m5_0_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/un1_s_pkt_dec_fsm_48_i: 21 loads, 21 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/un1_s_pkt_dec_fsm_6: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/N_30: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/un1_s_pkt_dec_fsm_41_i_o3: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U2_DEC/N_36: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U2_ISTG/s_rx_st: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U2_ISTG/s_pload_counte: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U2_ISTG/s_hdr_end_4_f0_0_a3_1_0_RNI8RB81: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U2_ISTG/s_rx_st_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/s_u2_push: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U2_ISTG/s_is_payload_0_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U2_ISTG/s_is_cpld_0_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U2_ISTG/N_501_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U1_CTL/un1_s_adr_pipe_full7: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U1_CTL/un1_s_fc_data_count17: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U1_CTL/N_41_i_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/U1_CTL/s_rd_adr_step: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U3_WB_ADAPT/U1_PRXF/s_u1_rd_en: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rx_rsl_inst/cnte: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/pcount_diff_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/rtc_ctrl: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/sll_inst/un1_pcount_diff27_i_0: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un1_rlols_fedge_1_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un2_rlol1_cnt_tc: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rlols0_cnte: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rlol1_cnte: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un1_dual_or_rserd_rst_4_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/rxr_wt_cnte: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/N_38_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un2_rdo_serdes_rst_dual_c_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un1_plol0_cnt_tc_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un3_plol_cnt_tc: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_inst/un1_plol0_cnt_tc_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/ctc_fifo_U/rden_i: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/u0_ctc/un1_read_enable8_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/un1_RxValid_chx8_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/start_mask_2_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/un1_RxEI_masked_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/un1_cs_reqdet_sm_3_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/un1_ffc_pcie_ct_0_sqmuxa_3_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/un1_cs_reqdet_sm_6_0_0_o2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/un1_detection_done_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/un1_cs_reqdet_sm_1_i_o3_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/N_4: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/un1_RxValid_09_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/PLOL_pclk: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_wren_int_N_4208: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/cfg_resp_wr: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/cfg_resp_rd: 7 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/sys_clk_125_enable_102: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/sys_clk_125_enable_421: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/eread: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/tlp_rden_int: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/int_sm[0]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/write: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/int_msg_rd: 23 loads, 23 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/sys_clk_125_enable_9: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/txintf_st_reg2: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/sys_clk_125_enable_532: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/sys_clk_125_enable_1002: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/sys_clk_125_enable_1003: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/sys_clk_125_enable_756: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/sys_clk_125_enable_530: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/sys_clk_125_enable_970: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/sys_clk_125_enable_640: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/pkt_progress: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/sys_clk_125_enable_1192: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/trnc_pause_ack: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txintf/sys_clk_125_enable_369: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/sys_clk_125_enable_345: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_395: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_1213: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_1216: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_100: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_103: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_201: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_887: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_937: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_955: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_371: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_377: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_378: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_397: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/sys_clk_125_enable_405: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/sys_clk_125_enable_602: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/sys_clk_125_enable_669: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/rxtp_st_r2: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/tlp_st_reg5: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/sys_clk_125_enable_57: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/sys_clk_125_enable_929: 32 loads, 32 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/sys_clk_125_enable_224: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_tlpdec/sys_clk_125_enable_466: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/req_id_i_15__N_9130: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/req_id_i_15__N_9131: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/req_id_i_15__N_9132: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/req_id_i_15__N_9133: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/req_id_i_15__N_9134: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/vc_rcvd[0]: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxintf/sys_clk_125_enable_511: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u_rxfc_arb/sys_clk_125_enable_1180: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_815: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_816: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_155: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_959: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_163: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_209: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_210: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_213: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_214: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_215: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_216: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_217: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_233: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/sys_clk_125_enable_624: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/vcarb_grant_d0[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_1212: 24 loads, 24 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/err_req: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_43: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/pkt_sm_done_N_6957: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_749: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_733: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/int_req_N_6935: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_619: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_538: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_429: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_671: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_673: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_675: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_677: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_679: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_681: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_683: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_685: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_687: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_689: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_691: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_693: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_495: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_695: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_697: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_699: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_701: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_496: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_497: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_498: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_703: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_705: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_499: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_707: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_709: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_711: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_713: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_715: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_717: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_719: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_721: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_723: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_725: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_727: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_729: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_731: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_535: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_757: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_758: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_759: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_760: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_761: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/sys_clk_125_enable_762: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_66: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_70: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_752: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_488: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_type0/sys_clk_125_enable_1206: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_129: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1195: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_type0/sys_clk_125_enable_1007: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_type0/sys_clk_125_enable_1004: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_227: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_type0/sys_clk_125_enable_1005: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_type0/sys_clk_125_enable_1006: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_type0/sys_clk_125_enable_1008: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1208: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_771: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1001: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1009: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1012: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1020: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1028: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_resp/reg_rd2: 21 loads, 21 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/mm_enable_2__N_10089: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/pm_power_state_1__N_10082: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1036: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_pmsi_cs/sys_clk_125_enable_1067: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_pmsi_cs/sys_clk_125_enable_1075: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1044: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1052: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1060: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1081: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1089: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1097: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/sys_clk_125_enable_1105: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/sys_clk_125_enable_754: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/nph_processed_int_N_9296: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/u1_cfg_dec1/reg_wr_tlp: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_337: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_130: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/sys_clk_125_enable_764: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/hold_fb[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_pipe/u1_sync1s/hold_fb[1]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/sys_clk_125_enable_767: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/drate_s0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_0_0__10__N_181[3]: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_0_0__10__N_181[0]: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rd_pntr_1__N_180: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_0_0__10__N_181[1]: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_0_0__10__N_181[2]: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_scram/sys_clk_250_enable_113: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/sys_clk_250_enable_98: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/sys_clk_250_enable_51: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/drate_s0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/sys_clk_250_enable_16: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/sys_clk_250_enable_28: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/sys_clk_250_enable_40: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/sys_clk_250_enable_63: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/sys_clk_250_enable_75: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/sys_clk_250_enable_87: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_rxrc/wr_pntr_1__N_418: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/sys_clk_250_enable_128: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_296: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_1203: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/cs_pol_sm[2]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_388: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_480: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_472: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_425: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_529: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/sys_clk_125_enable_126: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/sys_clk_125_enable_125: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/sys_clk_125_enable_344: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_pol_sm/sys_clk_125_enable_255: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_40: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_55: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/fts_skp_clr_N_2189: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_553: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/ose_skp_snt_N_2123: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_1198: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/n2175: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_474: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_1172: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/n2472: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_1194: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_424: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_393: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rd_en: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_400: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/sys_clk_125_enable_402: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_768: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/sys_clk_125_enable_483: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_506: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_524: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_481: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_500: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_489: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_486: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_485: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_482: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_547: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_541: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_539: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_536: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_512: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_491: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_479: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_476: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_552: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/sys_clk_125_enable_1182: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_1214: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/ts12_linu_7__N_1551: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/sys_clk_125_enable_1112: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/sys_clk_125_enable_1119: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/sys_clk_125_enable_1128: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/sys_clk_125_enable_1132: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_112: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/sys_clk_125_enable_324: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/sys_clk_125_enable_142: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/sys_clk_125_enable_475: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/sys_clk_125_enable_235: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/sys_clk_125_enable_256: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/sys_clk_125_enable_282: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0s_tx_sm/sys_clk_125_enable_336: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/sys_clk_125_enable_128: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/sys_clk_125_enable_113: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/sys_clk_125_enable_114: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/sys_clk_125_enable_1029: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_hrst_sm/sys_clk_125_enable_110: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/sys_clk_125_enable_28: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/sys_clk_125_enable_1136: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/sys_clk_125_enable_769: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_det_sm/sys_clk_125_enable_122: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_det_sm/sys_clk_125_enable_131: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_373: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_117: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_118: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_119: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_120: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_121: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_366: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_354: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/sys_clk_125_enable_368: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/sys_clk_125_enable_334: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/sys_clk_125_enable_12: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/sys_clk_125_enable_14: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_dfrm/sys_clk_125_enable_1151: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/dfrm_dllp_st: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/ttlp_end: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/rtry_seq_num_11__N_4061: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/sys_clk_125_enable_791: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/sys_clk_125_enable_374: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/sys_clk_125_enable_353: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/sys_clk_125_enable_355: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/sys_clk_125_enable_467: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/sys_clk_125_enable_387: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/sys_clk_125_enable_563: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/sys_clk_125_enable_549: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/switch_wait: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/sys_clk_125_enable_1187: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/rxtp_ack: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/txdp_val: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/txdp_val_N_5380: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_831: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_836: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_774: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_805: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_811: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_796: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_808: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_req_N_5190: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/tdmux_rdy1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/tdmux_rdy2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_793: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_833: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_31__N_5169: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/acknak_reg_31__N_4882: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_839: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_851: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_799: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_1185: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_848: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_845: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_842: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_854: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_802: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/sys_clk_125_enable_814: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/sys_clk_125_enable_817: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/sys_clk_125_enable_818: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdmux_state: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxtp/sys_clk_125_enable_1202: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxtp/tst2: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxtp/fifo_rd: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxtp/sys_clk_125_enable_617: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/sys_clk_125_enable_829: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_cfilt/dllp_clk2: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/sys_clk_125_enable_865: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_24: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_1211: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_29: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_104: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_105: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_608: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_609: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_606: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_611: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_603: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_604: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_dll/u1_lcmfci/sys_clk_125_enable_610: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net PERST_N_c merged into GSR:  4367
   Number of LSRs:  11
     Net PERST_N_c_i: 3 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_rx_serdes_rst_w: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_rx_pcs_rst_w: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/sli_rst_wire0: 53 loads, 53 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_tx_serdes_rst_c: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pcs_top_0/rsl_tx_pcs_rst_c: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i: 90 loads, 90 LSLICEs
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/n10271: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/s_rtl_rst_n_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE/U1_RST_CDC/s_rst_sync_n_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE/U1_RST_CDC/s_u1_rst_cdc_n: 701 loads, 693 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net U1_CORE/U1_PCIE/U1_RST_CDC/s_u1_rst_cdc_n: 701 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/tlp_addr_sel: 239 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/un1_U1_PCIE_12: 154 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/rd_ptr[1]: 104 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/rd_ptr[0]: 98 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/rd_ptr[2]: 98 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_int_msg/rd_ptr[3]: 98 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_phy/u1_ltssm/ltssm_start: 92 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_pcs_pipe/pipe_top_0/chx_RESET_n_i: 90 loads
     Net U1_CORE/U1_PCIE/U2_PCIE_IP/U1_ECP5.U1_GEN1.U1_PCIE/x_pcie_inst/u1_dut/u1_dut/u1_dut/u1_trnc/u1_cfg_top/load_cfg: 77 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 1 mins 7 secs  
Total REAL Time: 1 mins 7 secs  
Peak Memory Usage: 275 MB

Dumping design to file versa_ecp5_ae53_map.ncd.

mpartrce -p "versa_ecp5_ae53.p2t" -f "versa_ecp5_ae53.p3t" -tf "versa_ecp5_ae53.pt" "versa_ecp5_ae53_map.ncd" "versa_ecp5_ae53.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .
Starting job 5_1 on node l-eqss42r at Mon Jan 03 11:29:35 2022

Starting job 5_2 on node l-eqss42r at Mon Jan 03 11:29:36 2022

Starting job 5_3 on node l-eqss42r at Mon Jan 03 11:29:37 2022

Finished job 5_1 on node l-eqss42r at Mon Jan 03 11:30:41 2022

Starting job 5_4 on node l-eqss42r at Mon Jan 03 11:30:41 2022

Finished job 5_2 on node l-eqss42r at Mon Jan 03 11:30:42 2022

Starting job 5_5 on node l-eqss42r at Mon Jan 03 11:30:42 2022

Finished job 5_3 on node l-eqss42r at Mon Jan 03 11:30:44 2022

Starting job 5_6 on node l-eqss42r at Mon Jan 03 11:30:44 2022

Finished job 5_5 on node l-eqss42r at Mon Jan 03 11:31:47 2022

Starting job 5_7 on node l-eqss42r at Mon Jan 03 11:31:47 2022

Finished job 5_4 on node l-eqss42r at Mon Jan 03 11:31:49 2022

Starting job 5_8 on node l-eqss42r at Mon Jan 03 11:31:49 2022

Finished job 5_6 on node l-eqss42r at Mon Jan 03 11:31:50 2022

Starting job 5_9 on node l-eqss42r at Mon Jan 03 11:31:50 2022

Finished job 5_7 on node l-eqss42r at Mon Jan 03 11:32:55 2022

Starting job 5_10 on node l-eqss42r at Mon Jan 03 11:32:55 2022

Finished job 5_9 on node l-eqss42r at Mon Jan 03 11:32:56 2022

Starting job 5_11 on node l-eqss42r at Mon Jan 03 11:32:56 2022

Finished job 5_8 on node l-eqss42r at Mon Jan 03 11:32:57 2022

Starting job 5_12 on node l-eqss42r at Mon Jan 03 11:32:57 2022

Finished job 5_10 on node l-eqss42r at Mon Jan 03 11:34:01 2022

Finished job 5_11 on node l-eqss42r at Mon Jan 03 11:34:03 2022

Finished job 5_12 on node l-eqss42r at Mon Jan 03 11:34:05 2022

Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "versa_ecp5_ae53.pt" -o "versa_ecp5_ae53.twr" "versa_ecp5_ae53.ncd" "versa_ecp5_ae53.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file versa_ecp5_ae53.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application trce from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:34:07 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_ae53.twr -gui -msgset C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/promote.xml versa_ecp5_ae53.ncd versa_ecp5_ae53.prf 
Design file:     versa_ecp5_ae53.ncd
Preference file: versa_ecp5_ae53.prf
Device,speed:    LFE5UM-45F,8
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 100772 paths, 5 nets, and 41279 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Mon Jan 03 11:34:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_ae53.twr -gui -msgset C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/promote.xml versa_ecp5_ae53.ncd versa_ecp5_ae53.prf 
Design file:     versa_ecp5_ae53.ncd
Preference file: versa_ecp5_ae53.prf
Device,speed:    LFE5UM-45F,m
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 100772 paths, 5 nets, and 41279 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 299 MB


tmcheck -par "versa_ecp5_ae53.par" 

bitgen -w "versa_ecp5_ae53.ncd" -f "versa_ecp5_ae53.t2b" -e -s "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/versa_ecp5.sec" -k "C:/Projects/ECP5_Wishbone/work/diamond/versa_ecp5/versa_ecp5.bek" "versa_ecp5_ae53.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file versa_ecp5_ae53.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application Bitgen from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from versa_ecp5_ae53.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             62  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                     SPI_SERIAL  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "versa_ecp5_ae53.bit".
Total CPU Time: 7 secs 
Total REAL Time: 8 secs 
Peak Memory Usage: 410 MB
