Return-Path: <devicetree+bounces-289933-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id iNhLMG4562nRJwAAu9opvQ
	(envelope-from <devicetree+bounces-289933-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 24 Apr 2026 11:35:42 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 15BFD45C477
	for <lists+devicetree@lfdr.de>; Fri, 24 Apr 2026 11:35:41 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 4E5773008235
	for <lists+devicetree@lfdr.de>; Fri, 24 Apr 2026 09:34:12 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 125E73890EE;
	Fri, 24 Apr 2026 09:34:11 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="cbfks3Oo"
X-Original-To: devicetree@vger.kernel.org
Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2BEEC388369
	for <devicetree@vger.kernel.org>; Fri, 24 Apr 2026 09:34:09 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1777023251; cv=none; b=PYmEB+Z/6QqMimbPYpgjB6vVN7EuQejAEtum/32w87VuMVjcaSoYXBtShzecOvF/Hx5vwRKmc8zZ3iadlBH2z6/vex2O8zKGcIbBq4uunEY3eqzXDzDz9mYNfc6ZUfq0mkOFeZU94feFqxEAt1Tq7zGSFSRcwd2GU6oYOP/6LkM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1777023251; c=relaxed/simple;
	bh=fahtZSrEb5ie7JqzLwk7DQ86VfNZu4EY2ZZsJ+3ADjw=;
	h=Message-ID:Date:MIME-Version:From:Subject:To:Cc:References:
	 In-Reply-To:Content-Type; b=Pfk4pJwkDeevujOSKBtNlPalpBYwpf2sjjy9cMuN30+olHoT8VP/OYGNibBWvQ+4qtPn2GUnciOa0Sr75fSp0dFhYjJYuNt9r3WEGbPNPN3/Fa8P+YzAlfMNa2ihMBbnmBXXHI9Pq1KAjtOqA3TJEj8bJxXrFv7SrSMyGk1Cfos=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=cbfks3Oo; arc=none smtp.client-ip=209.85.128.49
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org
Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-48334ee0aeaso78817945e9.1
        for <devicetree@vger.kernel.org>; Fri, 24 Apr 2026 02:34:08 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google; t=1777023248; x=1777628048; darn=vger.kernel.org;
        h=content-transfer-encoding:in-reply-to:organization:autocrypt
         :content-language:references:cc:to:subject:reply-to:from:user-agent
         :mime-version:date:message-id:from:to:cc:subject:date:message-id
         :reply-to;
        bh=yJUYORF5y0Fx0geYa0plDY5In8yDcQ4yezqh9fC2iH8=;
        b=cbfks3OopmVGvXJ/TYFGsR5ukj9kOi1Qu7cuq2FaqOdEXrh2K3ok644rtc2TLge6aw
         Yfh0j+G0reVnQh9kjWlCYNFqsypKUrvD0+SrhhwECBaAl6EBMvBigSODwX6Gxu1lWRbf
         PIGRHKuxOX+DHSCUsG5eKVV5Gop5wiLDT90QJ9qPFfuzX9EX+gsH9x2Di4KwNKtw6hBa
         Iuk5TCsCxsEPU+h3FITgl1CulTGRakTNk8aqhTHK7ngJUO/7mhmwYFFqzrZbiV2AnlWZ
         Q8XKyWNDe1btsfWn6/cueinHd/CKPMYH9HtrAnOmouN9tagk6WiDwc4dHAbFlfAV2KSQ
         /h/A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1777023248; x=1777628048;
        h=content-transfer-encoding:in-reply-to:organization:autocrypt
         :content-language:references:cc:to:subject:reply-to:from:user-agent
         :mime-version:date:message-id:x-gm-gg:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=yJUYORF5y0Fx0geYa0plDY5In8yDcQ4yezqh9fC2iH8=;
        b=SvjqwF4XApsCV/J7TPL6/gMP/lgs6Ot+DTBWaWFggN+0RMMAnVfCIx9mcRPEEzy27K
         Pr5Xl6XxwA63/y37vp/CVlcXrXcvyg/uOzsykYR7h8hxqtjOXLEVA7061kFlvBhx3MvI
         Umy4S5QKK2mFsXK4s3A88w2oeHWtVb2gCFxqqzXqVdyccLO0ICZsFSipJJrN8Rdrbrag
         VxXyPc7ySxQoVtZFQ4r1aGvQIl20eH1aWTRjZfx7irZnyKwwfY18HlR5tuHa4n6Vds5V
         509Nv6Ss6UvMp5LkYiJma+oh83OUHC+Hty/fQAE6GQTGc0KpOmfceDf5Wsh1Pnuu9e+8
         6E3A==
X-Forwarded-Encrypted: i=1; AFNElJ87ZGU8bLEZ+3cp9Qre8n/tv3s/l/fi8SKTcXj+kbKZOqnqm6U3OK9SoZKFfIojTtbWhkzyqyMgtVtu@vger.kernel.org
X-Gm-Message-State: AOJu0YwSyvKPg46dlHlOyiVIwmVNoJDp2G0X96NQnefSnXITu8iqsiEn
	TahwO3UUn7ahvz1ET9XJJmdkhbFuQ1dm3dHjVPYBwmm84TJU0BikX0t/fI/VajKHPEQ=
X-Gm-Gg: AeBDietaAqWq1uFo8KNh3Q1iofg7wUkEuWbOG13FoITa3auPXP50f7D8m6hPAQKonuW
	yL2FXCCyO6tKxEt7eF6T/plal1fejaq7B10YNhITs6HCp/eOsKMxFC4q9W8XLcEAmUJTMl0HD6J
	ICQcUijbDES7CC4hJA9t/o/ir+i9RX52EHVoRd9JmgottxcwWRqIG7SS3T6jycpqr6bqGKcIQp9
	2BQN3LoMM3ulTq8crIg9Ua2uK73bJXvskfVVsK+xBmWSxkqmuyo9p21tTt/FHPofh3VPT6gTLA/
	ydhOxXTjh7tzk4G8ubUMstRDbusOTjTeBGvJWlGx/Ll2e5dC4Zud7VX7TcTcVIpcFdZpUV4HWB7
	o0i6BJMVvz9O+2n7Z7d79SCP4lHeMk9t/2F6T7vBcUla4aVhZpc5M75TqA2Vvi/6Y+ue2vXWx6g
	LbOth3Aal/pNG5Xm3J7P/25668wrwgYinitMWJxh5NL6ue30cU+/xIr8hw+P0kCJ9cqb/e7pDQc
	Oe0WGFWIUOsUTVTYg==
X-Received: by 2002:a05:600c:41d6:b0:487:2439:b7c8 with SMTP id 5b1f17b1804b1-488fb745294mr274628735e9.1.1777023247300;
        Fri, 24 Apr 2026 02:34:07 -0700 (PDT)
Received: from ?IPV6:2a01:e0a:106d:1080:79e1:f56b:445c:ca9c? ([2a01:e0a:106d:1080:79e1:f56b:445c:ca9c])
        by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4891bba6276sm178881485e9.0.2026.04.24.02.34.06
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Fri, 24 Apr 2026 02:34:06 -0700 (PDT)
Message-ID: <a98b6735-64b9-40a8-a52d-aef4b75f8261@linaro.org>
Date: Fri, 24 Apr 2026 11:34:05 +0200
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
From: Neil Armstrong <neil.armstrong@linaro.org>
Reply-To: Neil Armstrong <neil.armstrong@linaro.org>
Subject: Re: [PATCH v2 2/2] drm/panel: jd9365da: Support for Zhunyi Z40046
 panels
To: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,
 Luca Leonardo Scorcia <l.scorcia@gmail.com>
Cc: dri-devel@lists.freedesktop.org, Jagan Teki <jagan@edgeble.ai>,
 Jessica Zhang <jesszhan0024@gmail.com>, David Airlie <airlied@gmail.com>,
 Simona Vetter <simona@ffwll.ch>,
 Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
 Maxime Ripard <mripard@kernel.org>, Thomas Zimmermann <tzimmermann@suse.de>,
 Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,
 Conor Dooley <conor+dt@kernel.org>,
 Bjorn Andersson <bjorn.andersson@oss.qualcomm.com>,
 Marek Vasut <marex@nabladev.com>, Kael D'Alcamo <dev@kael-k.io>,
 Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>,
 devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
References: <20260417104740.259689-1-l.scorcia@gmail.com>
 <20260417104740.259689-3-l.scorcia@gmail.com>
 <gyacssx3h7oowxohwzeup7dvmtlrrm7oarb3zwne77rvfysxwd@cvlghspzfdcb>
Content-Language: en-US, fr
Autocrypt: addr=neil.armstrong@linaro.org; keydata=
 xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP
 GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4
 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9
 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik
 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB
 AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA
 OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk
 Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04
 YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ
 GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw
 UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa
 GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r
 yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp
 QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+
 SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY
 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM
 Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX
 oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn
 M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3
 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS
 KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy
 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT
 QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g
Organization: Linaro
In-Reply-To: <gyacssx3h7oowxohwzeup7dvmtlrrm7oarb3zwne77rvfysxwd@cvlghspzfdcb>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
X-Rspamd-Queue-Id: 15BFD45C477
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[linaro.org,none];
	R_DKIM_ALLOW(-0.20)[linaro.org:s=google];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[linaro.org:mid,linaro.org:dkim,linaro.org:replyto,sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns];
	FREEMAIL_CC(0.00)[lists.freedesktop.org,edgeble.ai,gmail.com,ffwll.ch,linux.intel.com,kernel.org,suse.de,oss.qualcomm.com,nabladev.com,kael-k.io,bp.renesas.com,vger.kernel.org];
	TAGGED_FROM(0.00)[bounces-289933-lists,devicetree=lfdr.de];
	FREEMAIL_TO(0.00)[oss.qualcomm.com,gmail.com];
	HAS_ORG_HEADER(0.00)[];
	TO_DN_SOME(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[19];
	MIME_TRACE(0.00)[0:+];
	DKIM_TRACE(0.00)[linaro.org:+];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	HAS_REPLYTO(0.00)[neil.armstrong@linaro.org];
	PRECEDENCE_BULK(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	FROM_NEQ_ENVFROM(0.00)[neil.armstrong@linaro.org,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	REPLYTO_EQ_FROM(0.00)[]

On 4/22/26 21:28, Dmitry Baryshkov wrote:
> On Fri, Apr 17, 2026 at 11:46:31AM +0100, Luca Leonardo Scorcia wrote:
>> The Zhunyi Z40046 is a 480x800 24-bit WVGA DSI panel based on the
>> Fitipower JD9161Z DSI controller found in the Xiaomi Mi Smart Clock
>> x04g, apparently in two different variants.
>>
>> The Fitipower JD9161Z LCD driver IC is very similar to the Jadard
>> JD9365DA-H3, it just uses different initialization sequences.
>>
>> The two initialization sequences for the panel have been extracted from
>> Android original firmware for the Xiaomi Smart Clock.
>>
>> Variant -ctc uses a CTC LCD panel and has been tested on device.
>> Variant -boe uses a BOE LCD panel and has not been tested.

If it hasn't been tested, please remove it and add it when tested.

Neil

>>
>> Signed-off-by: Luca Leonardo Scorcia <l.scorcia@gmail.com>
>> ---
>>   .../gpu/drm/panel/panel-jadard-jd9365da-h3.c  | 313 ++++++++++++++++++
>>   1 file changed, 313 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c b/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c
>> index c33c611e03c0..7da064567248 100644
>> --- a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c
>> +++ b/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c
>> @@ -46,11 +46,22 @@ struct jadard {
>>   	struct gpio_desc *reset;
>>   };
>>   
>> +#define JD9161Z_DCS_SWITCH_PAGE		0xde
>> +
>> +#define jd9161z_switch_page(dsi_ctx, page) \
>> +	mipi_dsi_dcs_write_seq_multi(dsi_ctx, JD9161Z_DCS_SWITCH_PAGE, (page))
>> +
> 
> Just my 2c. The code looks similar, but it's true for large enough
> number of controllers. Please consider splitting this to a separate
> driver. It would result in a cleaner and easier to follow code for both
> of them.
> 
>>   #define JD9365DA_DCS_SWITCH_PAGE	0xe0
>>   
>>   #define jd9365da_switch_page(dsi_ctx, page) \
>>   	mipi_dsi_dcs_write_seq_multi(dsi_ctx, JD9365DA_DCS_SWITCH_PAGE, (page))
>>   
>> +static void jd9161z_enable_standard_cmds(struct mipi_dsi_multi_context *dsi_ctx)
>> +{
>> +	// Enable access to DCS and internal commands
>> +	mipi_dsi_dcs_write_seq_multi(dsi_ctx, 0xdf, 0x91, 0x62, 0xf3);
>> +}
>> +
>>   static void jadard_enable_standard_cmds(struct mipi_dsi_multi_context *dsi_ctx)
>>   {
>>   	mipi_dsi_dcs_write_seq_multi(dsi_ctx, 0xe1, 0x93);
>> @@ -1606,6 +1617,300 @@ static const struct jadard_panel_desc taiguan_xti05101_01a_desc = {
>>   	.enter_sleep_to_reset_down_delay_ms = 100,
>>   };
>>   
>> +// Sequence retrieved from Xiaomi Mi Smart Clock x04g kernel in boot.bin
>> +static int zhunyi_z40046_init_cmds_ctc(struct jadard *jadard_data)
>> +{
>> +	struct mipi_dsi_multi_context dsi_ctx = { .dsi = jadard_data->dsi };
>> +
>> +	// Init configuration sequence
>> +	jd9161z_switch_page(&dsi_ctx, 0x00);
>> +	jd9161z_enable_standard_cmds(&dsi_ctx);
>> +
>> +	// GAMMA_SET (pos/neg voltage of gamma power)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb7,
>> +		0x10, 0x04, 0x86, 0x00, 0x1b, 0x35);
>> +
>> +	// DCDC_SEL (power mode and charge pump settings)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbb,
>> +		0x69, 0x0b, 0x30, 0xb2, 0xb2, 0xc0, 0xe0, 0x20,
>> +		0xf0, 0x50, 0x60);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	// VDDD_CTRL (control logic voltage setting)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbc,
>> +		0x73, 0x14);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	// SETRGBCYC (display waveform cycle of RGB mode)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc3,
>> +		0x74, 0x04, 0x08, 0x0e, 0x00, 0x0e, 0x0c, 0x08,
>> +		0x0e, 0x00, 0x0e, 0x82, 0x0a, 0x82);
>> +
>> +	// SET_TCON (timing control setting)
>> +	// param[0][5:4] + param[1]: number of panel lines / 2
>> +	//   400 = 01 1001 0000 -> 0x10, 0x90
>> +	// param[2]: scan line time width
>> +	// param[3]: vfp: 14
>> +	// param[4]: vs + vbp - 1: 11
>> +	// param[5]: hbp: 4
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc4,
>> +		0x10, 0x90, 0x92, 0x0e, 0x0b, 0x04);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	// SET_R_GAMMA (set red gamma output voltage)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc8,
>> +		0x7e, 0x76, 0x68, 0x57, 0x4c, 0x39, 0x3a, 0x23,
>> +		0x3d, 0x3d, 0x40, 0x61, 0x54, 0x64, 0x5d, 0x62,
>> +		0x5a, 0x50, 0x32, 0x7e, 0x76, 0x68, 0x57, 0x4c,
>> +		0x39, 0x3a, 0x23, 0x3d, 0x3d, 0x40, 0x61, 0x54,
>> +		0x64, 0x5d, 0x62, 0x5a, 0x50, 0x32);
>> +
>> +	// SET_GIP_L (CGOUTx_L signal mapping, gs_panel = 0)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd0,
>> +		0x1f, 0x0a, 0x08, 0x06, 0x04, 0x1f, 0x00, 0x1f,
>> +		0x17, 0x1f, 0x18, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f);
>> +
>> +	// SET_GIP_R (CGOUTx_R signal mapping, gs_panel = 0)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd1,
>> +		0x1f, 0x0b, 0x09, 0x07, 0x05, 0x1f, 0x01, 0x1f,
>> +		0x17, 0x1f, 0x18, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f);
>> +
>> +	// SETGIP1 (GIP signal timing 1)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd4,
>> +		0x10, 0x00, 0x00, 0x03, 0x60, 0x05, 0x10, 0x00,
>> +		0x02, 0x06, 0x68, 0x00, 0x6c, 0x00, 0x00, 0x00,
>> +		0x00, 0x06, 0x78, 0x71, 0x07, 0x06, 0x68, 0x0c,
>> +		0x25, 0x00, 0x63, 0x03, 0x00);
>> +
>> +	// SETGIP2 (GIP signal timing 1)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd5,
>> +		0x20, 0x10, 0x8c, 0x18, 0x00, 0x80, 0x00, 0x08,
>> +		0x00, 0x00, 0x06, 0x60, 0x00, 0x81, 0x70, 0x02,
>> +		0x30, 0x01, 0x00, 0x00, 0xc0, 0x00, 0x00, 0x00,
>> +		0x03, 0x60, 0x83, 0x90, 0x00, 0x00, 0x03, 0x4f,
>> +		0x03, 0x00, 0x1f, 0x3f, 0x00, 0x00, 0x00, 0x00);
>> +
>> +	jd9161z_switch_page(&dsi_ctx, 0x04);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	// Unknown command
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0,
>> +		0x24, 0x01);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	jd9161z_switch_page(&dsi_ctx, 0x02);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	// SETRGBCYC2 (RGB IF source switch control timing)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc1,
>> +		0x71);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	// Unknown command
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc2,
>> +		0x00, 0x18, 0x08, 0x1e, 0x25, 0x7c, 0xc7);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	jd9161z_switch_page(&dsi_ctx, 0x00);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	mipi_dsi_dcs_set_tear_on_multi(&dsi_ctx, MIPI_DSI_DCS_TEAR_MODE_VBLANK);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 1);
>> +
>> +	mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 120);
>> +
>> +	mipi_dsi_dcs_set_display_on_multi(&dsi_ctx);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 5);
>> +
>> +	return dsi_ctx.accum_err;
>> +};
>> +
>> +static const struct jadard_panel_desc zhunyi_z40046_ctc_desc = {
>> +	.mode = {
>> +		.clock		= (480 + 20 + 20 + 20) * (800 + 14 + 4 + 8) * 60 / 1000,
>> +
>> +		.hdisplay	= 480,
>> +		.hsync_start	= 480 + 20,
>> +		.hsync_end	= 480 + 20 + 20,
>> +		.htotal		= 480 + 20 + 20 + 20,
>> +
>> +		.vdisplay	= 800,
>> +		.vsync_start	= 800 + 14,
>> +		.vsync_end	= 800 + 14 + 4,
>> +		.vtotal		= 800 + 14 + 4 + 8,
>> +
>> +		.width_mm	= 52,
>> +		.height_mm	= 86,
>> +		.flags		= DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
>> +		.type		= DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,
>> +	},
>> +	.lanes = 2,
>> +	.format = MIPI_DSI_FMT_RGB888,
>> +	.mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE |
>> +		MIPI_DSI_MODE_LPM,
>> +	.lp11_before_reset = true,
>> +	.reset_before_power_off_vcioo = true,
>> +	.vcioo_to_lp11_delay_ms = 5,
>> +	.lp11_to_reset_delay_ms = 10,
>> +	.backlight_off_to_display_off_delay_ms = 100,
>> +	.display_off_to_enter_sleep_delay_ms = 50,
>> +	.enter_sleep_to_reset_down_delay_ms = 100,
>> +	.init = zhunyi_z40046_init_cmds_ctc,
>> +};
>> +
>> +// Sequence retrieved from Xiaomi Mi Smart Clock x04g kernel in boot.bin
>> +static int zhunyi_z40046_init_cmds_boe(struct jadard *jadard_data)
>> +{
>> +	struct mipi_dsi_multi_context dsi_ctx = { .dsi = jadard_data->dsi };
>> +
>> +	// Init configuration sequence
>> +	jd9161z_switch_page(&dsi_ctx, 0x00);
>> +	jd9161z_enable_standard_cmds(&dsi_ctx);
>> +
>> +	// GAMMA_SET (pos/neg voltage of gamma power)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb7,
>> +		0x10, 0x08, 0x42, 0x00, 0x56, 0x42);
>> +
>> +	// DCDC_SEL (power mode and charge pump settings)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbb,
>> +		0x52, 0x0f, 0xb2, 0xb2, 0xb2, 0xc0, 0xd0, 0x50,
>> +		0xf0, 0x40, 0x50);
>> +
>> +	// VDDD_CTRL (control logic voltage setting)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbc,
>> +		0x73, 0x14);
>> +
>> +	// SETRGBCYC (display waveform cycle of RGB mode)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc3,
>> +		0x04, 0x07, 0x0b, 0x17, 0x00, 0x17, 0x04, 0x17,
>> +		0x17, 0x00, 0x17, 0x82, 0x0b, 0x82);
>> +
>> +	// SET_TCON (timing control setting)
>> +	// param[0][5:4] + param[1]: number of panel lines / 2
>> +	//   400 = 01 1001 0000 -> 0x10, 0x90
>> +	// param[2]: scan line time width
>> +	// param[3]: vfp: 14
>> +	// param[4]: vs + vbp - 1: 11
>> +	// param[5]: hbp: 6
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc4,
>> +		0x10, 0x90, 0x92, 0x0e, 0x06);
>> +
>> +	// SET_R_GAMMA (set red gamma output voltage)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc8,
>> +		0x7f, 0x78, 0x69, 0x56, 0x47, 0x33, 0x34, 0x1e,
>> +		0x3b, 0x3e, 0x43, 0x67, 0x5d, 0x6f, 0x68, 0x70,
>> +		0x6a, 0x61, 0x3c, 0x7f, 0x78, 0x69, 0x56, 0x47,
>> +		0x33, 0x34, 0x1e, 0x3b, 0x3e, 0x43, 0x67, 0x5d,
>> +		0x6f, 0x68, 0x70, 0x6a, 0x61, 0x3c);
>> +
>> +	// SET_GIP_L (CGOUTx_L signal mapping, gs_panel = 0)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd0,
>> +		0x1f, 0x1e, 0x07, 0x05, 0x01, 0x1f, 0x1f, 0x1f,
>> +		0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f);
>> +
>> +	// SET_GIP_R (CGOUTx_R signal mapping, gs_panel = 0)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd1,
>> +		0x1f, 0x1e, 0x06, 0x04, 0x00, 0x1f, 0x1f, 0x1f,
>> +		0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f);
>> +
>> +	// SET_GIP_L_GS (CGOUTx_L signal mapping, gs_panel = 1)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd2,
>> +		0x1f, 0x1f, 0x04, 0x06, 0x00, 0x1e, 0x1f, 0x1f,
>> +		0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f);
>> +
>> +	// SET_GIP_R_GS (CGOUTx_R signal mapping, gs_panel = 1)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd3,
>> +		0x1f, 0x1f, 0x05, 0x07, 0x01, 0x1e, 0x1f, 0x1f,
>> +		0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f, 0x1f);
>> +
>> +	// SETGIP1 (GIP signal timing 1)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd4,
>> +		0x30, 0x00, 0x00, 0x00, 0x00, 0x01, 0x10, 0x00,
>> +		0x03, 0x03, 0x68, 0x03, 0x40, 0x05, 0x00, 0x00,
>> +		0x00, 0xcc, 0x2d, 0x31, 0x02, 0x03, 0x68, 0x0c,
>> +		0x25, 0x00, 0x63, 0x03, 0x00);
>> +
>> +	// SETGIP2 (GIP signal timing 1)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xd5,
>> +		0x30, 0x08, 0x80, 0x18, 0x00, 0x00, 0x00, 0x18,
>> +		0x00, 0x00, 0x06, 0x60, 0x00, 0x07, 0x50, 0x00,
>> +		0x33, 0xc0, 0x00, 0x60, 0xc0, 0x00, 0x00, 0x00,
>> +		0x03, 0x60, 0x06, 0x10, 0x00, 0x00, 0x0f, 0x4f,
>> +		0x00, 0x10, 0x1f, 0x3f);
>> +
>> +	jd9161z_switch_page(&dsi_ctx, 0x02);
>> +
>> +	// SETRGBCYC2 (RGB IF source switch control timing)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc1,
>> +		0x60);
>> +
>> +	// Unknown command
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc2,
>> +		0x00, 0x18, 0x08, 0x1e, 0x25, 0x7c, 0xc7);
>> +
>> +	jd9161z_switch_page(&dsi_ctx, 0x00);
>> +
>> +	// GAS_CTRL (GAS function control)
>> +	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbe,
>> +		0x4e);
>> +
>> +	mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 120);
>> +
>> +	mipi_dsi_dcs_set_display_on_multi(&dsi_ctx);
>> +
>> +	mipi_dsi_msleep(&dsi_ctx, 10);
>> +
>> +	return dsi_ctx.accum_err;
>> +};
>> +
>> +static const struct jadard_panel_desc zhunyi_z40046_boe_desc = {
>> +	.mode = {
>> +		.clock		= (480 + 20 + 20 + 20) * (800 + 14 + 4 + 8) * 60 / 1000,
>> +
>> +		.hdisplay	= 480,
>> +		.hsync_start	= 480 + 20,
>> +		.hsync_end	= 480 + 20 + 20,
>> +		.htotal		= 480 + 20 + 20 + 20,
>> +
>> +		.vdisplay	= 800,
>> +		.vsync_start	= 800 + 14,
>> +		.vsync_end	= 800 + 14 + 4,
>> +		.vtotal		= 800 + 14 + 4 + 8,
>> +
>> +		.width_mm	= 52,
>> +		.height_mm	= 86,
>> +		.flags		= DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
>> +		.type		= DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,
>> +	},
>> +	.lanes = 2,
>> +	.format = MIPI_DSI_FMT_RGB888,
>> +	.mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE |
>> +		MIPI_DSI_MODE_LPM,
>> +	.lp11_before_reset = true,
>> +	.reset_before_power_off_vcioo = true,
>> +	.vcioo_to_lp11_delay_ms = 5,
>> +	.lp11_to_reset_delay_ms = 10,
>> +	.backlight_off_to_display_off_delay_ms = 100,
>> +	.display_off_to_enter_sleep_delay_ms = 50,
>> +	.enter_sleep_to_reset_down_delay_ms = 100,
>> +	.init = zhunyi_z40046_init_cmds_boe,
>> +};
>> +
>>   static int jadard_dsi_probe(struct mipi_dsi_device *dsi)
>>   {
>>   	struct device *dev = &dsi->dev;
>> @@ -1707,6 +2012,14 @@ static const struct of_device_id jadard_of_match[] = {
>>   		.compatible = "taiguanck,xti05101-01a",
>>   		.data = &taiguan_xti05101_01a_desc
>>   	},
>> +	{
>> +		.compatible = "zhunyikeji,z40046-ctc",
>> +		.data = &zhunyi_z40046_ctc_desc
>> +	},
>> +	{
>> +		.compatible = "zhunyikeji,z40046-boe",
>> +		.data = &zhunyi_z40046_boe_desc
>> +	},
>>   	{ /* sentinel */ }
>>   };
>>   MODULE_DEVICE_TABLE(of, jadard_of_match);
>> -- 
>> 2.43.0
>>
> 


