%Warning-IMPLICIT: Pipeline_RegDE.v:101:10: Signal definition not found, creating implicitly: 'mult_signE'
                                          : ... Suggested alternative: 'mult_signDE'
  101 |   assign mult_signE     = mult_signDE;
      |          ^~~~~~~~~~
                   ... For warning description see https://verilator.org/warn/IMPLICIT?v=5.036
                   ... Use "/* verilator lint_off IMPLICIT */" and lint_on around source to disable this message.
%Warning-IMPLICIT: umips_top.v:179:33: Signal definition not found, creating implicitly: 'RegWriteD'
                                     : ... Suggested alternative: 'RegWriteE'
  179 |   .MemRead(MemReadD), .RegWrite(RegWriteD), .MemtoReg(MemtoRegD),
      |                                 ^~~~~~~~~
%Warning-IMPLICIT: umips_top.v:180:78: Signal definition not found, creating implicitly: 'start_multD'
                                     : ... Suggested alternative: 'start_multE'
  180 |   .MemWrite(MemWriteD), .ALU_op(ALUControlD), .ALUSrcA(ALUSrcD), .start_mult(start_multD),
      |                                                                              ^~~~~~~~~~~
%Warning-IMPLICIT: umips_top.v:349:36: Signal definition not found, creating implicitly: 'RegWriteM'
                                     : ... Suggested alternative: 'RegWriteD'
  349 |   .RegWriteE(RegWriteE),.RegWriteM(RegWriteM),
      |                                    ^~~~~~~~~
%Warning-IMPLICIT: umips_top.v:350:36: Signal definition not found, creating implicitly: 'MemtoRegM'
                                     : ... Suggested alternative: 'MemtoRegD'
  350 |   .MemtoRegE(MemtoRegE),.MemtoRegM(MemtoRegM),
      |                                    ^~~~~~~~~
%Warning-IMPLICIT: umips_top.v:404:13: Signal definition not found, creating implicitly: 'mem_input'
  404 |  .read_data(mem_input)
      |             ^~~~~~~~~
%Warning-IMPLICIT: umips_top.v:436:38: Signal definition not found, creating implicitly: 'MemtoRegW'
                                     : ... Suggested alternative: 'MemtoRegD'
  436 |   .MemtoRegM(MemtoRegM),  .MemtoRegW(MemtoRegW),
      |                                      ^~~~~~~~~
%Warning-WIDTHEXPAND: cache.v:24:19: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 27 bits.
                                   : ... note: In instance 'umips_top.cache'
   24 |     assign tag_in = address[31:5];     
      |                   ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.036
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: umips_top.v:30:17: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                       : ... note: In instance 'umips_top'
   30 | assign JumpAddr = {4'b0000,JumpAddrRaw<<2};
      |                 ^
%Warning-WIDTHEXPAND: umips_top.v:79:27: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                       : ... note: In instance 'umips_top'
   79 |                 lw_sw_cnt <= 1'b0;  
      |                           ^~
%Warning-WIDTHEXPAND: umips_top.v:83:27: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                       : ... note: In instance 'umips_top'
   83 |                 lw_sw_cnt <= 1'b0;  
      |                           ^~
%Warning-WIDTHEXPAND: umips_top.v:404:3: Output port connection 'read_data' expects 128 bits on the pin connection, but pin connection's VARREF 'mem_input' generates 1 bits.
                                       : ... note: In instance 'umips_top'
  404 |  .read_data(mem_input)
      |   ^~~~~~~~~
%Warning-WIDTHTRUNC: umips_top.v:422:22: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 48 bits.
                                       : ... note: In instance 'umips_top'
  422 | assign lui_extendedM = {ALUoutM<<16, 16'b0};
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: umips_top.v:442:4: Input port connection 'lui_extendedM' expects 1 bits on the pin connection, but pin connection's VARREF 'lui_extendedM' generates 32 bits.
                                      : ... note: In instance 'umips_top'
  442 |   .lui_extendedM(lui_extendedM),  .lui_extendedW(lui_extendedW),
      |    ^~~~~~~~~~~~~
%Warning-WIDTHTRUNC: umips_top.v:442:36: Output port connection 'lui_extendedW' expects 1 bits on the pin connection, but pin connection's VARREF 'lui_extendedW' generates 32 bits.
                                       : ... note: In instance 'umips_top'
  442 |   .lui_extendedM(lui_extendedM),  .lui_extendedW(lui_extendedW),
      |                                    ^~~~~~~~~~~~~
%Warning-CASEX: controller.v:220:4: Suggest casez (with ?'s) in place of casex (with X's)
  220 |    casex (op_Func) 
      |    ^~~~~
                ... For warning description see https://verilator.org/warn/CASEX?v=5.036
                ... Use "/* verilator lint_off CASEX */" and lint_on around source to disable this message.
%Warning-MULTIDRIVEN: umips_top.v:69:11: Signal has multiple driving blocks with different clocking: 'umips_top.lw_sw_cnt'
                      umips_top.v:73:9: ... Location of first driving block
   73 |         lw_sw_cnt <= 0;         
      |         ^~~~~~~~~
                      umips_top.v:93:23: ... Location of other driving block
   93 |    if(lw_sw_cnt == 5) lw_sw_cnt <= 0;  
      |                       ^~~~~~~~~
                      ... For warning description see https://verilator.org/warn/MULTIDRIVEN?v=5.036
                      ... Use "/* verilator lint_off MULTIDRIVEN */" and lint_on around source to disable this message.
%Error: Exiting due to 17 warning(s)
