library ieee;
use ieee.std_logic_1164.all;

entity three_state_gate is
	port(en, in1: in std_logic;
		out1: out std_logic);
end three_state_gate;

architecture main of three_state_gate is
begin
	out1 <= in1 when en = '1' else 'Z';
end main;