`timescale 1ms/1ms
module pm_tb;
reg clk=1;
reg clk1=1;
reg rst_n=1;
reg [3:0] mul_a=0;
reg [3:0] mul_b=0;
wire [7:0] mul_out;
initial begin
rst_n=0;
#5
rst_n=1;
#5 
mul_a=10;
mul_b=12;
#10
mul_a=7;
mul_b=15;
#10
$stop;
end
always begin
#5
clk=~clk;
end
always begin
#1
clk1=~clk1;
end
pm U1(
.clk(clk),
.clk1(clk1),
.rst_n(rst_n),
.mul_a(mul_a),
.mul_b(mul_b),
.mul_out(mul_out)
);
endmodule
