;redcode
;assert 1
	SPL 0, #82
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 270, 60
	MOV 7, <10
	JMP @12, #206
	JMP @12, #206
	JMP @12, #206
	JMZ @12, #206
	JMP @12, #206
	CMP -7, <-420
	CMP -7, <-420
	CMP @127, 106
	CMP -7, <-420
	MOV @127, -160
	JMP @12, #206
	JMP -7, @-20
	SPL 0, <2
	SUB @127, 106
	CMP @127, 100
	JMZ 12, #15
	SLT 10, 9
	DAT #10, #9
	SLT 10, 9
	CMP 12, @510
	SLT 10, 9
	MOV -1, <-920
	SLT 10, 9
	SUB @121, 103
	CMP #12, @206
	SUB @121, 103
	SUB -7, <-20
	DAT #127, <100
	MOV 100, 90
	MOV -7, <-20
	MOV -7, <-20
	SLT 0, @42
	JMP @-12, #200
	CMP @121, 106
	SPL 0, #82
	CMP @121, 106
	SPL 0, #82
	MOV 100, 91
	ADD 270, 60
	SPL 0, #82
	JMP <121, 150
	ADD 1, 821
	SUB #72, @200
	JMP @12, #200
	JMP @72, #200
