# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3_ld1416.srcs/sources_1/new/cursor_osc.v" \
"../../../../project_3_ld1416.srcs/sources_1/new/dl1416.v" \
"../../../../project_3_ld1416.srcs/sources_1/new/ram_dl1416.v" \
"../../../../project_3_ld1416.srcs/sources_1/new/rom_dl1416.v" \
"../../../../project_3_ld1416.srcs/sim_1/new/tb_dl1416.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
