<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Proyecto_1_sep_Math_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>Math</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 11 22:42:14 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:746d7da2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:746d7da2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Proyecto_1_sep_Math_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 11 22:42:14 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:746d7da2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>Math</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 11 22:42:14 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e900c0e0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Proyecto_1_sep_Math_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 11 22:42:14 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e900c0e0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat May 11 22:44:11 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:746d7da2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_div</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>funcion_a</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>funcion_b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cte</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>f_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/17c8/Math.srcs/sources_1/new/Math.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Proyecto_1_sep_Math_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/17c8/Math.srcs/sources_1/new/Math.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Proyecto_1_sep_Math_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Proyecto_1_sep_Math_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Proyecto_1_sep_Math_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Proyecto_1_sep_Math_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Proyecto_1_sep_Math_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Proyecto_1_sep_Math_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Math_v1_4</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Proyecto_1_sep_Math_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Math_v1_4</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606c7672_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7358556_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24aac16a_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33701c8f_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc3a0a1_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f2b7b8_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c4731a_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ad0_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f12257_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15235cb0_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cef71_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf3af45_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a4c7f2_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db17810_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb49e0b_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29179177_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37edea1f_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787ef072_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d898ff5_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1055f2_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388ba978_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66784351_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8a5f84_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9e08c7_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636e4110_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3c7456_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ce55a2_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e32fbf_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401138fa_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea6d756_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2049dccf_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c5e998_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73be88d2_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e073c8d_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36662615_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0dda1f_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e5bfcb_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aaab238_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1503e231_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fb27e0_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2876bbbd_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579ef006_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458bc4b2_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537ad81f_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c299c4_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a277d2_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1281bf7d_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478a2d36_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5930c5c6_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea581d_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c433f4_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f56396_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a31e188_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d79cc67_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384fe169_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55360c7d_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440b24d4_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149f0cee_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe1e063_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c50c91_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a89358_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7412fdc0_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f180bf7_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a1ed85_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774cf1a0_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b2e8c7_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd3d7f9_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6589ee_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ca2d17_ARCHIVE_LOCATION">c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores/Math</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cb23f01c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="37efa372"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="21a564bd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
