
*** Running vivado
    with args -log PL_NN_axis_broadcaster_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_NN_axis_broadcaster_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PL_NN_axis_broadcaster_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top PL_NN_axis_broadcaster_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 823.309 ; gain = 234.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axis_broadcaster_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/synth/PL_NN_axis_broadcaster_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_PL_NN_axis_broadcaster_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/top_PL_NN_axis_broadcaster_0_0.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 16 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_19_core' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/d7e4/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 16 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 32 - type: integer 
	Parameter P_TID_INDX bound to: 32 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (1#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 32 - type: integer 
	Parameter P_TID_INDX bound to: 32 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (2#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_19_core' (3#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/d7e4/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_PL_NN_axis_broadcaster_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tdata_PL_NN_axis_broadcaster_0_0.v:49]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdata_PL_NN_axis_broadcaster_0_0' (4#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tdata_PL_NN_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_PL_NN_axis_broadcaster_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tuser_PL_NN_axis_broadcaster_0_0.v:49]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tuser_PL_NN_axis_broadcaster_0_0' (5#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tuser_PL_NN_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_PL_NN_axis_broadcaster_0_0' (6#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/top_PL_NN_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axis_broadcaster_0_0' (7#1) [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/synth/PL_NN_axis_broadcaster_0_0.v:57]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[15]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[14]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[13]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[12]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[11]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[10]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[9]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[8]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[7]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[6]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[5]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[4]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[3]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[2]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[1]
WARNING: [Synth 8-3331] design tuser_PL_NN_axis_broadcaster_0_0 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[511]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[510]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[509]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[508]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[507]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[506]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[505]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[504]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[503]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[502]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[501]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[500]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[499]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[498]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[497]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[496]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[495]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[494]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[493]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[492]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[491]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[490]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[489]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[488]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[487]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[486]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[485]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[484]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[483]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[482]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[481]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[480]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[479]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[478]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[477]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[476]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[475]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[474]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[473]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[472]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[471]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[470]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[469]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[468]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[467]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[466]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[465]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[464]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[463]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[462]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[461]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[460]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[459]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[458]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[457]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[456]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[455]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[454]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[453]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[452]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[451]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[450]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[449]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[448]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[447]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[446]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[445]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[444]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[443]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[442]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[441]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[440]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[439]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[438]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[437]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[436]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[435]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[434]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[433]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[432]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[431]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[430]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[429]
WARNING: [Synth 8-3331] design tdata_PL_NN_axis_broadcaster_0_0 has unconnected port tdata[428]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 900.695 ; gain = 312.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 900.695 ; gain = 312.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 900.695 ; gain = 312.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 900.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/PL_NN_axis_broadcaster_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/PL_NN_axis_broadcaster_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/PL_NN_axis_broadcaster_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/PL_NN_axis_broadcaster_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 970.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 980.625 ; gain = 10.555
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 980.625 ; gain = 392.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 980.625 ; gain = 392.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/PL_NN_axis_broadcaster_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 980.625 ; gain = 392.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 980.625 ; gain = 392.051
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[2].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[3].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[4].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[5].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[6].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[7].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[8].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[9].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[10].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[11].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[12].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[13].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[14].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[15].util_vector2axis'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_broadcaster_v1_1_19_core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 980.625 ; gain = 392.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:26 . Memory (MB): peak = 980.625 ; gain = 392.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:26 . Memory (MB): peak = 985.383 ; gain = 396.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:27 . Memory (MB): peak = 985.914 ; gain = 397.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:44 . Memory (MB): peak = 1001.688 ; gain = 413.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:44 . Memory (MB): peak = 1001.688 ; gain = 413.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:44 . Memory (MB): peak = 1001.688 ; gain = 413.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:44 . Memory (MB): peak = 1001.688 ; gain = 413.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:44 . Memory (MB): peak = 1001.688 ; gain = 413.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:44 . Memory (MB): peak = 1001.688 ; gain = 413.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    32|
|2     |LUT4 |     4|
|3     |LUT5 |     5|
|4     |LUT6 |     1|
|5     |FDRE |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+-------------------------------+------+
|      |Instance             |Module                         |Cells |
+------+---------------------+-------------------------------+------+
|1     |top                  |                               |    58|
|2     |  inst               |top_PL_NN_axis_broadcaster_0_0 |    58|
|3     |    broadcaster_core |axis_broadcaster_v1_1_19_core  |    58|
+------+---------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:44 . Memory (MB): peak = 1001.688 ; gain = 413.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:34 . Memory (MB): peak = 1001.688 ; gain = 333.184
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:44 . Memory (MB): peak = 1001.688 ; gain = 413.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1011.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:02:09 . Memory (MB): peak = 1020.977 ; gain = 709.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/PL_NN_axis_broadcaster_0_0_synth_1/PL_NN_axis_broadcaster_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PL_NN_axis_broadcaster_0_0, cache-ID = 63487f91b92c42cd
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/PL_NN_axis_broadcaster_0_0_synth_1/PL_NN_axis_broadcaster_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PL_NN_axis_broadcaster_0_0_utilization_synth.rpt -pb PL_NN_axis_broadcaster_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 14:53:50 2024...
