# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:59 on Aug 07,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:36:00 on Aug 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:00 on Aug 07,2024
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# 
# Top level modules:
# 	alu_1bit
# End time: 16:36:00 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:00 on Aug 07,2024
# vlog -reportprogress 300 ./clockDivider.sv 
# -- Compiling module clockDivider
# -- Compiling module clockDivider_testbench
# 
# Top level modules:
# 	clockDivider_testbench
# End time: 16:36:00 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:00 on Aug 07,2024
# vlog -reportprogress 300 ./ControlSignal.sv 
# -- Compiling module controlSignal
# 
# Top level modules:
# 	controlSignal
# End time: 16:36:01 on Aug 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:01 on Aug 07,2024
# vlog -reportprogress 300 ./CPU.sv 
# -- Compiling module CPU
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 16:36:01 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:01 on Aug 07,2024
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:36:01 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:01 on Aug 07,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:36:01 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:01 on Aug 07,2024
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# End time: 16:36:01 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:01 on Aug 07,2024
# vlog -reportprogress 300 ./FlagReg.sv 
# -- Compiling module FlagReg
# 
# Top level modules:
# 	FlagReg
# End time: 16:36:01 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:02 on Aug 07,2024
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_64
# 
# Top level modules:
# 	fullAdder_64
# End time: 16:36:02 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:02 on Aug 07,2024
# vlog -reportprogress 300 ./InstructionFetch.sv 
# -- Compiling module instructionFetch
# 
# Top level modules:
# 	instructionFetch
# End time: 16:36:02 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:02 on Aug 07,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:36:02 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:02 on Aug 07,2024
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 16:36:02 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:02 on Aug 07,2024
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1_Nbit
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux2to1_64bit
# -- Compiling module mux4to1_64bit
# -- Compiling module mux32to1_64bit
# 
# Top level modules:
# 	mux2to1_Nbit
# 	mux2to1_64bit
# 	mux4to1_64bit
# 	mux32to1_64bit
# End time: 16:36:02 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:02 on Aug 07,2024
# vlog -reportprogress 300 ./ProgramCounter.sv 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 16:36:03 on Aug 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:03 on Aug 07,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:36:03 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:03 on Aug 07,2024
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# 
# Top level modules:
# 	register64
# End time: 16:36:03 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:03 on Aug 07,2024
# vlog -reportprogress 300 ./SignExtend.sv 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 16:36:03 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:03 on Aug 07,2024
# vlog -reportprogress 300 ./instructionRegister.sv 
# -- Compiling module instructionRegister
# 
# Top level modules:
# 	instructionRegister
# End time: 16:36:03 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:03 on Aug 07,2024
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 16:36:03 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:03 on Aug 07,2024
# vlog -reportprogress 300 ./instructionDecode.sv 
# -- Compiling module instructionDecode
# 
# Top level modules:
# 	instructionDecode
# End time: 16:36:03 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:03 on Aug 07,2024
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:36:03 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Aug 07,2024
# vlog -reportprogress 300 ./decodeRegister.sv 
# -- Compiling module decodeRegister
# 
# Top level modules:
# 	decodeRegister
# End time: 16:36:04 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Aug 07,2024
# vlog -reportprogress 300 ./execute.sv 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 16:36:04 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Aug 07,2024
# vlog -reportprogress 300 ./execRegister.sv 
# -- Compiling module execRegister
# 
# Top level modules:
# 	execRegister
# End time: 16:36:04 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Aug 07,2024
# vlog -reportprogress 300 ./memory.sv 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 16:36:04 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Aug 07,2024
# vlog -reportprogress 300 ./memoryRegister.sv 
# -- Compiling module memoryRegister
# 
# Top level modules:
# 	memoryRegister
# End time: 16:36:04 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Aug 07,2024
# vlog -reportprogress 300 ./registerN.sv 
# -- Compiling module registerN
# 
# Top level modules:
# 	registerN
# End time: 16:36:04 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 16:36:06 on Aug 07,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.CPU
# Loading work.instructionFetch
# Loading work.instructmem
# Loading work.fullAdder_64
# Loading work.fullAdder
# Loading work.mux2to1_64bit
# Loading work.ProgramCounter
# Loading work.instructionRegister
# Loading work.registerN
# Loading work.controlSignal
# Loading work.forwardingUnit
# Loading work.instructionDecode
# Loading work.mux2to1_Nbit
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux32to1_64bit
# Loading work.mux4to1_64bit
# Loading work.nor_64
# Loading work.SignExtend
# Loading work.shifter
# Loading work.decodeRegister
# Loading work.register64
# Loading work.D_FF
# Loading work.execute
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.FlagReg
# Loading work.execRegister
# Loading work.memory
# Loading work.datamem
# Loading work.memoryRegister
# Loading work.mux32to1
# Loading work.mux16to1
# ** Warning: Design size of 13412 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aidan  Hostname: AIDAN-LAPTOP4I  ProcessID: 25624
#           Attempting to use alternate WLF file "./wlft54cv8e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft54cv8e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CPU.sv(120)
#    Time: 10250 ns  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./CPU.sv line 120
# End time: 17:07:59 on Aug 07,2024, Elapsed time: 0:31:53
# Errors: 0, Warnings: 3
