// SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
/*
 * Copyright (c) 2021-2024, Arm Limited. All rights reserved.
 */

/dts-v1/;
#include "morello.dtsi"

/ {
	model = "Arm Morello System Development Platform";
	compatible = "arm,morello-sdp", "arm,morello";

	aliases {
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	dpu_aclk: clock-350000000 {
		/* 77.1 MHz derived from 24 MHz reference clock */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <350000000>;
		clock-output-names = "aclk";
	};

	dpu_pixel_clk: clock-148500000 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <148500000>;
		clock-output-names = "pxclk";
	};

	i2c0: i2c@1c0f0000 {
		compatible = "cdns,i2c-r1p14";
		reg = <0x0 0x1c0f0000 0x0 0x1000>;
		interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dpu_aclk>;

		#address-cells = <1>;
		#size-cells = <0>;

		clock-frequency = <100000>;

		hdmi_tx: hdmi-transmitter@70 {
			compatible = "nxp,tda998x";
			reg = <0x70>;
			video-ports = <0x234501>;
			port {
				tda998x_0_input: endpoint {
					remote-endpoint = <&dp_pl0_out0>;
				};
			};
		};
	};

	dp0: display@2cc00000 {
		compatible = "arm,mali-d32", "arm,mali-d71";
		reg = <0x0 0x2cc00000 0x0 0x20000>;
		interrupts = <0 69 4>;
		clocks = <&dpu_aclk>;
		clock-names = "aclk";
		iommus = <&smmu_dp 0>, <&smmu_dp 1>, <&smmu_dp 2>, <&smmu_dp 3>,
			 <&smmu_dp 8>;

		#address-cells = <1>;
		#size-cells = <0>;

		pl0: pipeline@0 {
			reg = <0>;
			clocks = <&dpu_pixel_clk>;
			clock-names = "pxclk";
			port {
				dp_pl0_out0: endpoint {
					remote-endpoint = <&tda998x_0_input>;
				};
			};
		};
	};

	smmu_ccix: iommu@4f000000 {
		compatible = "arm,smmu-v3";
		reg = <0x0 0x4f000000 0x0 0x40000>;

		interrupts = <GIC_SPI 228 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 230 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 41 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 229 IRQ_TYPE_EDGE_RISING>;
		interrupt-names = "eventq", "gerror", "priq", "cmdq-sync";
		msi-parent = <&its1 0>;
		#iommu-cells = <1>;
		dma-coherent;
	};

	smmu_pcie: iommu@4f400000 {
		compatible = "arm,smmu-v3";
		reg = <0x0 0x4f400000 0x0 0x40000>;

		interrupts = <GIC_SPI 235 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 237 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 40 IRQ_TYPE_EDGE_RISING>,
					<GIC_SPI 236 IRQ_TYPE_EDGE_RISING>;
		interrupt-names = "eventq", "gerror", "priq", "cmdq-sync";
		msi-parent = <&its2 0>;
		#iommu-cells = <1>;
		dma-coherent;
	};

	pcie_ctlr: pcie@28c0000000 {
		device_type = "pci";
		compatible = "pci-host-ecam-generic";
		reg = <0x28 0xC0000000 0 0x10000000>;
		ranges = <0x01000000 0x00 0x00000000 0x00 0x6f000000 0x00 0x00800000>,
				<0x02000000 0x00 0x60000000 0x00 0x60000000 0x00 0x0f000000>,
				<0x42000000 0x09 0x00000000 0x09 0x00000000 0x1f 0xc0000000>;
		bus-range = <0 255>;
		linux,pci-domain = <0>;
		#address-cells = <3>;
		#size-cells = <2>;
		dma-coherent;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 1 &gic 0 0 0 169 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 2 &gic 0 0 0 170 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 3 &gic 0 0 0 171 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 4 &gic 0 0 0 172 IRQ_TYPE_LEVEL_HIGH>;
		msi-map = <0 &its_pcie 0 0x10000>;
		iommu-map = <0 &smmu_pcie 0 0x10000>;
	};

	ccix_pcie_ctlr: pcie@4fc0000000 {
		device_type = "pci";
		compatible = "pci-host-ecam-generic";
		reg = <0x4f 0xC0000000 0 0x10000000>;
		ranges = <0x01000000 0x00 0x00000000 0x00 0x7f000000 0x00 0x00800000>,
				<0x02000000 0x00 0x70000000 0x00 0x70000000 0x00 0x0f000000>,
				<0x42000000 0x30 0x00000000 0x30 0x00000000 0x1f 0xc0000000>;
		linux,pci-domain = <1>;
		#address-cells = <3>;
		#size-cells = <2>;
		dma-coherent;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 1 &gic 0 0 0 201 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 2 &gic 0 0 0 202 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 3 &gic 0 0 0 203 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 4 &gic 0 0 0 204 IRQ_TYPE_LEVEL_HIGH>;
		msi-map = <0 &its_ccix 0 0x10000>;
		iommu-map = <0 &smmu_ccix 0 0x10000>;
	};
};

&uart0 {
	status = "okay";
};
