// Seed: 2275541537
`resetall `timescale 1ps / 1 ps `timescale 1ps / 1 ps
module module_0;
  logic id_0;
  logic id_1;
  assign id_1 = !id_0;
  logic id_2;
  logic id_3 = 1;
  logic id_4;
  logic id_5;
  always @(posedge 1'h0) id_2 = 1;
endmodule
