KEY LIBERO "11.6"
KEY CAPTURE "11.6.0.34"
KEY DEFAULT_IMPORT_LOC "D:\Actelprj\M1AGL_CD_v1.5\Sample Design\LiberoProject\Example_M1AGL_UJTAG\constraint"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VendorTechnology_Family "ProASIC3L"
KEY VendorTechnology_Die "M1IS8X8M2LDP"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.5"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "spi_test::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST FileManager
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1454471541"
SIZE="437"
ENDFILE
VALUE "<project>\component\work\DESIGN_IO\DESIGN_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1454471542"
SIZE="413"
ENDFILE
VALUE "<project>\component\work\full_sys\full_sys.cxf,actgen_cxf"
STATE="utd"
TIME="1455302050"
SIZE="2640"
ENDFILE
VALUE "<project>\component\work\geiger_integration\geiger_integration.cxf,actgen_cxf"
STATE="utd"
TIME="1456117177"
SIZE="3392"
ENDFILE
VALUE "<project>\component\work\spi_test\spi_test.cxf,actgen_cxf"
STATE="utd"
TIME="1454654038"
SIZE="2587"
ENDFILE
VALUE "<project>\component\work\spi_test\spi_test.v,hdl"
STATE="utd"
TIME="1454654038"
SIZE="3929"
PARENT="<project>\component\work\spi_test\spi_test.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\test_memory\test_memory.cxf,actgen_cxf"
STATE="utd"
TIME="1454998827"
SIZE="627"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ.adb,adb"
STATE="ood"
TIME="1454610516"
SIZE="53760"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ.ide_des,ide_des"
STATE="utd"
TIME="1454610516"
SIZE="1085"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_ba.sdf,ba_sdf"
STATE="ood"
TIME="1454610515"
SIZE="36810"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_ba.v,ba_hdl"
STATE="ood"
TIME="1454610515"
SIZE="12040"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_ba_log.rpt,log"
STATE="utd"
TIME="1454610516"
SIZE="939"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_compile_log.rpt,log"
STATE="utd"
TIME="1454610251"
SIZE="8437"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_placeroute_log.rpt,log"
STATE="utd"
TIME="1454610510"
SIZE="2639"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.adb,adb"
STATE="ood"
TIME="1454612583"
SIZE="193024"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.ide_des,ide_des"
STATE="utd"
TIME="1454612584"
SIZE="1047"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.pdb,pdb"
STATE="ood"
TIME="1454548185"
SIZE="1506554"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_ba.sdf,ba_sdf"
STATE="ood"
TIME="1454612583"
SIZE="119097"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_ba.v,ba_hdl"
STATE="ood"
TIME="1454612583"
SIZE="67973"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_ba_log.rpt,log"
STATE="utd"
TIME="1454612584"
SIZE="867"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_compile_log.rpt,log"
STATE="utd"
TIME="1454612450"
SIZE="9366"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_fp\projectData\spi_test.pdb,pdb"
STATE="utd"
TIME="1454548182"
SIZE="1506554"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_fp\spi_test.pro,pro"
STATE="utd"
TIME="1454548182"
SIZE="2488"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_timingconstraints_log.rpt,log"
STATE="utd"
TIME="1454560417"
SIZE="465"
ENDFILE
VALUE "<project>\designer\impl1\write_address_traversal.adb,adb"
STATE="ood"
TIME="1454469669"
SIZE="65536"
ENDFILE
VALUE "<project>\designer\impl1\write_address_traversal.ide_des,ide_des"
STATE="utd"
TIME="1454469669"
SIZE="1097"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_100KHZ.v,hdl"
STATE="utd"
TIME="1455156290"
SIZE="1044"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_10HZ.v,hdl"
STATE="utd"
TIME="1455156247"
SIZE="965"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_1KHZ.v,hdl"
STATE="utd"
TIME="1455156268"
SIZE="967"
ENDFILE
VALUE "<project>\hdl\clock_div_26MHZ_1MHZ.v,hdl"
STATE="utd"
TIME="1454609957"
SIZE="967"
ENDFILE
VALUE "<project>\hdl\dummy_state.v,hdl"
STATE="utd"
TIME="1452563936"
SIZE="706"
ENDFILE
VALUE "<project>\hdl\geig_data_handling.v,hdl"
STATE="utd"
TIME="1455298553"
SIZE="2282"
ENDFILE
VALUE "<project>\hdl\mag_data_handling.v,hdl"
STATE="utd"
TIME="1450492154"
SIZE="669"
ENDFILE
VALUE "<project>\hdl\mag_i2c_interface.v,hdl"
STATE="utd"
TIME="1450492233"
SIZE="758"
ENDFILE
VALUE "<project>\hdl\memory_controller.v,hdl"
STATE="utd"
TIME="1455687487"
SIZE="6805"
ENDFILE
VALUE "<project>\hdl\mem_traverse.v,hdl"
STATE="utd"
TIME="1450492718"
SIZE="827"
ENDFILE
VALUE "<project>\hdl\mode_control.v,hdl"
STATE="utd"
TIME="1450492606"
SIZE="771"
ENDFILE
VALUE "<project>\hdl\orbit_control.v,hdl"
STATE="utd"
TIME="1455339177"
SIZE="1634"
ENDFILE
VALUE "<project>\hdl\read_address_traversal.v,hdl"
STATE="utd"
TIME="1455157494"
SIZE="1827"
ENDFILE
VALUE "<project>\hdl\read_buffer.v,hdl"
STATE="utd"
TIME="1455913388"
SIZE="3188"
ENDFILE
VALUE "<project>\hdl\reset_pulse.v,hdl"
STATE="utd"
TIME="1455155860"
SIZE="866"
ENDFILE
VALUE "<project>\hdl\sdram_interface.v,hdl"
STATE="utd"
TIME="1455301919"
SIZE="15780"
ENDFILE
VALUE "<project>\hdl\SPI_Master.v,hdl"
STATE="utd"
TIME="1454653796"
SIZE="3194"
ENDFILE
VALUE "<project>\hdl\spi_mode_config.v,hdl"
STATE="utd"
TIME="1455672122"
SIZE="27727"
ENDFILE
VALUE "<project>\hdl\test_constants_spi.v,hdl"
STATE="utd"
TIME="1454612308"
SIZE="967"
ENDFILE
VALUE "<project>\hdl\test_harness.v,hdl"
STATE="utd"
TIME="1452802820"
SIZE="1144"
ENDFILE
VALUE "<project>\hdl\test_harness_geiger_stack.v,hdl"
STATE="utd"
TIME="1455300247"
SIZE="1820"
ENDFILE
VALUE "<project>\hdl\timestamp.v,hdl"
STATE="utd"
TIME="1455156309"
SIZE="712"
ENDFILE
VALUE "<project>\hdl\write_address_traversal.v,hdl"
STATE="utd"
TIME="1454401642"
SIZE="1264"
ENDFILE
VALUE "<project>\simulation\CLK_div_test_presynth_simulation.log,log"
STATE="utd"
TIME="1452569812"
SIZE="2433"
ENDFILE
VALUE "<project>\simulation\clk_test_presynth_simulation.log,log"
STATE="utd"
TIME="1452574461"
SIZE="2044"
ENDFILE
VALUE "<project>\simulation\dummy_test_presynth_simulation.log,log"
STATE="utd"
TIME="1452569779"
SIZE="2012"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1455911823"
SIZE="680"
ENDFILE
VALUE "<project>\simulation\spi_master_tb3_presynth_simulation.log,log"
STATE="utd"
TIME="1454468296"
SIZE="2028"
ENDFILE
VALUE "<project>\simulation\tb_clk_div_26M_1M_postlayout_simulation.log,log"
STATE="utd"
TIME="1454610566"
SIZE="3415"
ENDFILE
VALUE "<project>\simulation\tb_clk_div_26M_1M_postsynth_simulation.log,log"
STATE="utd"
TIME="1454610216"
SIZE="2698"
ENDFILE
VALUE "<project>\simulation\tb_geig_data_handling_presynth_simulation.log,log"
STATE="utd"
TIME="1455299956"
SIZE="2536"
ENDFILE
VALUE "<project>\simulation\tb_read_address_traversal_presynth_simulation.log,log"
STATE="utd"
TIME="1454401584"
SIZE="15931"
ENDFILE
VALUE "<project>\simulation\tb_sdram_interface_presynth_simulation.log,log"
STATE="utd"
TIME="1455303074"
SIZE="2078"
ENDFILE
VALUE "<project>\simulation\tb_spi_test_postlayout_simulation.log,log"
STATE="utd"
TIME="1454612862"
SIZE="3872"
ENDFILE
VALUE "<project>\simulation\tb_spi_test_postsynth_simulation.log,log"
STATE="utd"
TIME="1454612420"
SIZE="3580"
ENDFILE
VALUE "<project>\simulation\tb_test_harness_geig_presynth_simulation.log,log"
STATE="utd"
TIME="1452833315"
SIZE="20014"
ENDFILE
VALUE "<project>\simulation\testbench_timestamp_presynth_simulation.log,log"
STATE="utd"
TIME="1452733615"
SIZE="2059"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1454471978"
SIZE="1480"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.gen,gen"
STATE="utd"
TIME="1454471977"
SIZE="587"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.log,log"
STATE="utd"
TIME="1454471978"
SIZE="2848"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.v,hdl"
STATE="utd"
TIME="1454471978"
SIZE="2760"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1M\CLK_1M.cxf,actgen_cxf"
STATE="utd"
TIME="1454472489"
SIZE="2387"
ENDFILE
VALUE "<project>\smartgen\CLK_1M\CLK_1M.gen,gen"
STATE="utd"
TIME="1454472485"
SIZE="586"
PARENT="<project>\smartgen\CLK_1M\CLK_1M.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1M\CLK_1M.log,log"
STATE="utd"
TIME="1454472487"
SIZE="4660"
PARENT="<project>\smartgen\CLK_1M\CLK_1M.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1M\CLK_1M.v,hdl"
STATE="utd"
TIME="1454472487"
SIZE="3074"
PARENT="<project>\smartgen\CLK_1M\CLK_1M.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1454471971"
SIZE="1484"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.gen,gen"
STATE="utd"
TIME="1454471967"
SIZE="589"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.log,log"
STATE="utd"
TIME="1454471969"
SIZE="2853"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.v,hdl"
STATE="utd"
TIME="1454471969"
SIZE="2764"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1452624578"
SIZE="1488"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.gen,gen"
STATE="utd"
TIME="1452624574"
SIZE="589"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.log,log"
STATE="utd"
TIME="1452624578"
SIZE="2782"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v,hdl"
STATE="utd"
TIME="1452624578"
SIZE="2714"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\stimulus\dummy_test.v,tb_hdl"
STATE="utd"
TIME="1452567873"
SIZE="2025"
ENDFILE
VALUE "<project>\stimulus\spi_master_tb3.v,tb_hdl"
STATE="utd"
TIME="1454387990"
SIZE="2587"
ENDFILE
VALUE "<project>\stimulus\tb_clk_div_26M_1M.v,tb_hdl"
STATE="utd"
TIME="1454610167"
SIZE="2193"
ENDFILE
VALUE "<project>\stimulus\tb_geiger_stack.v,tb_hdl"
STATE="utd"
TIME="1452828367"
SIZE="2187"
ENDFILE
VALUE "<project>\stimulus\tb_geig_data_handling.v,tb_hdl"
STATE="utd"
TIME="1455299105"
SIZE="2768"
ENDFILE
VALUE "<project>\stimulus\tb_read_address_traversal.v,tb_hdl"
STATE="utd"
TIME="1454396714"
SIZE="2283"
ENDFILE
VALUE "<project>\stimulus\tb_sdram_interface.v,tb_hdl"
STATE="utd"
TIME="1455302425"
SIZE="3816"
ENDFILE
VALUE "<project>\stimulus\tb_spi_test.v,tb_hdl"
STATE="utd"
TIME="1454611880"
SIZE="1818"
ENDFILE
VALUE "<project>\stimulus\tb_test_harness_geig.v,tb_hdl"
STATE="utd"
TIME="1452832103"
SIZE="2358"
ENDFILE
VALUE "<project>\stimulus\testbench_timestamp.v,tb_hdl"
STATE="utd"
TIME="1452733424"
SIZE="2074"
ENDFILE
VALUE "<project>\stimulus\timestamp_testbench.v,tb_hdl"
STATE="utd"
TIME="1455083080"
SIZE="2087"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ.edn,syn_edn"
STATE="ood"
TIME="1454609968"
SIZE="40366"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ.so,so"
STATE="utd"
TIME="1454609968"
SIZE="283"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ.v,syn_hdl"
STATE="ood"
TIME="1454609981"
SIZE="11495"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1454609968"
SIZE="427"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ_syn.prj,prj"
STATE="utd"
TIME="1454609968"
SIZE="1647"
ENDFILE
VALUE "<project>\synthesis\spi_test.edn,syn_edn"
STATE="ood"
TIME="1454612349"
SIZE="128270"
ENDFILE
VALUE "<project>\synthesis\spi_test.so,so"
STATE="utd"
TIME="1454612349"
SIZE="259"
ENDFILE
VALUE "<project>\synthesis\spi_test.v,syn_hdl"
STATE="ood"
TIME="1454612363"
SIZE="37660"
ENDFILE
VALUE "<project>\synthesis\spi_test_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1454612349"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\spi_test_syn.prj,prj"
STATE="utd"
TIME="1454612349"
SIZE="2220"
ENDFILE
VALUE "<project>\synthesis\synwork\layer0.so,so"
STATE="utd"
TIME="1455083798"
SIZE="159"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal.edn,syn_edn"
STATE="ood"
TIME="1454469637"
SIZE="41988"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal.so,so"
STATE="utd"
TIME="1454469637"
SIZE="289"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1454469637"
SIZE="414"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal_syn.prj,prj"
STATE="utd"
TIME="1454469637"
SIZE="1659"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "clock_div_26MHZ_1MHZ::work"
FILE "<project>\hdl\clock_div_26MHZ_1MHZ.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_clk_div_26M_1M.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST PinReports
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_report_pin_byname.txt,log"
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_report_pin_bynumber.txt,log"
ENDLIST
ENDLIST
LIST "spi_test::work"
FILE "<project>\component\work\spi_test\spi_test.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_spi_test.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST spi_test
VALUE "<project>\stimulus\tb_spi_test.v,tb_hdl"
ENDLIST
LIST clock_div_26MHZ_1MHZ
VALUE "<project>\stimulus\tb_clk_div_26M_1M.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=tb_spi_test
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="C:\Microsemi\Libero_v11.6\SoftConsole\Eclipse\eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_v11.6\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_v11.6\Designer\bin\FlashPro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_v11.6\Synopsys\Identify_ME_J201503M1\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "clock_div_26MHZ_1MHZ::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "spi_test::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;geiger_integration;0
ACTIVEVIEW;geiger_integration
ENDLIST
LIST ModuleSubBlockList
LIST "CLK_1M::work","smartgen\CLK_1M\CLK_1M.v","TRUE","FALSE"
ENDLIST
LIST "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
ENDLIST
LIST "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
ENDLIST
LIST "CLK_6_5MHZ::work","smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v","TRUE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf","TRUE","FALSE"
ENDLIST
LIST "DESIGN_IO::work","component\work\DESIGN_IO\DESIGN_IO.cxf","TRUE","FALSE"
ENDLIST
LIST "dummy_state::work","hdl\dummy_state.v","FALSE","FALSE"
ENDLIST
LIST "full_sys::work","component\work\full_sys\full_sys.cxf","TRUE","FALSE"
SUBBLOCK "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
SUBBLOCK "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
SUBBLOCK "CLK_6_5MHZ::work","smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v","TRUE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
SUBBLOCK "sdram_interface::work","hdl\sdram_interface.v","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "geiger_integration::work","component\work\geiger_integration\geiger_integration.cxf","TRUE","FALSE"
SUBBLOCK "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "mag_data_handling::work","hdl\mag_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "mag_i2c_interface::work","hdl\mag_i2c_interface.v","FALSE","FALSE"
ENDLIST
LIST "mem_traverse::work","hdl\mem_traverse.v","FALSE","FALSE"
ENDLIST
LIST "memory_controller::work","hdl\memory_controller.v","FALSE","FALSE"
ENDLIST
LIST "mode_control::work","hdl\mode_control.v","FALSE","FALSE"
ENDLIST
LIST "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
ENDLIST
LIST "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "read_buffer::work","hdl\read_buffer.v","FALSE","FALSE"
ENDLIST
LIST "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
ENDLIST
LIST "sdram_interface::work","hdl\sdram_interface.v","FALSE","FALSE"
ENDLIST
LIST "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
ENDLIST
LIST "spi_mode_config::work","hdl\spi_mode_config.v","FALSE","FALSE"
ENDLIST
LIST "spi_test::work","component\work\spi_test\spi_test.v","TRUE","FALSE"
SUBBLOCK "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
SUBBLOCK "test_constants_spi::work","hdl\test_constants_spi.v","FALSE","FALSE"
ENDLIST
LIST "test_constants_spi::work","hdl\test_constants_spi.v","FALSE","FALSE"
ENDLIST
LIST "test_harness::work","hdl\test_harness.v","FALSE","FALSE"
ENDLIST
LIST "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "test_memory::work","component\work\test_memory\test_memory.cxf","TRUE","FALSE"
ENDLIST
LIST "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "write_address_traversal::work","hdl\write_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "dummy_test::work","stimulus\dummy_test.v","FALSE","TRUE"
SUBBLOCK "dummy_state::work","hdl\dummy_state.v","FALSE","FALSE"
ENDLIST
LIST "spi_master_tb3::work","stimulus\spi_master_tb3.v","FALSE","TRUE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
ENDLIST
LIST "tb_clk_div_26M_1M::work","stimulus\tb_clk_div_26M_1M.v","FALSE","TRUE"
SUBBLOCK "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
ENDLIST
LIST "tb_geig_data_handling::work","stimulus\tb_geig_data_handling.v","FALSE","TRUE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "tb_geiger_stack::work","stimulus\tb_geiger_stack.v","FALSE","TRUE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "tb_read_address_traversal::work","stimulus\tb_read_address_traversal.v","FALSE","TRUE"
SUBBLOCK "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "tb_sdram_interface::work","stimulus\tb_sdram_interface.v","FALSE","TRUE"
SUBBLOCK "sdram_interface::work","hdl\sdram_interface.v","FALSE","FALSE"
ENDLIST
LIST "tb_spi_test::work","stimulus\tb_spi_test.v","FALSE","TRUE"
SUBBLOCK "spi_test::work","component\work\spi_test\spi_test.v","TRUE","FALSE"
ENDLIST
LIST "tb_test_harness_geig::work","stimulus\tb_test_harness_geig.v","FALSE","TRUE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "testbench_timestamp::work","stimulus\testbench_timestamp.v","FALSE","TRUE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "timestamp_testbench::work","stimulus\timestamp_testbench.v","FALSE","TRUE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
LIST "spi_test::work"
ACTIVETESTBENCH "tb_spi_test::work","stimulus\tb_spi_test.v","FALSE"
ENDLIST
ENDLIST
