// Seed: 1256225010
module module_0 (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply1 id_3
    , id_18,
    output tri id_4
    , id_19,
    input uwire id_5,
    input tri0 id_6,
    output wand sample,
    output uwire id_8,
    input tri id_9,
    output tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output tri1 id_15,
    output supply0 id_16
);
  wand module_0 = id_11 > -1;
  assign id_4  = (1);
  assign id_16 = 1'h0;
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    output logic id_2,
    output wire  id_3,
    input  uwire id_4,
    output tri1  id_5
);
  always @(id_1) if ("") id_2 <= (id_4);
  assign id_5 = id_1 > id_4 || -1;
  wire id_7;
  logic id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_1,
      id_5,
      id_1,
      id_4,
      id_0,
      id_3,
      id_4,
      id_5,
      id_4,
      id_1,
      id_1,
      id_1,
      id_0,
      id_5
  );
  assign modCall_1.id_3 = 0;
  always if ("" - 1);
endmodule
