{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 15:21:39 2019 " "Info: Processing started: Mon Nov 11 15:21:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off usb_download_top -c usb_download_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usb_download_top -c usb_download_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register usb_download:inst\|fstate.wait_rxf_low my_dff:inst1\|COUT\[7\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"usb_download:inst\|fstate.wait_rxf_low\" and destination register \"my_dff:inst1\|COUT\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.264 ns + Longest register register " "Info: + Longest register to register delay is 1.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usb_download:inst\|fstate.wait_rxf_low 1 REG LCFF_X1_Y11_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 11; REG Node = 'usb_download:inst\|fstate.wait_rxf_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "../usb_download/usb_download.vhd" "" { Text "D:/quartas_workspace/usb_download/usb_download.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.855 ns) 1.264 ns my_dff:inst1\|COUT\[7\] 2 REG LCFF_X1_Y11_N27 1 " "Info: 2: + IC(0.409 ns) + CELL(0.855 ns) = 1.264 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 1; REG Node = 'my_dff:inst1\|COUT\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { usb_download:inst|fstate.wait_rxf_low my_dff:inst1|COUT[7] } "NODE_NAME" } } { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 67.64 % ) " "Info: Total cell delay = 0.855 ns ( 67.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.409 ns ( 32.36 % ) " "Info: Total interconnect delay = 0.409 ns ( 32.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { usb_download:inst|fstate.wait_rxf_low my_dff:inst1|COUT[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.264 ns" { usb_download:inst|fstate.wait_rxf_low {} my_dff:inst1|COUT[7] {} } { 0.000ns 0.409ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.764 ns my_dff:inst1\|COUT\[7\] 3 REG LCFF_X1_Y11_N27 1 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.764 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 1; REG Node = 'my_dff:inst1\|COUT\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk~clkctrl my_dff:inst1|COUT[7] } "NODE_NAME" } } { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.25 % ) " "Info: Total cell delay = 1.776 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl my_dff:inst1|COUT[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} my_dff:inst1|COUT[7] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.764 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.764 ns usb_download:inst\|fstate.wait_rxf_low 3 REG LCFF_X1_Y11_N1 11 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.764 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 11; REG Node = 'usb_download:inst\|fstate.wait_rxf_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk~clkctrl usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "../usb_download/usb_download.vhd" "" { Text "D:/quartas_workspace/usb_download/usb_download.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.25 % ) " "Info: Total cell delay = 1.776 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} usb_download:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl my_dff:inst1|COUT[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} my_dff:inst1|COUT[7] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} usb_download:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../usb_download/usb_download.vhd" "" { Text "D:/quartas_workspace/usb_download/usb_download.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { usb_download:inst|fstate.wait_rxf_low my_dff:inst1|COUT[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.264 ns" { usb_download:inst|fstate.wait_rxf_low {} my_dff:inst1|COUT[7] {} } { 0.000ns 0.409ns } { 0.000ns 0.855ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl my_dff:inst1|COUT[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} my_dff:inst1|COUT[7] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} usb_download:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_dff:inst1|COUT[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { my_dff:inst1|COUT[7] {} } {  } {  } "" } } { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "usb_download:inst\|fstate.wait_rxf_low rxf clk 4.672 ns register " "Info: tsu for register \"usb_download:inst\|fstate.wait_rxf_low\" (data pin = \"rxf\", clock pin = \"clk\") is 4.672 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.476 ns + Longest pin register " "Info: + Longest pin to register delay is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns rxf 1 PIN PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; PIN Node = 'rxf'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxf } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 224 72 240 240 "rxf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.763 ns) + CELL(0.651 ns) 7.368 ns usb_download:inst\|Selector0~1 2 COMB LCCOMB_X1_Y11_N0 1 " "Info: 2: + IC(5.763 ns) + CELL(0.651 ns) = 7.368 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'usb_download:inst\|Selector0~1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { rxf usb_download:inst|Selector0~1 } "NODE_NAME" } } { "../usb_download/usb_download.vhd" "" { Text "D:/quartas_workspace/usb_download/usb_download.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.476 ns usb_download:inst\|fstate.wait_rxf_low 3 REG LCFF_X1_Y11_N1 11 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.476 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 11; REG Node = 'usb_download:inst\|fstate.wait_rxf_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { usb_download:inst|Selector0~1 usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "../usb_download/usb_download.vhd" "" { Text "D:/quartas_workspace/usb_download/usb_download.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.713 ns ( 22.91 % ) " "Info: Total cell delay = 1.713 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.763 ns ( 77.09 % ) " "Info: Total interconnect delay = 5.763 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { rxf usb_download:inst|Selector0~1 usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { rxf {} rxf~combout {} usb_download:inst|Selector0~1 {} usb_download:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 5.763ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../usb_download/usb_download.vhd" "" { Text "D:/quartas_workspace/usb_download/usb_download.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.764 ns usb_download:inst\|fstate.wait_rxf_low 3 REG LCFF_X1_Y11_N1 11 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.764 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 11; REG Node = 'usb_download:inst\|fstate.wait_rxf_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk~clkctrl usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "../usb_download/usb_download.vhd" "" { Text "D:/quartas_workspace/usb_download/usb_download.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.25 % ) " "Info: Total cell delay = 1.776 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} usb_download:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { rxf usb_download:inst|Selector0~1 usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { rxf {} rxf~combout {} usb_download:inst|Selector0~1 {} usb_download:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 5.763ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl usb_download:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} usb_download:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dout\[1\] my_dff:inst1\|COUT\[1\] 9.863 ns register " "Info: tco from clock \"clk\" to destination pin \"dout\[1\]\" through register \"my_dff:inst1\|COUT\[1\]\" is 9.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.764 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.764 ns my_dff:inst1\|COUT\[1\] 3 REG LCFF_X1_Y11_N23 1 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.764 ns; Loc. = LCFF_X1_Y11_N23; Fanout = 1; REG Node = 'my_dff:inst1\|COUT\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk~clkctrl my_dff:inst1|COUT[1] } "NODE_NAME" } } { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.25 % ) " "Info: Total cell delay = 1.776 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl my_dff:inst1|COUT[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} my_dff:inst1|COUT[1] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.795 ns + Longest register pin " "Info: + Longest register to pin delay is 6.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_dff:inst1\|COUT\[1\] 1 REG LCFF_X1_Y11_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N23; Fanout = 1; REG Node = 'my_dff:inst1\|COUT\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_dff:inst1|COUT[1] } "NODE_NAME" } } { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.565 ns) + CELL(3.230 ns) 6.795 ns dout\[1\] 2 PIN PIN_103 0 " "Info: 2: + IC(3.565 ns) + CELL(3.230 ns) = 6.795 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'dout\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.795 ns" { my_dff:inst1|COUT[1] dout[1] } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 176 592 768 192 "dout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 47.53 % ) " "Info: Total cell delay = 3.230 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.565 ns ( 52.47 % ) " "Info: Total interconnect delay = 3.565 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.795 ns" { my_dff:inst1|COUT[1] dout[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.795 ns" { my_dff:inst1|COUT[1] {} dout[1] {} } { 0.000ns 3.565ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl my_dff:inst1|COUT[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} my_dff:inst1|COUT[1] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.795 ns" { my_dff:inst1|COUT[1] dout[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.795 ns" { my_dff:inst1|COUT[1] {} dout[1] {} } { 0.000ns 3.565ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_dff:inst1\|COUT\[0\] din\[0\] clk -3.359 ns register " "Info: th for register \"my_dff:inst1\|COUT\[0\]\" (data pin = \"din\[0\]\", clock pin = \"clk\") is -3.359 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 136 40 208 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.764 ns my_dff:inst1\|COUT\[0\] 3 REG LCFF_X1_Y11_N25 1 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.764 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 1; REG Node = 'my_dff:inst1\|COUT\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk~clkctrl my_dff:inst1|COUT[0] } "NODE_NAME" } } { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.25 % ) " "Info: Total cell delay = 1.776 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl my_dff:inst1|COUT[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} my_dff:inst1|COUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.429 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns din\[0\] 1 PIN PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_7; Fanout = 1; PIN Node = 'din\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "usb_download_top.bdf" "" { Schematic "D:/quartas_workspace/usb_download_top/usb_download_top.bdf" { { 272 88 256 288 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.206 ns) 6.321 ns my_dff:inst1\|COUT\[0\]~feeder 2 COMB LCCOMB_X1_Y11_N24 1 " "Info: 2: + IC(5.170 ns) + CELL(0.206 ns) = 6.321 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'my_dff:inst1\|COUT\[0\]~feeder'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { din[0] my_dff:inst1|COUT[0]~feeder } "NODE_NAME" } } { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.429 ns my_dff:inst1\|COUT\[0\] 3 REG LCFF_X1_Y11_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.429 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 1; REG Node = 'my_dff:inst1\|COUT\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { my_dff:inst1|COUT[0]~feeder my_dff:inst1|COUT[0] } "NODE_NAME" } } { "my_dff.vhd" "" { Text "D:/quartas_workspace/usb_download_top/my_dff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 19.58 % ) " "Info: Total cell delay = 1.259 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns ( 80.42 % ) " "Info: Total interconnect delay = 5.170 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { din[0] my_dff:inst1|COUT[0]~feeder my_dff:inst1|COUT[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { din[0] {} din[0]~combout {} my_dff:inst1|COUT[0]~feeder {} my_dff:inst1|COUT[0] {} } { 0.000ns 0.000ns 5.170ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { clk clk~clkctrl my_dff:inst1|COUT[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { clk {} clk~combout {} clk~clkctrl {} my_dff:inst1|COUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { din[0] my_dff:inst1|COUT[0]~feeder my_dff:inst1|COUT[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { din[0] {} din[0]~combout {} my_dff:inst1|COUT[0]~feeder {} my_dff:inst1|COUT[0] {} } { 0.000ns 0.000ns 5.170ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 15:21:39 2019 " "Info: Processing ended: Mon Nov 11 15:21:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
