#-----------------------------------------------------------
# Webtalk v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 21 20:16:17 2018
# Process ID: 10556
# Current directory: F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.sim/sim_1/behav/xsim/xsim.dir/half_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.sim/sim_1/behav/xsim/webtalk.log
# Journal file: F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.sim/sim_1/behav/xsim/xsim.dir/half_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.sim/sim_1/behav/xsim/xsim.dir/half_adder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 21 20:16:23 2018. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 54.559 ; gain = 0.141
INFO: [Common 17-206] Exiting Webtalk at Mon May 21 20:16:24 2018...
