Analysis & Synthesis report for Projeto2
Mon Nov 15 23:01:02 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |Projeto2
 13. Parameter Settings for User Entity Instance: registradorGenerico:PC
 14. Parameter Settings for User Entity Instance: somaConstante:somaConst
 15. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxSomImediato
 16. Parameter Settings for User Entity Instance: deslocadorGenerico:DeslocadorMuxPc
 17. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxPC
 18. Parameter Settings for User Entity Instance: MemoriaROM:ROM1
 19. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxReg3
 20. Parameter Settings for User Entity Instance: bancoRegistradoresArqRegMem:Banco_Registradores
 21. Parameter Settings for User Entity Instance: estendeSinalGenerico:ExtendeSinal
 22. Parameter Settings for User Entity Instance: Decoder:Decoder
 23. Parameter Settings for User Entity Instance: deslocadorGenerico:Deslocador
 24. Parameter Settings for User Entity Instance: somadorGenerico:somador
 25. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxReg2Ula
 26. Parameter Settings for User Entity Instance: UnidadeControleUla:ControleUla
 27. Parameter Settings for User Entity Instance: UnidadeControleUla:ControleUla|UnidadeControleUlaFunct:UlaControleFunct
 28. Parameter Settings for User Entity Instance: UnidadeControleUla:ControleUla|UnidadeControleUlaOpCode:UlaControleOpCode
 29. Parameter Settings for User Entity Instance: UnidadeControleUla:ControleUla|muxGenerico2x1:Mux
 30. Parameter Settings for User Entity Instance: UlaTotal:ULA1
 31. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA0
 32. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA0|muxGenerico2x1_1Bit:MuxValorB
 33. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA0|muxGenerico4x1_1Bit:MuxSaida
 34. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA1
 35. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA1|muxGenerico2x1_1Bit:MuxValorB
 36. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA1|muxGenerico4x1_1Bit:MuxSaida
 37. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA2
 38. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA2|muxGenerico2x1_1Bit:MuxValorB
 39. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA2|muxGenerico4x1_1Bit:MuxSaida
 40. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA3
 41. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA3|muxGenerico2x1_1Bit:MuxValorB
 42. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA3|muxGenerico4x1_1Bit:MuxSaida
 43. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA4
 44. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA4|muxGenerico2x1_1Bit:MuxValorB
 45. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA4|muxGenerico4x1_1Bit:MuxSaida
 46. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA5
 47. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA5|muxGenerico2x1_1Bit:MuxValorB
 48. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA5|muxGenerico4x1_1Bit:MuxSaida
 49. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA6
 50. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA6|muxGenerico2x1_1Bit:MuxValorB
 51. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA6|muxGenerico4x1_1Bit:MuxSaida
 52. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA7
 53. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA7|muxGenerico2x1_1Bit:MuxValorB
 54. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA7|muxGenerico4x1_1Bit:MuxSaida
 55. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA8
 56. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA8|muxGenerico2x1_1Bit:MuxValorB
 57. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA8|muxGenerico4x1_1Bit:MuxSaida
 58. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA9
 59. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA9|muxGenerico2x1_1Bit:MuxValorB
 60. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA9|muxGenerico4x1_1Bit:MuxSaida
 61. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA10
 62. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA10|muxGenerico2x1_1Bit:MuxValorB
 63. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA10|muxGenerico4x1_1Bit:MuxSaida
 64. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA11
 65. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA11|muxGenerico2x1_1Bit:MuxValorB
 66. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA11|muxGenerico4x1_1Bit:MuxSaida
 67. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA12
 68. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA12|muxGenerico2x1_1Bit:MuxValorB
 69. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA12|muxGenerico4x1_1Bit:MuxSaida
 70. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA13
 71. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA13|muxGenerico2x1_1Bit:MuxValorB
 72. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA13|muxGenerico4x1_1Bit:MuxSaida
 73. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA14
 74. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA14|muxGenerico2x1_1Bit:MuxValorB
 75. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA14|muxGenerico4x1_1Bit:MuxSaida
 76. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA15
 77. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA15|muxGenerico2x1_1Bit:MuxValorB
 78. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA15|muxGenerico4x1_1Bit:MuxSaida
 79. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA16
 80. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA16|muxGenerico2x1_1Bit:MuxValorB
 81. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA16|muxGenerico4x1_1Bit:MuxSaida
 82. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA17
 83. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA17|muxGenerico2x1_1Bit:MuxValorB
 84. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA17|muxGenerico4x1_1Bit:MuxSaida
 85. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA18
 86. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA18|muxGenerico2x1_1Bit:MuxValorB
 87. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA18|muxGenerico4x1_1Bit:MuxSaida
 88. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA19
 89. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA19|muxGenerico2x1_1Bit:MuxValorB
 90. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA19|muxGenerico4x1_1Bit:MuxSaida
 91. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA20
 92. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA20|muxGenerico2x1_1Bit:MuxValorB
 93. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA20|muxGenerico4x1_1Bit:MuxSaida
 94. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA21
 95. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA21|muxGenerico2x1_1Bit:MuxValorB
 96. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA21|muxGenerico4x1_1Bit:MuxSaida
 97. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA22
 98. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA22|muxGenerico2x1_1Bit:MuxValorB
 99. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA22|muxGenerico4x1_1Bit:MuxSaida
100. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA23
101. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA23|muxGenerico2x1_1Bit:MuxValorB
102. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA23|muxGenerico4x1_1Bit:MuxSaida
103. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA24
104. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA24|muxGenerico2x1_1Bit:MuxValorB
105. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA24|muxGenerico4x1_1Bit:MuxSaida
106. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA25
107. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA25|muxGenerico2x1_1Bit:MuxValorB
108. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA25|muxGenerico4x1_1Bit:MuxSaida
109. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA26
110. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA26|muxGenerico2x1_1Bit:MuxValorB
111. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA26|muxGenerico4x1_1Bit:MuxSaida
112. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA27
113. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA27|muxGenerico2x1_1Bit:MuxValorB
114. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA27|muxGenerico4x1_1Bit:MuxSaida
115. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA28
116. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA28|muxGenerico2x1_1Bit:MuxValorB
117. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA28|muxGenerico4x1_1Bit:MuxSaida
118. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA29
119. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA29|muxGenerico2x1_1Bit:MuxValorB
120. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA29|muxGenerico4x1_1Bit:MuxSaida
121. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA30
122. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA30|muxGenerico2x1_1Bit:MuxValorB
123. Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA30|muxGenerico4x1_1Bit:MuxSaida
124. Parameter Settings for User Entity Instance: UlaTotal:ULA1|UlaOverFlow:ULA31
125. Parameter Settings for User Entity Instance: UlaTotal:ULA1|UlaOverFlow:ULA31|muxGenerico2x1_1Bit:MuxValorB
126. Parameter Settings for User Entity Instance: UlaTotal:ULA1|UlaOverFlow:ULA31|muxGenerico4x1_1Bit:MuxSaida
127. Parameter Settings for User Entity Instance: RAMMIPS:RAM_MIPS
128. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxDadoReg3
129. Parameter Settings for User Entity Instance: muxGenerico2x1:MuxLed7Seg
130. Port Connectivity Checks: "conversorHex7Seg:CONV_HEX5"
131. Port Connectivity Checks: "conversorHex7Seg:CONV_HEX4"
132. Port Connectivity Checks: "conversorHex7Seg:CONV_HEX3"
133. Port Connectivity Checks: "conversorHex7Seg:CONV_HEX2"
134. Port Connectivity Checks: "conversorHex7Seg:CONV_HEX1"
135. Port Connectivity Checks: "conversorHex7Seg:CONV_HEX0"
136. Port Connectivity Checks: "UlaTotal:ULA1|UlaOverFlow:ULA31"
137. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA30"
138. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA29"
139. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA28"
140. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA27"
141. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA26"
142. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA25"
143. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA24"
144. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA23"
145. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA22"
146. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA21"
147. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA20"
148. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA19"
149. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA18"
150. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA17"
151. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA16"
152. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA15"
153. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA14"
154. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA13"
155. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA12"
156. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA11"
157. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA10"
158. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA9"
159. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA8"
160. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA7"
161. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA6"
162. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA5"
163. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA4"
164. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA3"
165. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA2"
166. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA1"
167. Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA0|somadorGenerico1Bit:somador"
168. Port Connectivity Checks: "Decoder:Decoder"
169. Port Connectivity Checks: "registradorGenerico:PC"
170. Post-Synthesis Netlist Statistics for Top Partition
171. Elapsed Time Per Partition
172. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 15 23:01:02 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; Projeto2                                    ;
; Top-level Entity Name           ; Projeto2                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2208                                        ;
; Total pins                      ; 165                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Projeto2           ; Projeto2           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; UnidadeControleUlaOpCode.vhd     ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaOpCode.vhd    ;         ;
; muxGenerico2X1.vhd               ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1.vhd              ;         ;
; bancoRegistradoresArqRegMem.vhd  ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd ;         ;
; MemoriaROM.vhd                   ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd                  ;         ;
; RegistradorGenerico.vhd          ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/RegistradorGenerico.vhd         ;         ;
; SomaConstante.vhd                ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomaConstante.vhd               ;         ;
; Projeto2.vhd                     ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd                    ;         ;
; RAMMIPS.vhd                      ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd                     ;         ;
; extensorSinalGenerico.vhd        ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/extensorSinalGenerico.vhd       ;         ;
; Decoder.vhd                      ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Decoder.vhd                     ;         ;
; deslocadorGenerico.vhd           ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd          ;         ;
; somadorGenerico.vhd              ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/somadorGenerico.vhd             ;         ;
; Ula.vhd                          ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd                         ;         ;
; muxGenerico2X1_1Bit.vhd          ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd         ;         ;
; MuxGenerico4X1_1Bit.vhd          ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd         ;         ;
; SomadorGenerico1Bit.vhd          ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomadorGenerico1Bit.vhd         ;         ;
; UlaOverFlow.vhd                  ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaOverFlow.vhd                 ;         ;
; UnidadeControleUla.vhd           ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd          ;         ;
; UlaTotal.vhd                     ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd                    ;         ;
; UnidadeControleUlaFunct.vhd      ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaFunct.vhd     ;         ;
; conversorHex7Seg.vhd             ; yes             ; User VHDL File  ; /home/deku/Facul/DesignComputadores/DesComp/Projeto2/conversorHex7Seg.vhd            ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1597           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1242           ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 814            ;
;     -- 5 input functions                    ; 103            ;
;     -- 4 input functions                    ; 100            ;
;     -- <=3 input functions                  ; 223            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2208           ;
;                                             ;                ;
; I/O pins                                    ; 165            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2208           ;
; Total fan-out                               ; 13231          ;
; Average fan-out                             ; 3.50           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name                 ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------------------+--------------+
; |Projeto2                                            ; 1242 (15)           ; 2208 (0)                  ; 0                 ; 0          ; 165  ; 0            ; |Projeto2                                                              ; Projeto2                    ; work         ;
;    |Decoder:Decoder|                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|Decoder:Decoder                                              ; Decoder                     ; work         ;
;    |MemoriaROM:ROM1|                                 ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|MemoriaROM:ROM1                                              ; MemoriaROM                  ; work         ;
;    |RAMMIPS:RAM_MIPS|                                ; 798 (798)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|RAMMIPS:RAM_MIPS                                             ; RAMMIPS                     ; work         ;
;    |UlaTotal:ULA1|                                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1                                                ; UlaTotal                    ; work         ;
;       |Ula:ULA0|                                     ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA0                                       ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA0|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA10|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA10                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA10|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA11|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA11                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA11|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA12|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA12                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA12|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA13|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA13                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA13|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA14|                                    ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA14                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA14|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;          |somadorGenerico1Bit:somador|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA14|somadorGenerico1Bit:somador          ; somadorGenerico1Bit         ; work         ;
;       |Ula:ULA15|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA15                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA15|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA16|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA16                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA16|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA17|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA17                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA17|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA18|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA18                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA18|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA19|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA19                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA19|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA1|                                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA1                                       ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA1|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA20|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA20                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA20|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA21|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA21                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA21|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA22|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA22                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA22|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA23|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA23                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA23|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA24|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA24                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA24|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA25|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA25                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA25|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA26|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA26                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA26|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA27|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA27                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA27|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA28|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA28                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA28|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA29|                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA29                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA29|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA2|                                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA2                                       ; Ula                         ; work         ;
;          |muxGenerico2x1_1Bit:MuxValorB|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA2|muxGenerico2x1_1Bit:MuxValorB         ; muxGenerico2x1_1Bit         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA2|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA30|                                    ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA30                                      ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA30|muxGenerico4x1_1Bit:MuxSaida         ; muxGenerico4x1_1Bit         ; work         ;
;          |somadorGenerico1Bit:somador|               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA30|somadorGenerico1Bit:somador          ; somadorGenerico1Bit         ; work         ;
;       |Ula:ULA3|                                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA3                                       ; Ula                         ; work         ;
;          |muxGenerico2x1_1Bit:MuxValorB|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA3|muxGenerico2x1_1Bit:MuxValorB         ; muxGenerico2x1_1Bit         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA3|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA4|                                     ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA4                                       ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA4|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA5|                                     ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA5                                       ; Ula                         ; work         ;
;          |muxGenerico2x1_1Bit:MuxValorB|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA5|muxGenerico2x1_1Bit:MuxValorB         ; muxGenerico2x1_1Bit         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA5|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;          |somadorGenerico1Bit:somador|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA5|somadorGenerico1Bit:somador           ; somadorGenerico1Bit         ; work         ;
;       |Ula:ULA6|                                     ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA6                                       ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA6|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA7|                                     ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA7                                       ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA7|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA8|                                     ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA8                                       ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA8|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |Ula:ULA9|                                     ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA9                                       ; Ula                         ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|Ula:ULA9|muxGenerico4x1_1Bit:MuxSaida          ; muxGenerico4x1_1Bit         ; work         ;
;       |UlaOverFlow:ULA31|                            ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|UlaOverFlow:ULA31                              ; UlaOverFlow                 ; work         ;
;          |muxGenerico4x1_1Bit:MuxSaida|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|UlaOverFlow:ULA31|muxGenerico4x1_1Bit:MuxSaida ; muxGenerico4x1_1Bit         ; work         ;
;          |somadorGenerico1Bit:somador|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|UlaTotal:ULA1|UlaOverFlow:ULA31|somadorGenerico1Bit:somador  ; somadorGenerico1Bit         ; work         ;
;    |bancoRegistradoresArqRegMem:Banco_Registradores| ; 158 (158)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|bancoRegistradoresArqRegMem:Banco_Registradores              ; bancoRegistradoresArqRegMem ; work         ;
;    |conversorHex7Seg:CONV_HEX0|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|conversorHex7Seg:CONV_HEX0                                   ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:CONV_HEX1|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|conversorHex7Seg:CONV_HEX1                                   ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:CONV_HEX2|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|conversorHex7Seg:CONV_HEX2                                   ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:CONV_HEX3|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|conversorHex7Seg:CONV_HEX3                                   ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:CONV_HEX4|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|conversorHex7Seg:CONV_HEX4                                   ; conversorHex7Seg            ; work         ;
;    |conversorHex7Seg:CONV_HEX5|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|conversorHex7Seg:CONV_HEX5                                   ; conversorHex7Seg            ; work         ;
;    |muxGenerico2x1:MuxDadoReg3|                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|muxGenerico2x1:MuxDadoReg3                                   ; muxGenerico2x1              ; work         ;
;    |muxGenerico2x1:MuxLed7Seg|                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|muxGenerico2x1:MuxLed7Seg                                    ; muxGenerico2x1              ; work         ;
;    |muxGenerico2x1:MuxPC|                            ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|muxGenerico2x1:MuxPC                                         ; muxGenerico2x1              ; work         ;
;    |registradorGenerico:PC|                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|registradorGenerico:PC                                       ; registradorGenerico         ; work         ;
;    |somaConstante:somaConst|                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|somaConstante:somaConst                                      ; somaConstante               ; work         ;
;    |somadorGenerico:somador|                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Projeto2|somadorGenerico:somador                                      ; somadorGenerico             ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+------------------------------------------------------------------+---------------------------------------------+
; Register name                                                    ; Reason for Removal                          ;
+------------------------------------------------------------------+---------------------------------------------+
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~166  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~167  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~168  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~169  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~170  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~171  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~172  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~173  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~174  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~175  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~176  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~177  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~178  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~179  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~180  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~181  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~182  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~183  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~184  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~185  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~186  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~187  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~188  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~189  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~190  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~191  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~192  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~193  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~194  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~195  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~196  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~197  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~198  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~199  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~200  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~201  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~202  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~203  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~204  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~205  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~206  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~207  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~208  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~209  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~210  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~211  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~212  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~213  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~214  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~215  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~216  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~217  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~218  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~219  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~220  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~221  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~222  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~223  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~224  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~225  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~226  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~227  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~228  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~229  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~230  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~231  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~232  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~233  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~234  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~235  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~236  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~237  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~238  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~239  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~240  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~241  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~242  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~243  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~244  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~245  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~246  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~247  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~248  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~249  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~250  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~251  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~252  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~253  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~254  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~255  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~256  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~257  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~258  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~259  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~260  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~261  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~262  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~263  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~264  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~265  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~266  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~267  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~268  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~269  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~270  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~271  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~272  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~273  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~274  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~275  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~276  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~277  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~278  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~279  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~280  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~281  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~282  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~283  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~284  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~285  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~286  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~287  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~288  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~289  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~290  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~291  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~292  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~293  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~422  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~423  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~424  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~425  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~426  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~427  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~428  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~429  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~430  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~431  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~432  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~433  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~434  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~435  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~436  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~437  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~438  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~439  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~440  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~441  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~442  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~443  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~444  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~445  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~446  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~447  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~448  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~449  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~450  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~451  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~452  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~453  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~454  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~455  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~456  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~457  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~458  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~459  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~460  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~461  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~462  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~463  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~464  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~465  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~466  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~467  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~468  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~469  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~470  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~471  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~472  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~473  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~474  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~475  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~476  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~477  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~478  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~479  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~480  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~481  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~482  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~483  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~484  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~485  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~486  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~487  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~488  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~489  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~490  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~491  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~492  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~493  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~494  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~495  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~496  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~497  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~498  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~499  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~500  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~501  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~502  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~503  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~504  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~505  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~506  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~507  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~508  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~509  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~510  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~511  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~512  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~513  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~514  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~515  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~516  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~517  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~518  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~519  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~520  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~521  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~522  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~523  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~524  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~525  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~526  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~527  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~528  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~529  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~530  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~531  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~532  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~533  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~534  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~535  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~536  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~537  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~538  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~539  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~540  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~541  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~542  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~543  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~544  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~545  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~546  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~547  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~548  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~549  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~550  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~551  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~552  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~553  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~554  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~555  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~556  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~557  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~558  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~559  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~560  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~561  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~562  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~563  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~564  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~565  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~566  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~567  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~568  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~569  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~570  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~571  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~572  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~573  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~574  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~575  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~576  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~577  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~578  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~579  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~580  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~581  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~582  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~583  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~584  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~585  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~586  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~587  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~588  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~589  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~590  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~591  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~592  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~593  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~594  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~595  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~596  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~597  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~598  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~599  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~600  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~601  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~602  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~603  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~604  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~605  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~606  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~607  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~608  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~609  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~610  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~611  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~612  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~613  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~614  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~615  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~616  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~617  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~618  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~619  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~620  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~621  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~622  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~623  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~624  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~625  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~626  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~627  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~628  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~629  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~630  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~631  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~632  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~633  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~634  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~635  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~636  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~637  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~638  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~639  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~640  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~641  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~642  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~643  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~644  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~645  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~646  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~647  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~648  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~649  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~650  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~651  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~652  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~653  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~654  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~655  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~656  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~657  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~658  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~659  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~660  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~661  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~662  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~663  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~664  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~665  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~666  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~667  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~668  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~669  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~670  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~671  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~672  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~673  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~674  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~675  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~676  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~677  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~678  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~679  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~680  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~681  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~682  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~683  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~684  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~685  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~686  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~687  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~688  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~689  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~690  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~691  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~692  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~693  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~694  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~695  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~696  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~697  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~698  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~699  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~700  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~701  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~702  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~703  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~704  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~705  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~706  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~707  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~708  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~709  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~710  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~711  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~712  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~713  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~714  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~715  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~716  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~717  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~718  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~719  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~720  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~721  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~722  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~723  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~724  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~725  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~726  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~727  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~728  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~729  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~730  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~731  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~732  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~733  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~734  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~735  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~736  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~737  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~738  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~739  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~740  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~741  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~742  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~743  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~744  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~745  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~746  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~747  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~748  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~749  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~750  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~751  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~752  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~753  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~754  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~755  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~756  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~757  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~758  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~759  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~760  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~761  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~762  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~763  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~764  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~765  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~766  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~767  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~768  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~769  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~770  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~771  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~772  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~773  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~774  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~775  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~776  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~777  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~778  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~779  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~780  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~781  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~782  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~783  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~784  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~785  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~786  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~787  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~788  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~789  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~790  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~791  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~792  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~793  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~794  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~795  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~796  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~797  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~798  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~799  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~800  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~801  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~802  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~803  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~804  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~805  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~806  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~807  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~808  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~809  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~810  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~811  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~812  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~813  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~814  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~815  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~816  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~817  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~818  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~819  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~820  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~821  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~822  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~823  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~824  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~825  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~826  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~827  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~828  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~829  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~830  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~831  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~832  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~833  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~834  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~835  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~836  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~837  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~838  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~839  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~840  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~841  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~842  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~843  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~844  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~845  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~846  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~847  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~848  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~849  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~850  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~851  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~852  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~853  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~854  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~855  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~856  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~857  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~858  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~859  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~860  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~861  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~862  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~863  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~864  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~865  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~866  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~867  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~868  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~869  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~870  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~871  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~872  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~873  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~874  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~875  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~876  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~877  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~878  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~879  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~880  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~881  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~882  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~883  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~884  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~885  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~886  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~887  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~888  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~889  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~890  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~891  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~892  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~893  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~894  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~895  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~896  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~897  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~898  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~899  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~900  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~901  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~902  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~903  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~904  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~905  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~906  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~907  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~908  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~909  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~910  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~911  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~912  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~913  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~914  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~915  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~916  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~917  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~918  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~919  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~920  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~921  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~922  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~923  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~924  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~925  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~926  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~927  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~928  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~929  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~930  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~931  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~932  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~933  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~934  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~935  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~936  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~937  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~938  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~939  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~940  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~941  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~942  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~943  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~944  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~945  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~946  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~947  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~948  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~949  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~950  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~951  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~952  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~953  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~954  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~955  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~956  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~957  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~958  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~959  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~960  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~961  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~962  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~963  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~964  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~965  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~966  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~967  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~968  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~969  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~970  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~971  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~972  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~973  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~974  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~975  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~976  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~977  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~978  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~979  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~980  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~981  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~982  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~983  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~984  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~985  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~986  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~987  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~988  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~989  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~990  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~991  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~992  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~993  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~994  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~995  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~996  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~997  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~998  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~999  ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1000 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1001 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1002 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1003 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1004 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1005 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1006 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1007 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1008 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1009 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1010 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1011 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1012 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1013 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1014 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1015 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1016 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1017 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1018 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1019 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1020 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1021 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1022 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1023 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1024 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1025 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1026 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1027 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1028 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1029 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1030 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1031 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1032 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1033 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1034 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1035 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1036 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1037 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1038 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1039 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1040 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1041 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1042 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1043 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1044 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1045 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1046 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1047 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1048 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1049 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1050 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1051 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1052 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1053 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1054 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1055 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1056 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1057 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1058 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1059 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1060 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~1061 ; Lost fanout                                 ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~73   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~329  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~70   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~326  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~71   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~327  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~72   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~328  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~77   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~333  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~74   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~330  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~75   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~331  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~76   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~332  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~81   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~337  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~78   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~334  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~79   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~335  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~80   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~336  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~85   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~341  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~82   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~338  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~83   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~339  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~84   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~340  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~89   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~345  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~86   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~342  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~87   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~343  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~88   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~344  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~93   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~349  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~90   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~346  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~91   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~347  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~92   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~348  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~94   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~350  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~95   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~351  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~96   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~352  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~97   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~353  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~98   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~354  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~99   ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~355  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~100  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~356  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~101  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~357  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~393  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~390  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~391  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~392  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~397  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~394  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~395  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~396  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~401  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~398  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~399  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~400  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~405  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~402  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~403  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~404  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~409  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~406  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~407  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~408  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~413  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~410  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~411  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~412  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~414  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~415  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~416  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~417  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~418  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~419  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~420  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~421  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~137  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~134  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~135  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~136  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~141  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~138  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~139  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~140  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~145  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~142  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~143  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~144  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~149  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~146  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~147  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~148  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~153  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~150  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~151  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~152  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~157  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~154  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~155  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~156  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~158  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~159  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~160  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~161  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~162  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~163  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~164  ; Stuck at GND due to stuck port clock_enable ;
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~165  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 896                          ;                                             ;
+------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                        ;
+----------------------------------------------------------------+--------------------------------+------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal             ; Registers Removed due to This Register                           ;
+----------------------------------------------------------------+--------------------------------+------------------------------------------------------------------+
; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~72 ; Stuck at GND                   ; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~101, ;
;                                                                ; due to stuck port clock_enable ; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~357, ;
;                                                                ;                                ; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~421, ;
;                                                                ;                                ; bancoRegistradoresArqRegMem:Banco_Registradores|registrador~165  ;
+----------------------------------------------------------------+--------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2208  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2178  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Projeto2|registradorGenerico:PC|DOUT[1]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Projeto2|registradorGenerico:PC|DOUT[18]                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Projeto2|registradorGenerico:PC|DOUT[5]                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Projeto2|UlaTotal:ULA1|Ula:ULA25|muxGenerico2x1_1Bit:MuxValorB|saida_MUX ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Projeto2|UlaTotal:ULA1|Ula:ULA2|muxGenerico4x1_1Bit:MuxSaida|saida_MUX   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Projeto2|UnidadeControleUla:ControleUla|muxGenerico2x1:Mux|saida_MUX[2]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Projeto2 ;
+------------------+-------+-----------------------------------------------+
; Parameter Name   ; Value ; Type                                          ;
+------------------+-------+-----------------------------------------------+
; larguraDados     ; 32    ; Signed Integer                                ;
; larguraAddrBanco ; 5     ; Signed Integer                                ;
; simulacao        ; true  ; Enumerated                                    ;
+------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:PC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somaConstante:somaConst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
; constante      ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxSomImediato ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deslocadorGenerico:DeslocadorMuxPc ;
+--------------------+-------+----------------------------------------------------+
; Parameter Name     ; Value ; Type                                               ;
+--------------------+-------+----------------------------------------------------+
; larguradadoentrada ; 26    ; Signed Integer                                     ;
; larguradadosaida   ; 28    ; Signed Integer                                     ;
; deslocamento       ; 2     ; Signed Integer                                     ;
+--------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxPC ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; larguradados   ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoriaROM:ROM1 ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; datawidth       ; 32    ; Signed Integer                     ;
; addrwidth       ; 32    ; Signed Integer                     ;
; memoryaddrwidth ; 6     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxReg3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoRegistradoresArqRegMem:Banco_Registradores ;
+---------------------+-------+----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                           ;
+---------------------+-------+----------------------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                                 ;
; larguraendbancoregs ; 5     ; Signed Integer                                                 ;
+---------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: estendeSinalGenerico:ExtendeSinal ;
+--------------------+-------+---------------------------------------------------+
; Parameter Name     ; Value ; Type                                              ;
+--------------------+-------+---------------------------------------------------+
; larguradadoentrada ; 16    ; Signed Integer                                    ;
; larguradadosaida   ; 32    ; Signed Integer                                    ;
+--------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decoder:Decoder ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; opcodewidth    ; 6     ; Signed Integer                      ;
; outwidth       ; 9     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deslocadorGenerico:Deslocador ;
+--------------------+-------+-----------------------------------------------+
; Parameter Name     ; Value ; Type                                          ;
+--------------------+-------+-----------------------------------------------+
; larguradadoentrada ; 32    ; Signed Integer                                ;
; larguradadosaida   ; 32    ; Signed Integer                                ;
; deslocamento       ; 2     ; Signed Integer                                ;
+--------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:somador ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxReg2Ula ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UnidadeControleUla:ControleUla ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UnidadeControleUla:ControleUla|UnidadeControleUlaFunct:UlaControleFunct ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UnidadeControleUla:ControleUla|UnidadeControleUlaOpCode:UlaControleOpCode ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UnidadeControleUla:ControleUla|muxGenerico2x1:Mux ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; larguradados   ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA0|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA0|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA1|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA1|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA2|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA2|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA3|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA3|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA4|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA4|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA5 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA5|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA5|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA6|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA6|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA7 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA7|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA7|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA8 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA8|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA8|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA9 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA9|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA9|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA10 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA10|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA10|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA11 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA11|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA11|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA12 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA12|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA12|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA13 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA13|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA13|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA14 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA14|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA14|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA15 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA15|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA15|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA16 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA16|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA16|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA17 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA17|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA17|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA18 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA18|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA18|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA19 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA19|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA19|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA20 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA20|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA20|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA21 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA21|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA21|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA22 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA22|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA22|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA23 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA23|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA23|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA24 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA24|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA24|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA25 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA25|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA25|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA26 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA26|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA26|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA27 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA27|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA27|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA28 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA28|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA28|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA29 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA29|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA29|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA30 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA30|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|Ula:ULA30|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|UlaOverFlow:ULA31 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|UlaOverFlow:ULA31|muxGenerico2x1_1Bit:MuxValorB ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UlaTotal:ULA1|UlaOverFlow:ULA31|muxGenerico4x1_1Bit:MuxSaida ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAMMIPS:RAM_MIPS ;
+-----------------+-------+-------------------------------------+
; Parameter Name  ; Value ; Type                                ;
+-----------------+-------+-------------------------------------+
; datawidth       ; 32    ; Signed Integer                      ;
; addrwidth       ; 32    ; Signed Integer                      ;
; memoryaddrwidth ; 6     ; Signed Integer                      ;
+-----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxDadoReg3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MuxLed7Seg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:CONV_HEX5" ;
+----------+-------+----------+--------------------------+
; Port     ; Type  ; Severity ; Details                  ;
+----------+-------+----------+--------------------------+
; apaga    ; Input ; Info     ; Stuck at GND             ;
; negativo ; Input ; Info     ; Stuck at GND             ;
; overflow ; Input ; Info     ; Stuck at GND             ;
+----------+-------+----------+--------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:CONV_HEX4" ;
+----------+-------+----------+--------------------------+
; Port     ; Type  ; Severity ; Details                  ;
+----------+-------+----------+--------------------------+
; apaga    ; Input ; Info     ; Stuck at GND             ;
; negativo ; Input ; Info     ; Stuck at GND             ;
; overflow ; Input ; Info     ; Stuck at GND             ;
+----------+-------+----------+--------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:CONV_HEX3" ;
+----------+-------+----------+--------------------------+
; Port     ; Type  ; Severity ; Details                  ;
+----------+-------+----------+--------------------------+
; apaga    ; Input ; Info     ; Stuck at GND             ;
; negativo ; Input ; Info     ; Stuck at GND             ;
; overflow ; Input ; Info     ; Stuck at GND             ;
+----------+-------+----------+--------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:CONV_HEX2" ;
+----------+-------+----------+--------------------------+
; Port     ; Type  ; Severity ; Details                  ;
+----------+-------+----------+--------------------------+
; apaga    ; Input ; Info     ; Stuck at GND             ;
; negativo ; Input ; Info     ; Stuck at GND             ;
; overflow ; Input ; Info     ; Stuck at GND             ;
+----------+-------+----------+--------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:CONV_HEX1" ;
+----------+-------+----------+--------------------------+
; Port     ; Type  ; Severity ; Details                  ;
+----------+-------+----------+--------------------------+
; apaga    ; Input ; Info     ; Stuck at GND             ;
; negativo ; Input ; Info     ; Stuck at GND             ;
; overflow ; Input ; Info     ; Stuck at GND             ;
+----------+-------+----------+--------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:CONV_HEX0" ;
+----------+-------+----------+--------------------------+
; Port     ; Type  ; Severity ; Details                  ;
+----------+-------+----------+--------------------------+
; apaga    ; Input ; Info     ; Stuck at GND             ;
; negativo ; Input ; Info     ; Stuck at GND             ;
; overflow ; Input ; Info     ; Stuck at GND             ;
+----------+-------+----------+--------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|UlaOverFlow:ULA31" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; less ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA30" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA29" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA28" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA27" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA26" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA25" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA24" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA23" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA22" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA21" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA20" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA19" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA18" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA17" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA16" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA15" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA14" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA13" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA12" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA11" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA10" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; less ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA9" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA8" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA7" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA6" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA5" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA4" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA3" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA2" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; less ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UlaTotal:ULA1|Ula:ULA0|somadorGenerico1Bit:somador"                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; saida ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decoder:Decoder"                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; sinais_controle[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:PC" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; enable ; Input ; Info     ; Stuck at VCC           ;
; rst    ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2208                        ;
;     ENA               ; 2178                        ;
;     plain             ; 30                          ;
; arriav_lcell_comb     ; 1243                        ;
;     arith             ; 62                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 3                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 1179                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 41                          ;
;         4 data inputs ; 97                          ;
;         5 data inputs ; 103                         ;
;         6 data inputs ; 814                         ;
; boundary_port         ; 165                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 5.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 15 23:00:52 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file UnidadeControleUlaOpCode.vhd
    Info (12022): Found design unit 1: UnidadeControleUlaOpCode-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaOpCode.vhd Line: 16
    Info (12023): Found entity 1: UnidadeControleUlaOpCode File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaOpCode.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file OverFlow.vhd
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2X1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradoresArqRegMem.vhd
    Info (12022): Found design unit 1: bancoRegistradoresArqRegMem-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd Line: 23
    Info (12023): Found entity 1: bancoRegistradoresArqRegMem File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file MemoriaROM.vhd
    Info (12022): Found design unit 1: MemoriaROM-initFileROM File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd Line: 21
    Info (12023): Found entity 1: MemoriaROM File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd Line: 5
Warning (12019): Can't analyze file -- file MuxGenerico.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file RegistradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/RegistradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/RegistradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file UlaSomaSub.vhd
    Info (12022): Found design unit 1: ULASomaSub-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaSomaSub.vhd Line: 15
    Info (12023): Found entity 1: ULASomaSub File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaSomaSub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file SomaConstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomaConstante.vhd Line: 18
    Info (12023): Found entity 1: somaConstante File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Projeto2.vhd
    Info (12022): Found design unit 1: Projeto2-arquitetura File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 35
    Info (12023): Found entity 1: Projeto2 File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file RAMMIPS.vhd
    Info (12022): Found design unit 1: RAMMIPS-assincrona File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd Line: 19
    Info (12023): Found entity 1: RAMMIPS File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file extensorSinalGenerico.vhd
    Info (12022): Found design unit 1: estendeSinalGenerico-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/extensorSinalGenerico.vhd Line: 19
    Info (12023): Found entity 1: estendeSinalGenerico File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/extensorSinalGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Decoder.vhd
    Info (12022): Found design unit 1: Decoder-arquitetura File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Decoder.vhd Line: 17
    Info (12023): Found entity 1: Decoder File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file deslocadorGenerico.vhd
    Info (12022): Found design unit 1: deslocadorGenerico-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd Line: 18
    Info (12023): Found entity 1: deslocadorGenerico File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadorGenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/somadorGenerico.vhd Line: 17
    Info (12023): Found entity 1: somadorGenerico File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Ula.vhd
    Info (12022): Found design unit 1: Ula-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd Line: 17
    Info (12023): Found entity 1: Ula File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2X1_1Bit.vhd
    Info (12022): Found design unit 1: muxGenerico2x1_1Bit-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1_1Bit File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file MuxGenerico4X1_1Bit.vhd
    Info (12022): Found design unit 1: muxGenerico4x1_1Bit-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico4x1_1Bit File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file SomadorGenerico1Bit.vhd
    Info (12022): Found design unit 1: somadorGenerico1Bit-comportamento1Bit File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomadorGenerico1Bit.vhd Line: 14
    Info (12023): Found entity 1: somadorGenerico1Bit File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomadorGenerico1Bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UlaOverFlow.vhd
    Info (12022): Found design unit 1: UlaOverFlow-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaOverFlow.vhd Line: 16
    Info (12023): Found entity 1: UlaOverFlow File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaOverFlow.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UnidadeControleUla.vhd
    Info (12022): Found design unit 1: UnidadeControleUla-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd Line: 20
    Info (12023): Found entity 1: UnidadeControleUla File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UlaTotal.vhd
    Info (12022): Found design unit 1: UlaTotal-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd Line: 20
    Info (12023): Found entity 1: UlaTotal File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UnidadeControleUlaFunct.vhd
    Info (12022): Found design unit 1: UnidadeControleUlaFunct-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaFunct.vhd Line: 16
    Info (12023): Found entity 1: UnidadeControleUlaFunct File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaFunct.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/conversorHex7Seg.vhd Line: 4
Info (12127): Elaborating entity "Projeto2" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at Projeto2.vhd(23) File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 23
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:PC" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 73
Info (12128): Elaborating entity "somaConstante" for hierarchy "somaConstante:somaConst" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 77
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MuxSomImediato" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 80
Info (12128): Elaborating entity "deslocadorGenerico" for hierarchy "deslocadorGenerico:DeslocadorMuxPc" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 84
Info (12128): Elaborating entity "MemoriaROM" for hierarchy "MemoriaROM:ROM1" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 93
Warning (10541): VHDL Signal Declaration warning at MemoriaROM.vhd(24): used implicit default value for signal "content" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd Line: 24
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MuxReg3" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 96
Info (12128): Elaborating entity "bancoRegistradoresArqRegMem" for hierarchy "bancoRegistradoresArqRegMem:Banco_Registradores" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 100
Info (12128): Elaborating entity "estendeSinalGenerico" for hierarchy "estendeSinalGenerico:ExtendeSinal" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 105
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:Decoder" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 108
Info (12128): Elaborating entity "deslocadorGenerico" for hierarchy "deslocadorGenerico:Deslocador" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 111
Warning (10445): VHDL Subtype or Type Declaration warning at deslocadorGenerico.vhd(23): subtype or type has null range File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd Line: 23
Warning (10443): VHDL warning at deslocadorGenerico.vhd(23): ignored choice with illegal range bounds File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd Line: 23
Warning (10445): VHDL Subtype or Type Declaration warning at deslocadorGenerico.vhd(25): subtype or type has null range File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd Line: 25
Warning (10443): VHDL warning at deslocadorGenerico.vhd(25): ignored choice with illegal range bounds File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd Line: 25
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "somadorGenerico:somador" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 114
Info (12128): Elaborating entity "UnidadeControleUla" for hierarchy "UnidadeControleUla:ControleUla" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 121
Info (12128): Elaborating entity "UnidadeControleUlaFunct" for hierarchy "UnidadeControleUla:ControleUla|UnidadeControleUlaFunct:UlaControleFunct" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd Line: 27
Info (12128): Elaborating entity "UnidadeControleUlaOpCode" for hierarchy "UnidadeControleUla:ControleUla|UnidadeControleUlaOpCode:UlaControleOpCode" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd Line: 30
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "UnidadeControleUla:ControleUla|muxGenerico2x1:Mux" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd Line: 33
Info (12128): Elaborating entity "UlaTotal" for hierarchy "UlaTotal:ULA1" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 126
Info (12128): Elaborating entity "Ula" for hierarchy "UlaTotal:ULA1|Ula:ULA0" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at Ula.vhd(21): object "SomaOp" assigned a value but never read File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at Ula.vhd(22): used implicit default value for signal "ResultadoSomador" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd Line: 22
Info (12128): Elaborating entity "muxGenerico2x1_1Bit" for hierarchy "UlaTotal:ULA1|Ula:ULA0|muxGenerico2x1_1Bit:MuxValorB" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd Line: 27
Info (12128): Elaborating entity "somadorGenerico1Bit" for hierarchy "UlaTotal:ULA1|Ula:ULA0|somadorGenerico1Bit:somador" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd Line: 36
Info (12128): Elaborating entity "muxGenerico4x1_1Bit" for hierarchy "UlaTotal:ULA1|Ula:ULA0|muxGenerico4x1_1Bit:MuxSaida" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd Line: 39
Info (12128): Elaborating entity "UlaOverFlow" for hierarchy "UlaTotal:ULA1|UlaOverFlow:ULA31" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd Line: 344
Info (12128): Elaborating entity "RAMMIPS" for hierarchy "RAMMIPS:RAM_MIPS" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 131
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "conversorHex7Seg:CONV_HEX0" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 143
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "RAMMIPS:RAM_MIPS|memRAM" is uninferred due to asynchronous read logic File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd Line: 22
    Info (276007): RAM logic "bancoRegistradoresArqRegMem:Banco_Registradores|registrador" is uninferred due to asynchronous read logic File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd Line: 43
    Info (276004): RAM logic "MemoriaROM:ROM1|content" is uninferred due to inappropriate RAM size File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd Line: 24
Warning (113028): 55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/initROM.mif Line: 1
    Warning (113027): Addresses ranging from 9 to 63 are not initialized File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/initROM.mif Line: 1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 23
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 768 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 21
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 22
    Warning (15610): No output dependent on input pin "Wr3" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 25
    Warning (15610): No output dependent on input pin "Seletor_ULA" File: /home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd Line: 26
Info (21057): Implemented 3577 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 148 output pins
    Info (21061): Implemented 3412 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 491 megabytes
    Info: Processing ended: Mon Nov 15 23:01:02 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


