// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module morphological_filter_Loop_loop_height_proc321 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rows,
        cols,
        img_0_data_stream_0_V_dout,
        img_0_data_stream_0_V_empty_n,
        img_0_data_stream_0_V_read,
        img_1_data_stream_0_V_din,
        img_1_data_stream_0_V_full_n,
        img_1_data_stream_0_V_write,
        wdw_val_0_0_reload_dout,
        wdw_val_0_0_reload_empty_n,
        wdw_val_0_0_reload_read,
        wdw_val_0_1_reload_dout,
        wdw_val_0_1_reload_empty_n,
        wdw_val_0_1_reload_read,
        wdw_val_0_2_reload_dout,
        wdw_val_0_2_reload_empty_n,
        wdw_val_0_2_reload_read,
        wdw_val_0_3_reload_dout,
        wdw_val_0_3_reload_empty_n,
        wdw_val_0_3_reload_read,
        wdw_val_0_4_reload_dout,
        wdw_val_0_4_reload_empty_n,
        wdw_val_0_4_reload_read,
        wdw_val_0_5_reload_dout,
        wdw_val_0_5_reload_empty_n,
        wdw_val_0_5_reload_read,
        wdw_val_0_6_reload_dout,
        wdw_val_0_6_reload_empty_n,
        wdw_val_0_6_reload_read,
        wdw_val_0_7_reload_dout,
        wdw_val_0_7_reload_empty_n,
        wdw_val_0_7_reload_read,
        wdw_val_0_8_reload_dout,
        wdw_val_0_8_reload_empty_n,
        wdw_val_0_8_reload_read,
        wdw_val_0_9_reload_dout,
        wdw_val_0_9_reload_empty_n,
        wdw_val_0_9_reload_read,
        wdw_val_1_0_reload_dout,
        wdw_val_1_0_reload_empty_n,
        wdw_val_1_0_reload_read,
        wdw_val_1_1_reload_dout,
        wdw_val_1_1_reload_empty_n,
        wdw_val_1_1_reload_read,
        wdw_val_1_2_reload_dout,
        wdw_val_1_2_reload_empty_n,
        wdw_val_1_2_reload_read,
        wdw_val_1_3_reload_dout,
        wdw_val_1_3_reload_empty_n,
        wdw_val_1_3_reload_read,
        wdw_val_1_4_reload_dout,
        wdw_val_1_4_reload_empty_n,
        wdw_val_1_4_reload_read,
        wdw_val_1_5_reload_dout,
        wdw_val_1_5_reload_empty_n,
        wdw_val_1_5_reload_read,
        wdw_val_1_6_reload_dout,
        wdw_val_1_6_reload_empty_n,
        wdw_val_1_6_reload_read,
        wdw_val_1_7_reload_dout,
        wdw_val_1_7_reload_empty_n,
        wdw_val_1_7_reload_read,
        wdw_val_1_8_reload_dout,
        wdw_val_1_8_reload_empty_n,
        wdw_val_1_8_reload_read,
        wdw_val_1_9_reload_dout,
        wdw_val_1_9_reload_empty_n,
        wdw_val_1_9_reload_read,
        wdw_val_2_0_reload_dout,
        wdw_val_2_0_reload_empty_n,
        wdw_val_2_0_reload_read,
        wdw_val_2_1_reload_dout,
        wdw_val_2_1_reload_empty_n,
        wdw_val_2_1_reload_read,
        wdw_val_2_2_reload_dout,
        wdw_val_2_2_reload_empty_n,
        wdw_val_2_2_reload_read,
        wdw_val_2_3_reload_dout,
        wdw_val_2_3_reload_empty_n,
        wdw_val_2_3_reload_read,
        wdw_val_2_4_reload_dout,
        wdw_val_2_4_reload_empty_n,
        wdw_val_2_4_reload_read,
        wdw_val_2_5_reload_dout,
        wdw_val_2_5_reload_empty_n,
        wdw_val_2_5_reload_read,
        wdw_val_2_6_reload_dout,
        wdw_val_2_6_reload_empty_n,
        wdw_val_2_6_reload_read,
        wdw_val_2_7_reload_dout,
        wdw_val_2_7_reload_empty_n,
        wdw_val_2_7_reload_read,
        wdw_val_2_8_reload_dout,
        wdw_val_2_8_reload_empty_n,
        wdw_val_2_8_reload_read,
        wdw_val_2_9_reload_dout,
        wdw_val_2_9_reload_empty_n,
        wdw_val_2_9_reload_read,
        wdw_val_3_0_reload_dout,
        wdw_val_3_0_reload_empty_n,
        wdw_val_3_0_reload_read,
        wdw_val_3_1_reload_dout,
        wdw_val_3_1_reload_empty_n,
        wdw_val_3_1_reload_read,
        wdw_val_3_2_reload_dout,
        wdw_val_3_2_reload_empty_n,
        wdw_val_3_2_reload_read,
        wdw_val_3_3_reload_dout,
        wdw_val_3_3_reload_empty_n,
        wdw_val_3_3_reload_read,
        wdw_val_3_4_reload_dout,
        wdw_val_3_4_reload_empty_n,
        wdw_val_3_4_reload_read,
        wdw_val_3_5_reload_dout,
        wdw_val_3_5_reload_empty_n,
        wdw_val_3_5_reload_read,
        wdw_val_3_6_reload_dout,
        wdw_val_3_6_reload_empty_n,
        wdw_val_3_6_reload_read,
        wdw_val_3_7_reload_dout,
        wdw_val_3_7_reload_empty_n,
        wdw_val_3_7_reload_read,
        wdw_val_3_8_reload_dout,
        wdw_val_3_8_reload_empty_n,
        wdw_val_3_8_reload_read,
        wdw_val_3_9_reload_dout,
        wdw_val_3_9_reload_empty_n,
        wdw_val_3_9_reload_read,
        wdw_val_4_0_reload_dout,
        wdw_val_4_0_reload_empty_n,
        wdw_val_4_0_reload_read,
        wdw_val_4_1_reload_dout,
        wdw_val_4_1_reload_empty_n,
        wdw_val_4_1_reload_read,
        wdw_val_4_2_reload_dout,
        wdw_val_4_2_reload_empty_n,
        wdw_val_4_2_reload_read,
        wdw_val_4_3_reload_dout,
        wdw_val_4_3_reload_empty_n,
        wdw_val_4_3_reload_read,
        wdw_val_4_4_reload_dout,
        wdw_val_4_4_reload_empty_n,
        wdw_val_4_4_reload_read,
        wdw_val_4_5_reload_dout,
        wdw_val_4_5_reload_empty_n,
        wdw_val_4_5_reload_read,
        wdw_val_4_6_reload_dout,
        wdw_val_4_6_reload_empty_n,
        wdw_val_4_6_reload_read,
        wdw_val_4_7_reload_dout,
        wdw_val_4_7_reload_empty_n,
        wdw_val_4_7_reload_read,
        wdw_val_4_8_reload_dout,
        wdw_val_4_8_reload_empty_n,
        wdw_val_4_8_reload_read,
        wdw_val_4_9_reload_dout,
        wdw_val_4_9_reload_empty_n,
        wdw_val_4_9_reload_read,
        wdw_val_5_0_reload_dout,
        wdw_val_5_0_reload_empty_n,
        wdw_val_5_0_reload_read,
        wdw_val_5_1_reload_dout,
        wdw_val_5_1_reload_empty_n,
        wdw_val_5_1_reload_read,
        wdw_val_5_2_reload_dout,
        wdw_val_5_2_reload_empty_n,
        wdw_val_5_2_reload_read,
        wdw_val_5_3_reload_dout,
        wdw_val_5_3_reload_empty_n,
        wdw_val_5_3_reload_read,
        wdw_val_5_4_reload_dout,
        wdw_val_5_4_reload_empty_n,
        wdw_val_5_4_reload_read,
        wdw_val_5_5_reload_dout,
        wdw_val_5_5_reload_empty_n,
        wdw_val_5_5_reload_read,
        wdw_val_5_6_reload_dout,
        wdw_val_5_6_reload_empty_n,
        wdw_val_5_6_reload_read,
        wdw_val_5_7_reload_dout,
        wdw_val_5_7_reload_empty_n,
        wdw_val_5_7_reload_read,
        wdw_val_5_8_reload_dout,
        wdw_val_5_8_reload_empty_n,
        wdw_val_5_8_reload_read,
        wdw_val_5_9_reload_dout,
        wdw_val_5_9_reload_empty_n,
        wdw_val_5_9_reload_read,
        wdw_val_6_0_reload_dout,
        wdw_val_6_0_reload_empty_n,
        wdw_val_6_0_reload_read,
        wdw_val_6_1_reload_dout,
        wdw_val_6_1_reload_empty_n,
        wdw_val_6_1_reload_read,
        wdw_val_6_2_reload_dout,
        wdw_val_6_2_reload_empty_n,
        wdw_val_6_2_reload_read,
        wdw_val_6_3_reload_dout,
        wdw_val_6_3_reload_empty_n,
        wdw_val_6_3_reload_read,
        wdw_val_6_4_reload_dout,
        wdw_val_6_4_reload_empty_n,
        wdw_val_6_4_reload_read,
        wdw_val_6_5_reload_dout,
        wdw_val_6_5_reload_empty_n,
        wdw_val_6_5_reload_read,
        wdw_val_6_6_reload_dout,
        wdw_val_6_6_reload_empty_n,
        wdw_val_6_6_reload_read,
        wdw_val_6_7_reload_dout,
        wdw_val_6_7_reload_empty_n,
        wdw_val_6_7_reload_read,
        wdw_val_6_8_reload_dout,
        wdw_val_6_8_reload_empty_n,
        wdw_val_6_8_reload_read,
        wdw_val_6_9_reload_dout,
        wdw_val_6_9_reload_empty_n,
        wdw_val_6_9_reload_read,
        wdw_val_7_0_reload_dout,
        wdw_val_7_0_reload_empty_n,
        wdw_val_7_0_reload_read,
        wdw_val_7_1_reload_dout,
        wdw_val_7_1_reload_empty_n,
        wdw_val_7_1_reload_read,
        wdw_val_7_2_reload_dout,
        wdw_val_7_2_reload_empty_n,
        wdw_val_7_2_reload_read,
        wdw_val_7_3_reload_dout,
        wdw_val_7_3_reload_empty_n,
        wdw_val_7_3_reload_read,
        wdw_val_7_4_reload_dout,
        wdw_val_7_4_reload_empty_n,
        wdw_val_7_4_reload_read,
        wdw_val_7_5_reload_dout,
        wdw_val_7_5_reload_empty_n,
        wdw_val_7_5_reload_read,
        wdw_val_7_6_reload_dout,
        wdw_val_7_6_reload_empty_n,
        wdw_val_7_6_reload_read,
        wdw_val_7_7_reload_dout,
        wdw_val_7_7_reload_empty_n,
        wdw_val_7_7_reload_read,
        wdw_val_7_8_reload_dout,
        wdw_val_7_8_reload_empty_n,
        wdw_val_7_8_reload_read,
        wdw_val_7_9_reload_dout,
        wdw_val_7_9_reload_empty_n,
        wdw_val_7_9_reload_read,
        wdw_val_8_0_reload_dout,
        wdw_val_8_0_reload_empty_n,
        wdw_val_8_0_reload_read,
        wdw_val_8_1_reload_dout,
        wdw_val_8_1_reload_empty_n,
        wdw_val_8_1_reload_read,
        wdw_val_8_2_reload_dout,
        wdw_val_8_2_reload_empty_n,
        wdw_val_8_2_reload_read,
        wdw_val_8_3_reload_dout,
        wdw_val_8_3_reload_empty_n,
        wdw_val_8_3_reload_read,
        wdw_val_8_4_reload_dout,
        wdw_val_8_4_reload_empty_n,
        wdw_val_8_4_reload_read,
        wdw_val_8_5_reload_dout,
        wdw_val_8_5_reload_empty_n,
        wdw_val_8_5_reload_read,
        wdw_val_8_6_reload_dout,
        wdw_val_8_6_reload_empty_n,
        wdw_val_8_6_reload_read,
        wdw_val_8_7_reload_dout,
        wdw_val_8_7_reload_empty_n,
        wdw_val_8_7_reload_read,
        wdw_val_8_8_reload_dout,
        wdw_val_8_8_reload_empty_n,
        wdw_val_8_8_reload_read,
        wdw_val_8_9_reload_dout,
        wdw_val_8_9_reload_empty_n,
        wdw_val_8_9_reload_read,
        wdw_val_9_0_reload_dout,
        wdw_val_9_0_reload_empty_n,
        wdw_val_9_0_reload_read,
        wdw_val_9_1_reload_dout,
        wdw_val_9_1_reload_empty_n,
        wdw_val_9_1_reload_read,
        wdw_val_9_2_reload_dout,
        wdw_val_9_2_reload_empty_n,
        wdw_val_9_2_reload_read,
        wdw_val_9_3_reload_dout,
        wdw_val_9_3_reload_empty_n,
        wdw_val_9_3_reload_read,
        wdw_val_9_4_reload_dout,
        wdw_val_9_4_reload_empty_n,
        wdw_val_9_4_reload_read,
        wdw_val_9_5_reload_dout,
        wdw_val_9_5_reload_empty_n,
        wdw_val_9_5_reload_read,
        wdw_val_9_6_reload_dout,
        wdw_val_9_6_reload_empty_n,
        wdw_val_9_6_reload_read,
        wdw_val_9_7_reload_dout,
        wdw_val_9_7_reload_empty_n,
        wdw_val_9_7_reload_read,
        wdw_val_9_9_reload_dout,
        wdw_val_9_9_reload_empty_n,
        wdw_val_9_9_reload_read,
        wdw_val_9_8_reload_dout,
        wdw_val_9_8_reload_empty_n,
        wdw_val_9_8_reload_read,
        wdw_val_0_0_reload_out_din,
        wdw_val_0_0_reload_out_full_n,
        wdw_val_0_0_reload_out_write,
        wdw_val_0_1_reload_out_din,
        wdw_val_0_1_reload_out_full_n,
        wdw_val_0_1_reload_out_write,
        wdw_val_0_2_reload_out_din,
        wdw_val_0_2_reload_out_full_n,
        wdw_val_0_2_reload_out_write,
        wdw_val_0_3_reload_out_din,
        wdw_val_0_3_reload_out_full_n,
        wdw_val_0_3_reload_out_write,
        wdw_val_0_4_reload_out_din,
        wdw_val_0_4_reload_out_full_n,
        wdw_val_0_4_reload_out_write,
        wdw_val_0_5_reload_out_din,
        wdw_val_0_5_reload_out_full_n,
        wdw_val_0_5_reload_out_write,
        wdw_val_0_6_reload_out_din,
        wdw_val_0_6_reload_out_full_n,
        wdw_val_0_6_reload_out_write,
        wdw_val_0_7_reload_out_din,
        wdw_val_0_7_reload_out_full_n,
        wdw_val_0_7_reload_out_write,
        wdw_val_0_8_reload_out_din,
        wdw_val_0_8_reload_out_full_n,
        wdw_val_0_8_reload_out_write,
        wdw_val_0_9_reload_out_din,
        wdw_val_0_9_reload_out_full_n,
        wdw_val_0_9_reload_out_write,
        wdw_val_1_0_reload_out_din,
        wdw_val_1_0_reload_out_full_n,
        wdw_val_1_0_reload_out_write,
        wdw_val_1_1_reload_out_din,
        wdw_val_1_1_reload_out_full_n,
        wdw_val_1_1_reload_out_write,
        wdw_val_1_2_reload_out_din,
        wdw_val_1_2_reload_out_full_n,
        wdw_val_1_2_reload_out_write,
        wdw_val_1_3_reload_out_din,
        wdw_val_1_3_reload_out_full_n,
        wdw_val_1_3_reload_out_write,
        wdw_val_1_4_reload_out_din,
        wdw_val_1_4_reload_out_full_n,
        wdw_val_1_4_reload_out_write,
        wdw_val_1_5_reload_out_din,
        wdw_val_1_5_reload_out_full_n,
        wdw_val_1_5_reload_out_write,
        wdw_val_1_6_reload_out_din,
        wdw_val_1_6_reload_out_full_n,
        wdw_val_1_6_reload_out_write,
        wdw_val_1_7_reload_out_din,
        wdw_val_1_7_reload_out_full_n,
        wdw_val_1_7_reload_out_write,
        wdw_val_1_8_reload_out_din,
        wdw_val_1_8_reload_out_full_n,
        wdw_val_1_8_reload_out_write,
        wdw_val_1_9_reload_out_din,
        wdw_val_1_9_reload_out_full_n,
        wdw_val_1_9_reload_out_write,
        wdw_val_2_0_reload_out_din,
        wdw_val_2_0_reload_out_full_n,
        wdw_val_2_0_reload_out_write,
        wdw_val_2_1_reload_out_din,
        wdw_val_2_1_reload_out_full_n,
        wdw_val_2_1_reload_out_write,
        wdw_val_2_2_reload_out_din,
        wdw_val_2_2_reload_out_full_n,
        wdw_val_2_2_reload_out_write,
        wdw_val_2_3_reload_out_din,
        wdw_val_2_3_reload_out_full_n,
        wdw_val_2_3_reload_out_write,
        wdw_val_2_4_reload_out_din,
        wdw_val_2_4_reload_out_full_n,
        wdw_val_2_4_reload_out_write,
        wdw_val_2_5_reload_out_din,
        wdw_val_2_5_reload_out_full_n,
        wdw_val_2_5_reload_out_write,
        wdw_val_2_6_reload_out_din,
        wdw_val_2_6_reload_out_full_n,
        wdw_val_2_6_reload_out_write,
        wdw_val_2_7_reload_out_din,
        wdw_val_2_7_reload_out_full_n,
        wdw_val_2_7_reload_out_write,
        wdw_val_2_8_reload_out_din,
        wdw_val_2_8_reload_out_full_n,
        wdw_val_2_8_reload_out_write,
        wdw_val_2_9_reload_out_din,
        wdw_val_2_9_reload_out_full_n,
        wdw_val_2_9_reload_out_write,
        wdw_val_3_0_reload_out_din,
        wdw_val_3_0_reload_out_full_n,
        wdw_val_3_0_reload_out_write,
        wdw_val_3_1_reload_out_din,
        wdw_val_3_1_reload_out_full_n,
        wdw_val_3_1_reload_out_write,
        wdw_val_3_2_reload_out_din,
        wdw_val_3_2_reload_out_full_n,
        wdw_val_3_2_reload_out_write,
        wdw_val_3_3_reload_out_din,
        wdw_val_3_3_reload_out_full_n,
        wdw_val_3_3_reload_out_write,
        wdw_val_3_4_reload_out_din,
        wdw_val_3_4_reload_out_full_n,
        wdw_val_3_4_reload_out_write,
        wdw_val_3_5_reload_out_din,
        wdw_val_3_5_reload_out_full_n,
        wdw_val_3_5_reload_out_write,
        wdw_val_3_6_reload_out_din,
        wdw_val_3_6_reload_out_full_n,
        wdw_val_3_6_reload_out_write,
        wdw_val_3_7_reload_out_din,
        wdw_val_3_7_reload_out_full_n,
        wdw_val_3_7_reload_out_write,
        wdw_val_3_8_reload_out_din,
        wdw_val_3_8_reload_out_full_n,
        wdw_val_3_8_reload_out_write,
        wdw_val_3_9_reload_out_din,
        wdw_val_3_9_reload_out_full_n,
        wdw_val_3_9_reload_out_write,
        wdw_val_4_0_reload_out_din,
        wdw_val_4_0_reload_out_full_n,
        wdw_val_4_0_reload_out_write,
        wdw_val_4_1_reload_out_din,
        wdw_val_4_1_reload_out_full_n,
        wdw_val_4_1_reload_out_write,
        wdw_val_4_2_reload_out_din,
        wdw_val_4_2_reload_out_full_n,
        wdw_val_4_2_reload_out_write,
        wdw_val_4_3_reload_out_din,
        wdw_val_4_3_reload_out_full_n,
        wdw_val_4_3_reload_out_write,
        wdw_val_4_4_reload_out_din,
        wdw_val_4_4_reload_out_full_n,
        wdw_val_4_4_reload_out_write,
        wdw_val_4_5_reload_out_din,
        wdw_val_4_5_reload_out_full_n,
        wdw_val_4_5_reload_out_write,
        wdw_val_4_6_reload_out_din,
        wdw_val_4_6_reload_out_full_n,
        wdw_val_4_6_reload_out_write,
        wdw_val_4_7_reload_out_din,
        wdw_val_4_7_reload_out_full_n,
        wdw_val_4_7_reload_out_write,
        wdw_val_4_8_reload_out_din,
        wdw_val_4_8_reload_out_full_n,
        wdw_val_4_8_reload_out_write,
        wdw_val_4_9_reload_out_din,
        wdw_val_4_9_reload_out_full_n,
        wdw_val_4_9_reload_out_write,
        wdw_val_5_0_reload_out_din,
        wdw_val_5_0_reload_out_full_n,
        wdw_val_5_0_reload_out_write,
        wdw_val_5_1_reload_out_din,
        wdw_val_5_1_reload_out_full_n,
        wdw_val_5_1_reload_out_write,
        wdw_val_5_2_reload_out_din,
        wdw_val_5_2_reload_out_full_n,
        wdw_val_5_2_reload_out_write,
        wdw_val_5_3_reload_out_din,
        wdw_val_5_3_reload_out_full_n,
        wdw_val_5_3_reload_out_write,
        wdw_val_5_4_reload_out_din,
        wdw_val_5_4_reload_out_full_n,
        wdw_val_5_4_reload_out_write,
        wdw_val_5_5_reload_out_din,
        wdw_val_5_5_reload_out_full_n,
        wdw_val_5_5_reload_out_write,
        wdw_val_5_6_reload_out_din,
        wdw_val_5_6_reload_out_full_n,
        wdw_val_5_6_reload_out_write,
        wdw_val_5_7_reload_out_din,
        wdw_val_5_7_reload_out_full_n,
        wdw_val_5_7_reload_out_write,
        wdw_val_5_8_reload_out_din,
        wdw_val_5_8_reload_out_full_n,
        wdw_val_5_8_reload_out_write,
        wdw_val_5_9_reload_out_din,
        wdw_val_5_9_reload_out_full_n,
        wdw_val_5_9_reload_out_write,
        wdw_val_6_0_reload_out_din,
        wdw_val_6_0_reload_out_full_n,
        wdw_val_6_0_reload_out_write,
        wdw_val_6_1_reload_out_din,
        wdw_val_6_1_reload_out_full_n,
        wdw_val_6_1_reload_out_write,
        wdw_val_6_2_reload_out_din,
        wdw_val_6_2_reload_out_full_n,
        wdw_val_6_2_reload_out_write,
        wdw_val_6_3_reload_out_din,
        wdw_val_6_3_reload_out_full_n,
        wdw_val_6_3_reload_out_write,
        wdw_val_6_4_reload_out_din,
        wdw_val_6_4_reload_out_full_n,
        wdw_val_6_4_reload_out_write,
        wdw_val_6_5_reload_out_din,
        wdw_val_6_5_reload_out_full_n,
        wdw_val_6_5_reload_out_write,
        wdw_val_6_6_reload_out_din,
        wdw_val_6_6_reload_out_full_n,
        wdw_val_6_6_reload_out_write,
        wdw_val_6_7_reload_out_din,
        wdw_val_6_7_reload_out_full_n,
        wdw_val_6_7_reload_out_write,
        wdw_val_6_8_reload_out_din,
        wdw_val_6_8_reload_out_full_n,
        wdw_val_6_8_reload_out_write,
        wdw_val_6_9_reload_out_din,
        wdw_val_6_9_reload_out_full_n,
        wdw_val_6_9_reload_out_write,
        wdw_val_7_0_reload_out_din,
        wdw_val_7_0_reload_out_full_n,
        wdw_val_7_0_reload_out_write,
        wdw_val_7_1_reload_out_din,
        wdw_val_7_1_reload_out_full_n,
        wdw_val_7_1_reload_out_write,
        wdw_val_7_2_reload_out_din,
        wdw_val_7_2_reload_out_full_n,
        wdw_val_7_2_reload_out_write,
        wdw_val_7_3_reload_out_din,
        wdw_val_7_3_reload_out_full_n,
        wdw_val_7_3_reload_out_write,
        wdw_val_7_4_reload_out_din,
        wdw_val_7_4_reload_out_full_n,
        wdw_val_7_4_reload_out_write,
        wdw_val_7_5_reload_out_din,
        wdw_val_7_5_reload_out_full_n,
        wdw_val_7_5_reload_out_write,
        wdw_val_7_6_reload_out_din,
        wdw_val_7_6_reload_out_full_n,
        wdw_val_7_6_reload_out_write,
        wdw_val_7_7_reload_out_din,
        wdw_val_7_7_reload_out_full_n,
        wdw_val_7_7_reload_out_write,
        wdw_val_7_8_reload_out_din,
        wdw_val_7_8_reload_out_full_n,
        wdw_val_7_8_reload_out_write,
        wdw_val_7_9_reload_out_din,
        wdw_val_7_9_reload_out_full_n,
        wdw_val_7_9_reload_out_write,
        wdw_val_8_0_reload_out_din,
        wdw_val_8_0_reload_out_full_n,
        wdw_val_8_0_reload_out_write,
        wdw_val_8_1_reload_out_din,
        wdw_val_8_1_reload_out_full_n,
        wdw_val_8_1_reload_out_write,
        wdw_val_8_2_reload_out_din,
        wdw_val_8_2_reload_out_full_n,
        wdw_val_8_2_reload_out_write,
        wdw_val_8_3_reload_out_din,
        wdw_val_8_3_reload_out_full_n,
        wdw_val_8_3_reload_out_write,
        wdw_val_8_4_reload_out_din,
        wdw_val_8_4_reload_out_full_n,
        wdw_val_8_4_reload_out_write,
        wdw_val_8_5_reload_out_din,
        wdw_val_8_5_reload_out_full_n,
        wdw_val_8_5_reload_out_write,
        wdw_val_8_6_reload_out_din,
        wdw_val_8_6_reload_out_full_n,
        wdw_val_8_6_reload_out_write,
        wdw_val_8_7_reload_out_din,
        wdw_val_8_7_reload_out_full_n,
        wdw_val_8_7_reload_out_write,
        wdw_val_8_8_reload_out_din,
        wdw_val_8_8_reload_out_full_n,
        wdw_val_8_8_reload_out_write,
        wdw_val_8_9_reload_out_din,
        wdw_val_8_9_reload_out_full_n,
        wdw_val_8_9_reload_out_write,
        wdw_val_9_0_reload_out_din,
        wdw_val_9_0_reload_out_full_n,
        wdw_val_9_0_reload_out_write,
        wdw_val_9_1_reload_out_din,
        wdw_val_9_1_reload_out_full_n,
        wdw_val_9_1_reload_out_write,
        wdw_val_9_2_reload_out_din,
        wdw_val_9_2_reload_out_full_n,
        wdw_val_9_2_reload_out_write,
        wdw_val_9_3_reload_out_din,
        wdw_val_9_3_reload_out_full_n,
        wdw_val_9_3_reload_out_write,
        wdw_val_9_4_reload_out_din,
        wdw_val_9_4_reload_out_full_n,
        wdw_val_9_4_reload_out_write,
        wdw_val_9_5_reload_out_din,
        wdw_val_9_5_reload_out_full_n,
        wdw_val_9_5_reload_out_write,
        wdw_val_9_6_reload_out_din,
        wdw_val_9_6_reload_out_full_n,
        wdw_val_9_6_reload_out_write,
        wdw_val_9_7_reload_out_din,
        wdw_val_9_7_reload_out_full_n,
        wdw_val_9_7_reload_out_write,
        wdw_val_9_9_reload_out_din,
        wdw_val_9_9_reload_out_full_n,
        wdw_val_9_9_reload_out_write,
        wdw_val_9_8_reload_out_din,
        wdw_val_9_8_reload_out_full_n,
        wdw_val_9_8_reload_out_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st66_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv11_5 = 11'b101;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv12_FFE = 12'b111111111110;
parameter    ap_const_lv12_FFD = 12'b111111111101;
parameter    ap_const_lv12_FFC = 12'b111111111100;
parameter    ap_const_lv12_FFB = 12'b111111111011;
parameter    ap_const_lv12_FFA = 12'b111111111010;
parameter    ap_const_lv12_FF9 = 12'b111111111001;
parameter    ap_const_lv12_FF8 = 12'b111111111000;
parameter    ap_const_lv12_FF7 = 12'b111111110111;
parameter    ap_const_lv12_FF6 = 12'b111111110110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [10:0] rows;
input  [10:0] cols;
input  [7:0] img_0_data_stream_0_V_dout;
input   img_0_data_stream_0_V_empty_n;
output   img_0_data_stream_0_V_read;
output  [7:0] img_1_data_stream_0_V_din;
input   img_1_data_stream_0_V_full_n;
output   img_1_data_stream_0_V_write;
input  [7:0] wdw_val_0_0_reload_dout;
input   wdw_val_0_0_reload_empty_n;
output   wdw_val_0_0_reload_read;
input  [7:0] wdw_val_0_1_reload_dout;
input   wdw_val_0_1_reload_empty_n;
output   wdw_val_0_1_reload_read;
input  [7:0] wdw_val_0_2_reload_dout;
input   wdw_val_0_2_reload_empty_n;
output   wdw_val_0_2_reload_read;
input  [7:0] wdw_val_0_3_reload_dout;
input   wdw_val_0_3_reload_empty_n;
output   wdw_val_0_3_reload_read;
input  [7:0] wdw_val_0_4_reload_dout;
input   wdw_val_0_4_reload_empty_n;
output   wdw_val_0_4_reload_read;
input  [7:0] wdw_val_0_5_reload_dout;
input   wdw_val_0_5_reload_empty_n;
output   wdw_val_0_5_reload_read;
input  [7:0] wdw_val_0_6_reload_dout;
input   wdw_val_0_6_reload_empty_n;
output   wdw_val_0_6_reload_read;
input  [7:0] wdw_val_0_7_reload_dout;
input   wdw_val_0_7_reload_empty_n;
output   wdw_val_0_7_reload_read;
input  [7:0] wdw_val_0_8_reload_dout;
input   wdw_val_0_8_reload_empty_n;
output   wdw_val_0_8_reload_read;
input  [7:0] wdw_val_0_9_reload_dout;
input   wdw_val_0_9_reload_empty_n;
output   wdw_val_0_9_reload_read;
input  [7:0] wdw_val_1_0_reload_dout;
input   wdw_val_1_0_reload_empty_n;
output   wdw_val_1_0_reload_read;
input  [7:0] wdw_val_1_1_reload_dout;
input   wdw_val_1_1_reload_empty_n;
output   wdw_val_1_1_reload_read;
input  [7:0] wdw_val_1_2_reload_dout;
input   wdw_val_1_2_reload_empty_n;
output   wdw_val_1_2_reload_read;
input  [7:0] wdw_val_1_3_reload_dout;
input   wdw_val_1_3_reload_empty_n;
output   wdw_val_1_3_reload_read;
input  [7:0] wdw_val_1_4_reload_dout;
input   wdw_val_1_4_reload_empty_n;
output   wdw_val_1_4_reload_read;
input  [7:0] wdw_val_1_5_reload_dout;
input   wdw_val_1_5_reload_empty_n;
output   wdw_val_1_5_reload_read;
input  [7:0] wdw_val_1_6_reload_dout;
input   wdw_val_1_6_reload_empty_n;
output   wdw_val_1_6_reload_read;
input  [7:0] wdw_val_1_7_reload_dout;
input   wdw_val_1_7_reload_empty_n;
output   wdw_val_1_7_reload_read;
input  [7:0] wdw_val_1_8_reload_dout;
input   wdw_val_1_8_reload_empty_n;
output   wdw_val_1_8_reload_read;
input  [7:0] wdw_val_1_9_reload_dout;
input   wdw_val_1_9_reload_empty_n;
output   wdw_val_1_9_reload_read;
input  [7:0] wdw_val_2_0_reload_dout;
input   wdw_val_2_0_reload_empty_n;
output   wdw_val_2_0_reload_read;
input  [7:0] wdw_val_2_1_reload_dout;
input   wdw_val_2_1_reload_empty_n;
output   wdw_val_2_1_reload_read;
input  [7:0] wdw_val_2_2_reload_dout;
input   wdw_val_2_2_reload_empty_n;
output   wdw_val_2_2_reload_read;
input  [7:0] wdw_val_2_3_reload_dout;
input   wdw_val_2_3_reload_empty_n;
output   wdw_val_2_3_reload_read;
input  [7:0] wdw_val_2_4_reload_dout;
input   wdw_val_2_4_reload_empty_n;
output   wdw_val_2_4_reload_read;
input  [7:0] wdw_val_2_5_reload_dout;
input   wdw_val_2_5_reload_empty_n;
output   wdw_val_2_5_reload_read;
input  [7:0] wdw_val_2_6_reload_dout;
input   wdw_val_2_6_reload_empty_n;
output   wdw_val_2_6_reload_read;
input  [7:0] wdw_val_2_7_reload_dout;
input   wdw_val_2_7_reload_empty_n;
output   wdw_val_2_7_reload_read;
input  [7:0] wdw_val_2_8_reload_dout;
input   wdw_val_2_8_reload_empty_n;
output   wdw_val_2_8_reload_read;
input  [7:0] wdw_val_2_9_reload_dout;
input   wdw_val_2_9_reload_empty_n;
output   wdw_val_2_9_reload_read;
input  [7:0] wdw_val_3_0_reload_dout;
input   wdw_val_3_0_reload_empty_n;
output   wdw_val_3_0_reload_read;
input  [7:0] wdw_val_3_1_reload_dout;
input   wdw_val_3_1_reload_empty_n;
output   wdw_val_3_1_reload_read;
input  [7:0] wdw_val_3_2_reload_dout;
input   wdw_val_3_2_reload_empty_n;
output   wdw_val_3_2_reload_read;
input  [7:0] wdw_val_3_3_reload_dout;
input   wdw_val_3_3_reload_empty_n;
output   wdw_val_3_3_reload_read;
input  [7:0] wdw_val_3_4_reload_dout;
input   wdw_val_3_4_reload_empty_n;
output   wdw_val_3_4_reload_read;
input  [7:0] wdw_val_3_5_reload_dout;
input   wdw_val_3_5_reload_empty_n;
output   wdw_val_3_5_reload_read;
input  [7:0] wdw_val_3_6_reload_dout;
input   wdw_val_3_6_reload_empty_n;
output   wdw_val_3_6_reload_read;
input  [7:0] wdw_val_3_7_reload_dout;
input   wdw_val_3_7_reload_empty_n;
output   wdw_val_3_7_reload_read;
input  [7:0] wdw_val_3_8_reload_dout;
input   wdw_val_3_8_reload_empty_n;
output   wdw_val_3_8_reload_read;
input  [7:0] wdw_val_3_9_reload_dout;
input   wdw_val_3_9_reload_empty_n;
output   wdw_val_3_9_reload_read;
input  [7:0] wdw_val_4_0_reload_dout;
input   wdw_val_4_0_reload_empty_n;
output   wdw_val_4_0_reload_read;
input  [7:0] wdw_val_4_1_reload_dout;
input   wdw_val_4_1_reload_empty_n;
output   wdw_val_4_1_reload_read;
input  [7:0] wdw_val_4_2_reload_dout;
input   wdw_val_4_2_reload_empty_n;
output   wdw_val_4_2_reload_read;
input  [7:0] wdw_val_4_3_reload_dout;
input   wdw_val_4_3_reload_empty_n;
output   wdw_val_4_3_reload_read;
input  [7:0] wdw_val_4_4_reload_dout;
input   wdw_val_4_4_reload_empty_n;
output   wdw_val_4_4_reload_read;
input  [7:0] wdw_val_4_5_reload_dout;
input   wdw_val_4_5_reload_empty_n;
output   wdw_val_4_5_reload_read;
input  [7:0] wdw_val_4_6_reload_dout;
input   wdw_val_4_6_reload_empty_n;
output   wdw_val_4_6_reload_read;
input  [7:0] wdw_val_4_7_reload_dout;
input   wdw_val_4_7_reload_empty_n;
output   wdw_val_4_7_reload_read;
input  [7:0] wdw_val_4_8_reload_dout;
input   wdw_val_4_8_reload_empty_n;
output   wdw_val_4_8_reload_read;
input  [7:0] wdw_val_4_9_reload_dout;
input   wdw_val_4_9_reload_empty_n;
output   wdw_val_4_9_reload_read;
input  [7:0] wdw_val_5_0_reload_dout;
input   wdw_val_5_0_reload_empty_n;
output   wdw_val_5_0_reload_read;
input  [7:0] wdw_val_5_1_reload_dout;
input   wdw_val_5_1_reload_empty_n;
output   wdw_val_5_1_reload_read;
input  [7:0] wdw_val_5_2_reload_dout;
input   wdw_val_5_2_reload_empty_n;
output   wdw_val_5_2_reload_read;
input  [7:0] wdw_val_5_3_reload_dout;
input   wdw_val_5_3_reload_empty_n;
output   wdw_val_5_3_reload_read;
input  [7:0] wdw_val_5_4_reload_dout;
input   wdw_val_5_4_reload_empty_n;
output   wdw_val_5_4_reload_read;
input  [7:0] wdw_val_5_5_reload_dout;
input   wdw_val_5_5_reload_empty_n;
output   wdw_val_5_5_reload_read;
input  [7:0] wdw_val_5_6_reload_dout;
input   wdw_val_5_6_reload_empty_n;
output   wdw_val_5_6_reload_read;
input  [7:0] wdw_val_5_7_reload_dout;
input   wdw_val_5_7_reload_empty_n;
output   wdw_val_5_7_reload_read;
input  [7:0] wdw_val_5_8_reload_dout;
input   wdw_val_5_8_reload_empty_n;
output   wdw_val_5_8_reload_read;
input  [7:0] wdw_val_5_9_reload_dout;
input   wdw_val_5_9_reload_empty_n;
output   wdw_val_5_9_reload_read;
input  [7:0] wdw_val_6_0_reload_dout;
input   wdw_val_6_0_reload_empty_n;
output   wdw_val_6_0_reload_read;
input  [7:0] wdw_val_6_1_reload_dout;
input   wdw_val_6_1_reload_empty_n;
output   wdw_val_6_1_reload_read;
input  [7:0] wdw_val_6_2_reload_dout;
input   wdw_val_6_2_reload_empty_n;
output   wdw_val_6_2_reload_read;
input  [7:0] wdw_val_6_3_reload_dout;
input   wdw_val_6_3_reload_empty_n;
output   wdw_val_6_3_reload_read;
input  [7:0] wdw_val_6_4_reload_dout;
input   wdw_val_6_4_reload_empty_n;
output   wdw_val_6_4_reload_read;
input  [7:0] wdw_val_6_5_reload_dout;
input   wdw_val_6_5_reload_empty_n;
output   wdw_val_6_5_reload_read;
input  [7:0] wdw_val_6_6_reload_dout;
input   wdw_val_6_6_reload_empty_n;
output   wdw_val_6_6_reload_read;
input  [7:0] wdw_val_6_7_reload_dout;
input   wdw_val_6_7_reload_empty_n;
output   wdw_val_6_7_reload_read;
input  [7:0] wdw_val_6_8_reload_dout;
input   wdw_val_6_8_reload_empty_n;
output   wdw_val_6_8_reload_read;
input  [7:0] wdw_val_6_9_reload_dout;
input   wdw_val_6_9_reload_empty_n;
output   wdw_val_6_9_reload_read;
input  [7:0] wdw_val_7_0_reload_dout;
input   wdw_val_7_0_reload_empty_n;
output   wdw_val_7_0_reload_read;
input  [7:0] wdw_val_7_1_reload_dout;
input   wdw_val_7_1_reload_empty_n;
output   wdw_val_7_1_reload_read;
input  [7:0] wdw_val_7_2_reload_dout;
input   wdw_val_7_2_reload_empty_n;
output   wdw_val_7_2_reload_read;
input  [7:0] wdw_val_7_3_reload_dout;
input   wdw_val_7_3_reload_empty_n;
output   wdw_val_7_3_reload_read;
input  [7:0] wdw_val_7_4_reload_dout;
input   wdw_val_7_4_reload_empty_n;
output   wdw_val_7_4_reload_read;
input  [7:0] wdw_val_7_5_reload_dout;
input   wdw_val_7_5_reload_empty_n;
output   wdw_val_7_5_reload_read;
input  [7:0] wdw_val_7_6_reload_dout;
input   wdw_val_7_6_reload_empty_n;
output   wdw_val_7_6_reload_read;
input  [7:0] wdw_val_7_7_reload_dout;
input   wdw_val_7_7_reload_empty_n;
output   wdw_val_7_7_reload_read;
input  [7:0] wdw_val_7_8_reload_dout;
input   wdw_val_7_8_reload_empty_n;
output   wdw_val_7_8_reload_read;
input  [7:0] wdw_val_7_9_reload_dout;
input   wdw_val_7_9_reload_empty_n;
output   wdw_val_7_9_reload_read;
input  [7:0] wdw_val_8_0_reload_dout;
input   wdw_val_8_0_reload_empty_n;
output   wdw_val_8_0_reload_read;
input  [7:0] wdw_val_8_1_reload_dout;
input   wdw_val_8_1_reload_empty_n;
output   wdw_val_8_1_reload_read;
input  [7:0] wdw_val_8_2_reload_dout;
input   wdw_val_8_2_reload_empty_n;
output   wdw_val_8_2_reload_read;
input  [7:0] wdw_val_8_3_reload_dout;
input   wdw_val_8_3_reload_empty_n;
output   wdw_val_8_3_reload_read;
input  [7:0] wdw_val_8_4_reload_dout;
input   wdw_val_8_4_reload_empty_n;
output   wdw_val_8_4_reload_read;
input  [7:0] wdw_val_8_5_reload_dout;
input   wdw_val_8_5_reload_empty_n;
output   wdw_val_8_5_reload_read;
input  [7:0] wdw_val_8_6_reload_dout;
input   wdw_val_8_6_reload_empty_n;
output   wdw_val_8_6_reload_read;
input  [7:0] wdw_val_8_7_reload_dout;
input   wdw_val_8_7_reload_empty_n;
output   wdw_val_8_7_reload_read;
input  [7:0] wdw_val_8_8_reload_dout;
input   wdw_val_8_8_reload_empty_n;
output   wdw_val_8_8_reload_read;
input  [7:0] wdw_val_8_9_reload_dout;
input   wdw_val_8_9_reload_empty_n;
output   wdw_val_8_9_reload_read;
input  [7:0] wdw_val_9_0_reload_dout;
input   wdw_val_9_0_reload_empty_n;
output   wdw_val_9_0_reload_read;
input  [7:0] wdw_val_9_1_reload_dout;
input   wdw_val_9_1_reload_empty_n;
output   wdw_val_9_1_reload_read;
input  [7:0] wdw_val_9_2_reload_dout;
input   wdw_val_9_2_reload_empty_n;
output   wdw_val_9_2_reload_read;
input  [7:0] wdw_val_9_3_reload_dout;
input   wdw_val_9_3_reload_empty_n;
output   wdw_val_9_3_reload_read;
input  [7:0] wdw_val_9_4_reload_dout;
input   wdw_val_9_4_reload_empty_n;
output   wdw_val_9_4_reload_read;
input  [7:0] wdw_val_9_5_reload_dout;
input   wdw_val_9_5_reload_empty_n;
output   wdw_val_9_5_reload_read;
input  [7:0] wdw_val_9_6_reload_dout;
input   wdw_val_9_6_reload_empty_n;
output   wdw_val_9_6_reload_read;
input  [7:0] wdw_val_9_7_reload_dout;
input   wdw_val_9_7_reload_empty_n;
output   wdw_val_9_7_reload_read;
input  [7:0] wdw_val_9_9_reload_dout;
input   wdw_val_9_9_reload_empty_n;
output   wdw_val_9_9_reload_read;
input  [7:0] wdw_val_9_8_reload_dout;
input   wdw_val_9_8_reload_empty_n;
output   wdw_val_9_8_reload_read;
output  [7:0] wdw_val_0_0_reload_out_din;
input   wdw_val_0_0_reload_out_full_n;
output   wdw_val_0_0_reload_out_write;
output  [7:0] wdw_val_0_1_reload_out_din;
input   wdw_val_0_1_reload_out_full_n;
output   wdw_val_0_1_reload_out_write;
output  [7:0] wdw_val_0_2_reload_out_din;
input   wdw_val_0_2_reload_out_full_n;
output   wdw_val_0_2_reload_out_write;
output  [7:0] wdw_val_0_3_reload_out_din;
input   wdw_val_0_3_reload_out_full_n;
output   wdw_val_0_3_reload_out_write;
output  [7:0] wdw_val_0_4_reload_out_din;
input   wdw_val_0_4_reload_out_full_n;
output   wdw_val_0_4_reload_out_write;
output  [7:0] wdw_val_0_5_reload_out_din;
input   wdw_val_0_5_reload_out_full_n;
output   wdw_val_0_5_reload_out_write;
output  [7:0] wdw_val_0_6_reload_out_din;
input   wdw_val_0_6_reload_out_full_n;
output   wdw_val_0_6_reload_out_write;
output  [7:0] wdw_val_0_7_reload_out_din;
input   wdw_val_0_7_reload_out_full_n;
output   wdw_val_0_7_reload_out_write;
output  [7:0] wdw_val_0_8_reload_out_din;
input   wdw_val_0_8_reload_out_full_n;
output   wdw_val_0_8_reload_out_write;
output  [7:0] wdw_val_0_9_reload_out_din;
input   wdw_val_0_9_reload_out_full_n;
output   wdw_val_0_9_reload_out_write;
output  [7:0] wdw_val_1_0_reload_out_din;
input   wdw_val_1_0_reload_out_full_n;
output   wdw_val_1_0_reload_out_write;
output  [7:0] wdw_val_1_1_reload_out_din;
input   wdw_val_1_1_reload_out_full_n;
output   wdw_val_1_1_reload_out_write;
output  [7:0] wdw_val_1_2_reload_out_din;
input   wdw_val_1_2_reload_out_full_n;
output   wdw_val_1_2_reload_out_write;
output  [7:0] wdw_val_1_3_reload_out_din;
input   wdw_val_1_3_reload_out_full_n;
output   wdw_val_1_3_reload_out_write;
output  [7:0] wdw_val_1_4_reload_out_din;
input   wdw_val_1_4_reload_out_full_n;
output   wdw_val_1_4_reload_out_write;
output  [7:0] wdw_val_1_5_reload_out_din;
input   wdw_val_1_5_reload_out_full_n;
output   wdw_val_1_5_reload_out_write;
output  [7:0] wdw_val_1_6_reload_out_din;
input   wdw_val_1_6_reload_out_full_n;
output   wdw_val_1_6_reload_out_write;
output  [7:0] wdw_val_1_7_reload_out_din;
input   wdw_val_1_7_reload_out_full_n;
output   wdw_val_1_7_reload_out_write;
output  [7:0] wdw_val_1_8_reload_out_din;
input   wdw_val_1_8_reload_out_full_n;
output   wdw_val_1_8_reload_out_write;
output  [7:0] wdw_val_1_9_reload_out_din;
input   wdw_val_1_9_reload_out_full_n;
output   wdw_val_1_9_reload_out_write;
output  [7:0] wdw_val_2_0_reload_out_din;
input   wdw_val_2_0_reload_out_full_n;
output   wdw_val_2_0_reload_out_write;
output  [7:0] wdw_val_2_1_reload_out_din;
input   wdw_val_2_1_reload_out_full_n;
output   wdw_val_2_1_reload_out_write;
output  [7:0] wdw_val_2_2_reload_out_din;
input   wdw_val_2_2_reload_out_full_n;
output   wdw_val_2_2_reload_out_write;
output  [7:0] wdw_val_2_3_reload_out_din;
input   wdw_val_2_3_reload_out_full_n;
output   wdw_val_2_3_reload_out_write;
output  [7:0] wdw_val_2_4_reload_out_din;
input   wdw_val_2_4_reload_out_full_n;
output   wdw_val_2_4_reload_out_write;
output  [7:0] wdw_val_2_5_reload_out_din;
input   wdw_val_2_5_reload_out_full_n;
output   wdw_val_2_5_reload_out_write;
output  [7:0] wdw_val_2_6_reload_out_din;
input   wdw_val_2_6_reload_out_full_n;
output   wdw_val_2_6_reload_out_write;
output  [7:0] wdw_val_2_7_reload_out_din;
input   wdw_val_2_7_reload_out_full_n;
output   wdw_val_2_7_reload_out_write;
output  [7:0] wdw_val_2_8_reload_out_din;
input   wdw_val_2_8_reload_out_full_n;
output   wdw_val_2_8_reload_out_write;
output  [7:0] wdw_val_2_9_reload_out_din;
input   wdw_val_2_9_reload_out_full_n;
output   wdw_val_2_9_reload_out_write;
output  [7:0] wdw_val_3_0_reload_out_din;
input   wdw_val_3_0_reload_out_full_n;
output   wdw_val_3_0_reload_out_write;
output  [7:0] wdw_val_3_1_reload_out_din;
input   wdw_val_3_1_reload_out_full_n;
output   wdw_val_3_1_reload_out_write;
output  [7:0] wdw_val_3_2_reload_out_din;
input   wdw_val_3_2_reload_out_full_n;
output   wdw_val_3_2_reload_out_write;
output  [7:0] wdw_val_3_3_reload_out_din;
input   wdw_val_3_3_reload_out_full_n;
output   wdw_val_3_3_reload_out_write;
output  [7:0] wdw_val_3_4_reload_out_din;
input   wdw_val_3_4_reload_out_full_n;
output   wdw_val_3_4_reload_out_write;
output  [7:0] wdw_val_3_5_reload_out_din;
input   wdw_val_3_5_reload_out_full_n;
output   wdw_val_3_5_reload_out_write;
output  [7:0] wdw_val_3_6_reload_out_din;
input   wdw_val_3_6_reload_out_full_n;
output   wdw_val_3_6_reload_out_write;
output  [7:0] wdw_val_3_7_reload_out_din;
input   wdw_val_3_7_reload_out_full_n;
output   wdw_val_3_7_reload_out_write;
output  [7:0] wdw_val_3_8_reload_out_din;
input   wdw_val_3_8_reload_out_full_n;
output   wdw_val_3_8_reload_out_write;
output  [7:0] wdw_val_3_9_reload_out_din;
input   wdw_val_3_9_reload_out_full_n;
output   wdw_val_3_9_reload_out_write;
output  [7:0] wdw_val_4_0_reload_out_din;
input   wdw_val_4_0_reload_out_full_n;
output   wdw_val_4_0_reload_out_write;
output  [7:0] wdw_val_4_1_reload_out_din;
input   wdw_val_4_1_reload_out_full_n;
output   wdw_val_4_1_reload_out_write;
output  [7:0] wdw_val_4_2_reload_out_din;
input   wdw_val_4_2_reload_out_full_n;
output   wdw_val_4_2_reload_out_write;
output  [7:0] wdw_val_4_3_reload_out_din;
input   wdw_val_4_3_reload_out_full_n;
output   wdw_val_4_3_reload_out_write;
output  [7:0] wdw_val_4_4_reload_out_din;
input   wdw_val_4_4_reload_out_full_n;
output   wdw_val_4_4_reload_out_write;
output  [7:0] wdw_val_4_5_reload_out_din;
input   wdw_val_4_5_reload_out_full_n;
output   wdw_val_4_5_reload_out_write;
output  [7:0] wdw_val_4_6_reload_out_din;
input   wdw_val_4_6_reload_out_full_n;
output   wdw_val_4_6_reload_out_write;
output  [7:0] wdw_val_4_7_reload_out_din;
input   wdw_val_4_7_reload_out_full_n;
output   wdw_val_4_7_reload_out_write;
output  [7:0] wdw_val_4_8_reload_out_din;
input   wdw_val_4_8_reload_out_full_n;
output   wdw_val_4_8_reload_out_write;
output  [7:0] wdw_val_4_9_reload_out_din;
input   wdw_val_4_9_reload_out_full_n;
output   wdw_val_4_9_reload_out_write;
output  [7:0] wdw_val_5_0_reload_out_din;
input   wdw_val_5_0_reload_out_full_n;
output   wdw_val_5_0_reload_out_write;
output  [7:0] wdw_val_5_1_reload_out_din;
input   wdw_val_5_1_reload_out_full_n;
output   wdw_val_5_1_reload_out_write;
output  [7:0] wdw_val_5_2_reload_out_din;
input   wdw_val_5_2_reload_out_full_n;
output   wdw_val_5_2_reload_out_write;
output  [7:0] wdw_val_5_3_reload_out_din;
input   wdw_val_5_3_reload_out_full_n;
output   wdw_val_5_3_reload_out_write;
output  [7:0] wdw_val_5_4_reload_out_din;
input   wdw_val_5_4_reload_out_full_n;
output   wdw_val_5_4_reload_out_write;
output  [7:0] wdw_val_5_5_reload_out_din;
input   wdw_val_5_5_reload_out_full_n;
output   wdw_val_5_5_reload_out_write;
output  [7:0] wdw_val_5_6_reload_out_din;
input   wdw_val_5_6_reload_out_full_n;
output   wdw_val_5_6_reload_out_write;
output  [7:0] wdw_val_5_7_reload_out_din;
input   wdw_val_5_7_reload_out_full_n;
output   wdw_val_5_7_reload_out_write;
output  [7:0] wdw_val_5_8_reload_out_din;
input   wdw_val_5_8_reload_out_full_n;
output   wdw_val_5_8_reload_out_write;
output  [7:0] wdw_val_5_9_reload_out_din;
input   wdw_val_5_9_reload_out_full_n;
output   wdw_val_5_9_reload_out_write;
output  [7:0] wdw_val_6_0_reload_out_din;
input   wdw_val_6_0_reload_out_full_n;
output   wdw_val_6_0_reload_out_write;
output  [7:0] wdw_val_6_1_reload_out_din;
input   wdw_val_6_1_reload_out_full_n;
output   wdw_val_6_1_reload_out_write;
output  [7:0] wdw_val_6_2_reload_out_din;
input   wdw_val_6_2_reload_out_full_n;
output   wdw_val_6_2_reload_out_write;
output  [7:0] wdw_val_6_3_reload_out_din;
input   wdw_val_6_3_reload_out_full_n;
output   wdw_val_6_3_reload_out_write;
output  [7:0] wdw_val_6_4_reload_out_din;
input   wdw_val_6_4_reload_out_full_n;
output   wdw_val_6_4_reload_out_write;
output  [7:0] wdw_val_6_5_reload_out_din;
input   wdw_val_6_5_reload_out_full_n;
output   wdw_val_6_5_reload_out_write;
output  [7:0] wdw_val_6_6_reload_out_din;
input   wdw_val_6_6_reload_out_full_n;
output   wdw_val_6_6_reload_out_write;
output  [7:0] wdw_val_6_7_reload_out_din;
input   wdw_val_6_7_reload_out_full_n;
output   wdw_val_6_7_reload_out_write;
output  [7:0] wdw_val_6_8_reload_out_din;
input   wdw_val_6_8_reload_out_full_n;
output   wdw_val_6_8_reload_out_write;
output  [7:0] wdw_val_6_9_reload_out_din;
input   wdw_val_6_9_reload_out_full_n;
output   wdw_val_6_9_reload_out_write;
output  [7:0] wdw_val_7_0_reload_out_din;
input   wdw_val_7_0_reload_out_full_n;
output   wdw_val_7_0_reload_out_write;
output  [7:0] wdw_val_7_1_reload_out_din;
input   wdw_val_7_1_reload_out_full_n;
output   wdw_val_7_1_reload_out_write;
output  [7:0] wdw_val_7_2_reload_out_din;
input   wdw_val_7_2_reload_out_full_n;
output   wdw_val_7_2_reload_out_write;
output  [7:0] wdw_val_7_3_reload_out_din;
input   wdw_val_7_3_reload_out_full_n;
output   wdw_val_7_3_reload_out_write;
output  [7:0] wdw_val_7_4_reload_out_din;
input   wdw_val_7_4_reload_out_full_n;
output   wdw_val_7_4_reload_out_write;
output  [7:0] wdw_val_7_5_reload_out_din;
input   wdw_val_7_5_reload_out_full_n;
output   wdw_val_7_5_reload_out_write;
output  [7:0] wdw_val_7_6_reload_out_din;
input   wdw_val_7_6_reload_out_full_n;
output   wdw_val_7_6_reload_out_write;
output  [7:0] wdw_val_7_7_reload_out_din;
input   wdw_val_7_7_reload_out_full_n;
output   wdw_val_7_7_reload_out_write;
output  [7:0] wdw_val_7_8_reload_out_din;
input   wdw_val_7_8_reload_out_full_n;
output   wdw_val_7_8_reload_out_write;
output  [7:0] wdw_val_7_9_reload_out_din;
input   wdw_val_7_9_reload_out_full_n;
output   wdw_val_7_9_reload_out_write;
output  [7:0] wdw_val_8_0_reload_out_din;
input   wdw_val_8_0_reload_out_full_n;
output   wdw_val_8_0_reload_out_write;
output  [7:0] wdw_val_8_1_reload_out_din;
input   wdw_val_8_1_reload_out_full_n;
output   wdw_val_8_1_reload_out_write;
output  [7:0] wdw_val_8_2_reload_out_din;
input   wdw_val_8_2_reload_out_full_n;
output   wdw_val_8_2_reload_out_write;
output  [7:0] wdw_val_8_3_reload_out_din;
input   wdw_val_8_3_reload_out_full_n;
output   wdw_val_8_3_reload_out_write;
output  [7:0] wdw_val_8_4_reload_out_din;
input   wdw_val_8_4_reload_out_full_n;
output   wdw_val_8_4_reload_out_write;
output  [7:0] wdw_val_8_5_reload_out_din;
input   wdw_val_8_5_reload_out_full_n;
output   wdw_val_8_5_reload_out_write;
output  [7:0] wdw_val_8_6_reload_out_din;
input   wdw_val_8_6_reload_out_full_n;
output   wdw_val_8_6_reload_out_write;
output  [7:0] wdw_val_8_7_reload_out_din;
input   wdw_val_8_7_reload_out_full_n;
output   wdw_val_8_7_reload_out_write;
output  [7:0] wdw_val_8_8_reload_out_din;
input   wdw_val_8_8_reload_out_full_n;
output   wdw_val_8_8_reload_out_write;
output  [7:0] wdw_val_8_9_reload_out_din;
input   wdw_val_8_9_reload_out_full_n;
output   wdw_val_8_9_reload_out_write;
output  [7:0] wdw_val_9_0_reload_out_din;
input   wdw_val_9_0_reload_out_full_n;
output   wdw_val_9_0_reload_out_write;
output  [7:0] wdw_val_9_1_reload_out_din;
input   wdw_val_9_1_reload_out_full_n;
output   wdw_val_9_1_reload_out_write;
output  [7:0] wdw_val_9_2_reload_out_din;
input   wdw_val_9_2_reload_out_full_n;
output   wdw_val_9_2_reload_out_write;
output  [7:0] wdw_val_9_3_reload_out_din;
input   wdw_val_9_3_reload_out_full_n;
output   wdw_val_9_3_reload_out_write;
output  [7:0] wdw_val_9_4_reload_out_din;
input   wdw_val_9_4_reload_out_full_n;
output   wdw_val_9_4_reload_out_write;
output  [7:0] wdw_val_9_5_reload_out_din;
input   wdw_val_9_5_reload_out_full_n;
output   wdw_val_9_5_reload_out_write;
output  [7:0] wdw_val_9_6_reload_out_din;
input   wdw_val_9_6_reload_out_full_n;
output   wdw_val_9_6_reload_out_write;
output  [7:0] wdw_val_9_7_reload_out_din;
input   wdw_val_9_7_reload_out_full_n;
output   wdw_val_9_7_reload_out_write;
output  [7:0] wdw_val_9_9_reload_out_din;
input   wdw_val_9_9_reload_out_full_n;
output   wdw_val_9_9_reload_out_write;
output  [7:0] wdw_val_9_8_reload_out_din;
input   wdw_val_9_8_reload_out_full_n;
output   wdw_val_9_8_reload_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_0_data_stream_0_V_read;
reg img_1_data_stream_0_V_write;
reg wdw_val_0_0_reload_read;
reg wdw_val_0_1_reload_read;
reg wdw_val_0_2_reload_read;
reg wdw_val_0_3_reload_read;
reg wdw_val_0_4_reload_read;
reg wdw_val_0_5_reload_read;
reg wdw_val_0_6_reload_read;
reg wdw_val_0_7_reload_read;
reg wdw_val_0_8_reload_read;
reg wdw_val_0_9_reload_read;
reg wdw_val_1_0_reload_read;
reg wdw_val_1_1_reload_read;
reg wdw_val_1_2_reload_read;
reg wdw_val_1_3_reload_read;
reg wdw_val_1_4_reload_read;
reg wdw_val_1_5_reload_read;
reg wdw_val_1_6_reload_read;
reg wdw_val_1_7_reload_read;
reg wdw_val_1_8_reload_read;
reg wdw_val_1_9_reload_read;
reg wdw_val_2_0_reload_read;
reg wdw_val_2_1_reload_read;
reg wdw_val_2_2_reload_read;
reg wdw_val_2_3_reload_read;
reg wdw_val_2_4_reload_read;
reg wdw_val_2_5_reload_read;
reg wdw_val_2_6_reload_read;
reg wdw_val_2_7_reload_read;
reg wdw_val_2_8_reload_read;
reg wdw_val_2_9_reload_read;
reg wdw_val_3_0_reload_read;
reg wdw_val_3_1_reload_read;
reg wdw_val_3_2_reload_read;
reg wdw_val_3_3_reload_read;
reg wdw_val_3_4_reload_read;
reg wdw_val_3_5_reload_read;
reg wdw_val_3_6_reload_read;
reg wdw_val_3_7_reload_read;
reg wdw_val_3_8_reload_read;
reg wdw_val_3_9_reload_read;
reg wdw_val_4_0_reload_read;
reg wdw_val_4_1_reload_read;
reg wdw_val_4_2_reload_read;
reg wdw_val_4_3_reload_read;
reg wdw_val_4_4_reload_read;
reg wdw_val_4_5_reload_read;
reg wdw_val_4_6_reload_read;
reg wdw_val_4_7_reload_read;
reg wdw_val_4_8_reload_read;
reg wdw_val_4_9_reload_read;
reg wdw_val_5_0_reload_read;
reg wdw_val_5_1_reload_read;
reg wdw_val_5_2_reload_read;
reg wdw_val_5_3_reload_read;
reg wdw_val_5_4_reload_read;
reg wdw_val_5_5_reload_read;
reg wdw_val_5_6_reload_read;
reg wdw_val_5_7_reload_read;
reg wdw_val_5_8_reload_read;
reg wdw_val_5_9_reload_read;
reg wdw_val_6_0_reload_read;
reg wdw_val_6_1_reload_read;
reg wdw_val_6_2_reload_read;
reg wdw_val_6_3_reload_read;
reg wdw_val_6_4_reload_read;
reg wdw_val_6_5_reload_read;
reg wdw_val_6_6_reload_read;
reg wdw_val_6_7_reload_read;
reg wdw_val_6_8_reload_read;
reg wdw_val_6_9_reload_read;
reg wdw_val_7_0_reload_read;
reg wdw_val_7_1_reload_read;
reg wdw_val_7_2_reload_read;
reg wdw_val_7_3_reload_read;
reg wdw_val_7_4_reload_read;
reg wdw_val_7_5_reload_read;
reg wdw_val_7_6_reload_read;
reg wdw_val_7_7_reload_read;
reg wdw_val_7_8_reload_read;
reg wdw_val_7_9_reload_read;
reg wdw_val_8_0_reload_read;
reg wdw_val_8_1_reload_read;
reg wdw_val_8_2_reload_read;
reg wdw_val_8_3_reload_read;
reg wdw_val_8_4_reload_read;
reg wdw_val_8_5_reload_read;
reg wdw_val_8_6_reload_read;
reg wdw_val_8_7_reload_read;
reg wdw_val_8_8_reload_read;
reg wdw_val_8_9_reload_read;
reg wdw_val_9_0_reload_read;
reg wdw_val_9_1_reload_read;
reg wdw_val_9_2_reload_read;
reg wdw_val_9_3_reload_read;
reg wdw_val_9_4_reload_read;
reg wdw_val_9_5_reload_read;
reg wdw_val_9_6_reload_read;
reg wdw_val_9_7_reload_read;
reg wdw_val_9_9_reload_read;
reg wdw_val_9_8_reload_read;
reg wdw_val_0_0_reload_out_write;
reg wdw_val_0_1_reload_out_write;
reg wdw_val_0_2_reload_out_write;
reg wdw_val_0_3_reload_out_write;
reg wdw_val_0_4_reload_out_write;
reg wdw_val_0_5_reload_out_write;
reg wdw_val_0_6_reload_out_write;
reg wdw_val_0_7_reload_out_write;
reg wdw_val_0_8_reload_out_write;
reg wdw_val_0_9_reload_out_write;
reg wdw_val_1_0_reload_out_write;
reg wdw_val_1_1_reload_out_write;
reg wdw_val_1_2_reload_out_write;
reg wdw_val_1_3_reload_out_write;
reg wdw_val_1_4_reload_out_write;
reg wdw_val_1_5_reload_out_write;
reg wdw_val_1_6_reload_out_write;
reg wdw_val_1_7_reload_out_write;
reg wdw_val_1_8_reload_out_write;
reg wdw_val_1_9_reload_out_write;
reg wdw_val_2_0_reload_out_write;
reg wdw_val_2_1_reload_out_write;
reg wdw_val_2_2_reload_out_write;
reg wdw_val_2_3_reload_out_write;
reg wdw_val_2_4_reload_out_write;
reg wdw_val_2_5_reload_out_write;
reg wdw_val_2_6_reload_out_write;
reg wdw_val_2_7_reload_out_write;
reg wdw_val_2_8_reload_out_write;
reg wdw_val_2_9_reload_out_write;
reg wdw_val_3_0_reload_out_write;
reg wdw_val_3_1_reload_out_write;
reg wdw_val_3_2_reload_out_write;
reg wdw_val_3_3_reload_out_write;
reg wdw_val_3_4_reload_out_write;
reg wdw_val_3_5_reload_out_write;
reg wdw_val_3_6_reload_out_write;
reg wdw_val_3_7_reload_out_write;
reg wdw_val_3_8_reload_out_write;
reg wdw_val_3_9_reload_out_write;
reg wdw_val_4_0_reload_out_write;
reg wdw_val_4_1_reload_out_write;
reg wdw_val_4_2_reload_out_write;
reg wdw_val_4_3_reload_out_write;
reg wdw_val_4_4_reload_out_write;
reg wdw_val_4_5_reload_out_write;
reg wdw_val_4_6_reload_out_write;
reg wdw_val_4_7_reload_out_write;
reg wdw_val_4_8_reload_out_write;
reg wdw_val_4_9_reload_out_write;
reg wdw_val_5_0_reload_out_write;
reg wdw_val_5_1_reload_out_write;
reg wdw_val_5_2_reload_out_write;
reg wdw_val_5_3_reload_out_write;
reg wdw_val_5_4_reload_out_write;
reg wdw_val_5_5_reload_out_write;
reg wdw_val_5_6_reload_out_write;
reg wdw_val_5_7_reload_out_write;
reg wdw_val_5_8_reload_out_write;
reg wdw_val_5_9_reload_out_write;
reg wdw_val_6_0_reload_out_write;
reg wdw_val_6_1_reload_out_write;
reg wdw_val_6_2_reload_out_write;
reg wdw_val_6_3_reload_out_write;
reg wdw_val_6_4_reload_out_write;
reg wdw_val_6_5_reload_out_write;
reg wdw_val_6_6_reload_out_write;
reg wdw_val_6_7_reload_out_write;
reg wdw_val_6_8_reload_out_write;
reg wdw_val_6_9_reload_out_write;
reg wdw_val_7_0_reload_out_write;
reg wdw_val_7_1_reload_out_write;
reg wdw_val_7_2_reload_out_write;
reg wdw_val_7_3_reload_out_write;
reg wdw_val_7_4_reload_out_write;
reg wdw_val_7_5_reload_out_write;
reg wdw_val_7_6_reload_out_write;
reg wdw_val_7_7_reload_out_write;
reg wdw_val_7_8_reload_out_write;
reg wdw_val_7_9_reload_out_write;
reg wdw_val_8_0_reload_out_write;
reg wdw_val_8_1_reload_out_write;
reg wdw_val_8_2_reload_out_write;
reg wdw_val_8_3_reload_out_write;
reg wdw_val_8_4_reload_out_write;
reg wdw_val_8_5_reload_out_write;
reg wdw_val_8_6_reload_out_write;
reg wdw_val_8_7_reload_out_write;
reg wdw_val_8_8_reload_out_write;
reg wdw_val_8_9_reload_out_write;
reg wdw_val_9_0_reload_out_write;
reg wdw_val_9_1_reload_out_write;
reg wdw_val_9_2_reload_out_write;
reg wdw_val_9_3_reload_out_write;
reg wdw_val_9_4_reload_out_write;
reg wdw_val_9_5_reload_out_write;
reg wdw_val_9_6_reload_out_write;
reg wdw_val_9_7_reload_out_write;
reg wdw_val_9_9_reload_out_write;
reg wdw_val_9_8_reload_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [10:0] p_027_0_i_i_i1_i_reg_2547;
reg    ap_sig_bdd_1247;
wire   [11:0] tmp_28_cast_fu_2558_p1;
wire   [11:0] tmp_30_cast_fu_2562_p1;
wire   [10:0] tmp_13_i_fu_2566_p2;
wire   [3:0] tmp_fu_2572_p1;
wire   [3:0] tmp_54_fu_2586_p1;
wire   [11:0] y_i_cast_fu_2602_p1;
wire   [0:0] tmp_241_0_i_fu_2606_p2;
reg   [0:0] tmp_241_0_i_reg_7861;
wire   [0:0] tmp_241_0_1_i_fu_2612_p2;
reg   [0:0] tmp_241_0_1_i_reg_7866;
wire   [0:0] tmp_241_0_2_i_fu_2618_p2;
reg   [0:0] tmp_241_0_2_i_reg_7871;
wire   [0:0] tmp_241_0_3_i_fu_2624_p2;
reg   [0:0] tmp_241_0_3_i_reg_7876;
wire   [0:0] tmp_241_0_4_i_fu_2630_p2;
reg   [0:0] tmp_241_0_4_i_reg_7881;
wire   [0:0] tmp_241_0_5_i_fu_2636_p2;
reg   [0:0] tmp_241_0_5_i_reg_7886;
wire   [0:0] tmp_241_0_6_i_fu_2642_p2;
reg   [0:0] tmp_241_0_6_i_reg_7891;
wire   [0:0] tmp_241_0_7_i_fu_2648_p2;
reg   [0:0] tmp_241_0_7_i_reg_7896;
wire   [0:0] tmp_241_0_8_i_fu_2654_p2;
reg   [0:0] tmp_241_0_8_i_reg_7901;
wire   [0:0] tmp_241_0_9_i_fu_2660_p2;
reg   [0:0] tmp_241_0_9_i_reg_7906;
wire   [0:0] tmp_241_1_i_fu_2666_p2;
reg   [0:0] tmp_241_1_i_reg_7911;
wire   [0:0] tmp_241_1_1_i_fu_2672_p2;
reg   [0:0] tmp_241_1_1_i_reg_7916;
wire   [0:0] tmp_241_1_2_i_fu_2678_p2;
reg   [0:0] tmp_241_1_2_i_reg_7921;
wire   [0:0] tmp_241_1_3_i_fu_2684_p2;
reg   [0:0] tmp_241_1_3_i_reg_7926;
wire   [0:0] tmp_241_1_4_i_fu_2690_p2;
reg   [0:0] tmp_241_1_4_i_reg_7931;
wire   [0:0] tmp_241_1_5_i_fu_2696_p2;
reg   [0:0] tmp_241_1_5_i_reg_7936;
wire   [0:0] tmp_241_1_6_i_fu_2702_p2;
reg   [0:0] tmp_241_1_6_i_reg_7941;
wire   [0:0] tmp_241_1_7_i_fu_2708_p2;
reg   [0:0] tmp_241_1_7_i_reg_7946;
wire   [0:0] tmp_241_1_8_i_fu_2714_p2;
reg   [0:0] tmp_241_1_8_i_reg_7951;
wire   [0:0] tmp_241_1_9_i_fu_2720_p2;
reg   [0:0] tmp_241_1_9_i_reg_7956;
wire   [0:0] tmp_241_2_i_fu_2726_p2;
reg   [0:0] tmp_241_2_i_reg_7961;
wire   [0:0] tmp_241_2_1_i_fu_2732_p2;
reg   [0:0] tmp_241_2_1_i_reg_7966;
wire   [0:0] tmp_241_2_2_i_fu_2738_p2;
reg   [0:0] tmp_241_2_2_i_reg_7971;
wire   [0:0] tmp_241_2_3_i_fu_2744_p2;
reg   [0:0] tmp_241_2_3_i_reg_7976;
wire   [0:0] tmp_241_2_4_i_fu_2750_p2;
reg   [0:0] tmp_241_2_4_i_reg_7981;
wire   [0:0] tmp_241_2_5_i_fu_2756_p2;
reg   [0:0] tmp_241_2_5_i_reg_7986;
wire   [0:0] tmp_241_2_6_i_fu_2762_p2;
reg   [0:0] tmp_241_2_6_i_reg_7991;
wire   [0:0] tmp_241_2_7_i_fu_2768_p2;
reg   [0:0] tmp_241_2_7_i_reg_7996;
wire   [0:0] tmp_241_2_8_i_fu_2774_p2;
reg   [0:0] tmp_241_2_8_i_reg_8001;
wire   [0:0] tmp_241_2_9_i_fu_2780_p2;
reg   [0:0] tmp_241_2_9_i_reg_8006;
wire   [0:0] tmp_241_3_i_fu_2786_p2;
reg   [0:0] tmp_241_3_i_reg_8011;
wire   [0:0] tmp_241_3_1_i_fu_2792_p2;
reg   [0:0] tmp_241_3_1_i_reg_8016;
wire   [0:0] tmp_241_3_2_i_fu_2798_p2;
reg   [0:0] tmp_241_3_2_i_reg_8021;
wire   [0:0] tmp_241_3_3_i_fu_2804_p2;
reg   [0:0] tmp_241_3_3_i_reg_8026;
wire   [0:0] tmp_241_3_4_i_fu_2810_p2;
reg   [0:0] tmp_241_3_4_i_reg_8031;
wire   [0:0] tmp_241_3_5_i_fu_2816_p2;
reg   [0:0] tmp_241_3_5_i_reg_8036;
wire   [0:0] tmp_241_3_6_i_fu_2822_p2;
reg   [0:0] tmp_241_3_6_i_reg_8041;
wire   [0:0] tmp_241_3_7_i_fu_2828_p2;
reg   [0:0] tmp_241_3_7_i_reg_8046;
wire   [0:0] tmp_241_3_8_i_fu_2834_p2;
reg   [0:0] tmp_241_3_8_i_reg_8051;
wire   [0:0] tmp_241_3_9_i_fu_2840_p2;
reg   [0:0] tmp_241_3_9_i_reg_8056;
wire   [0:0] tmp_241_4_i_fu_2846_p2;
reg   [0:0] tmp_241_4_i_reg_8061;
wire   [0:0] tmp_241_4_1_i_fu_2852_p2;
reg   [0:0] tmp_241_4_1_i_reg_8066;
wire   [0:0] tmp_241_4_2_i_fu_2858_p2;
reg   [0:0] tmp_241_4_2_i_reg_8071;
wire   [0:0] tmp_241_4_3_i_fu_2864_p2;
reg   [0:0] tmp_241_4_3_i_reg_8076;
wire   [0:0] tmp_241_4_4_i_fu_2870_p2;
reg   [0:0] tmp_241_4_4_i_reg_8081;
wire   [0:0] tmp_241_4_5_i_fu_2876_p2;
reg   [0:0] tmp_241_4_5_i_reg_8086;
wire   [0:0] tmp_241_4_6_i_fu_2882_p2;
reg   [0:0] tmp_241_4_6_i_reg_8091;
wire   [0:0] tmp_241_4_7_i_fu_2888_p2;
reg   [0:0] tmp_241_4_7_i_reg_8096;
wire   [0:0] tmp_241_4_8_i_fu_2894_p2;
reg   [0:0] tmp_241_4_8_i_reg_8101;
wire   [0:0] tmp_241_4_9_i_fu_2900_p2;
reg   [0:0] tmp_241_4_9_i_reg_8106;
wire   [0:0] tmp_241_5_i_fu_2906_p2;
reg   [0:0] tmp_241_5_i_reg_8111;
wire   [0:0] tmp_241_5_1_i_fu_2912_p2;
reg   [0:0] tmp_241_5_1_i_reg_8116;
wire   [0:0] tmp_241_5_2_i_fu_2918_p2;
reg   [0:0] tmp_241_5_2_i_reg_8121;
wire   [0:0] tmp_241_5_3_i_fu_2924_p2;
reg   [0:0] tmp_241_5_3_i_reg_8126;
wire   [0:0] tmp_241_5_4_i_fu_2930_p2;
reg   [0:0] tmp_241_5_4_i_reg_8131;
wire   [0:0] tmp_241_5_5_i_fu_2936_p2;
reg   [0:0] tmp_241_5_5_i_reg_8136;
wire   [0:0] tmp_241_5_6_i_fu_2942_p2;
reg   [0:0] tmp_241_5_6_i_reg_8141;
wire   [0:0] tmp_241_5_7_i_fu_2948_p2;
reg   [0:0] tmp_241_5_7_i_reg_8146;
wire   [0:0] tmp_241_5_8_i_fu_2954_p2;
reg   [0:0] tmp_241_5_8_i_reg_8151;
wire   [0:0] tmp_241_5_9_i_fu_2960_p2;
reg   [0:0] tmp_241_5_9_i_reg_8156;
wire   [0:0] tmp_241_6_i_fu_2966_p2;
reg   [0:0] tmp_241_6_i_reg_8161;
wire   [0:0] tmp_241_6_1_i_fu_2972_p2;
reg   [0:0] tmp_241_6_1_i_reg_8166;
wire   [0:0] tmp_241_6_2_i_fu_2978_p2;
reg   [0:0] tmp_241_6_2_i_reg_8171;
wire   [0:0] tmp_241_6_3_i_fu_2984_p2;
reg   [0:0] tmp_241_6_3_i_reg_8176;
wire   [0:0] tmp_241_6_4_i_fu_2990_p2;
reg   [0:0] tmp_241_6_4_i_reg_8181;
wire   [0:0] tmp_241_6_5_i_fu_2996_p2;
reg   [0:0] tmp_241_6_5_i_reg_8186;
wire   [0:0] tmp_241_6_6_i_fu_3002_p2;
reg   [0:0] tmp_241_6_6_i_reg_8191;
wire   [0:0] tmp_241_6_7_i_fu_3008_p2;
reg   [0:0] tmp_241_6_7_i_reg_8196;
wire   [0:0] tmp_241_6_8_i_fu_3014_p2;
reg   [0:0] tmp_241_6_8_i_reg_8201;
wire   [0:0] tmp_241_6_9_i_fu_3020_p2;
reg   [0:0] tmp_241_6_9_i_reg_8206;
wire   [0:0] tmp_241_7_i_fu_3026_p2;
reg   [0:0] tmp_241_7_i_reg_8211;
wire   [0:0] tmp_241_7_1_i_fu_3032_p2;
reg   [0:0] tmp_241_7_1_i_reg_8216;
wire   [0:0] tmp_241_7_2_i_fu_3038_p2;
reg   [0:0] tmp_241_7_2_i_reg_8221;
wire   [0:0] tmp_241_7_3_i_fu_3044_p2;
reg   [0:0] tmp_241_7_3_i_reg_8226;
wire   [0:0] tmp_241_7_4_i_fu_3050_p2;
reg   [0:0] tmp_241_7_4_i_reg_8231;
wire   [0:0] tmp_241_7_5_i_fu_3056_p2;
reg   [0:0] tmp_241_7_5_i_reg_8236;
wire   [0:0] tmp_241_7_6_i_fu_3062_p2;
reg   [0:0] tmp_241_7_6_i_reg_8241;
wire   [0:0] tmp_241_7_7_i_fu_3068_p2;
reg   [0:0] tmp_241_7_7_i_reg_8246;
wire   [0:0] tmp_241_7_8_i_fu_3074_p2;
reg   [0:0] tmp_241_7_8_i_reg_8251;
wire   [0:0] tmp_241_7_9_i_fu_3080_p2;
reg   [0:0] tmp_241_7_9_i_reg_8256;
wire   [0:0] tmp_241_8_i_fu_3086_p2;
reg   [0:0] tmp_241_8_i_reg_8261;
wire   [0:0] tmp_241_8_1_i_fu_3092_p2;
reg   [0:0] tmp_241_8_1_i_reg_8266;
wire   [0:0] tmp_241_8_2_i_fu_3098_p2;
reg   [0:0] tmp_241_8_2_i_reg_8271;
wire   [0:0] tmp_241_8_3_i_fu_3104_p2;
reg   [0:0] tmp_241_8_3_i_reg_8276;
wire   [0:0] tmp_241_8_4_i_fu_3110_p2;
reg   [0:0] tmp_241_8_4_i_reg_8281;
wire   [0:0] tmp_241_8_5_i_fu_3116_p2;
reg   [0:0] tmp_241_8_5_i_reg_8286;
wire   [0:0] tmp_241_8_6_i_fu_3122_p2;
reg   [0:0] tmp_241_8_6_i_reg_8291;
wire   [0:0] tmp_241_8_7_i_fu_3128_p2;
reg   [0:0] tmp_241_8_7_i_reg_8296;
wire   [0:0] tmp_241_8_8_i_fu_3134_p2;
reg   [0:0] tmp_241_8_8_i_reg_8301;
wire   [0:0] tmp_241_8_9_i_fu_3140_p2;
reg   [0:0] tmp_241_8_9_i_reg_8306;
wire   [0:0] tmp_241_9_i_fu_3146_p2;
reg   [0:0] tmp_241_9_i_reg_8311;
wire   [0:0] tmp_241_9_1_i_fu_3152_p2;
reg   [0:0] tmp_241_9_1_i_reg_8316;
wire   [0:0] tmp_241_9_2_i_fu_3158_p2;
reg   [0:0] tmp_241_9_2_i_reg_8321;
wire   [0:0] tmp_241_9_3_i_fu_3164_p2;
reg   [0:0] tmp_241_9_3_i_reg_8326;
wire   [0:0] tmp_241_9_4_i_fu_3170_p2;
reg   [0:0] tmp_241_9_4_i_reg_8331;
wire   [0:0] tmp_241_9_5_i_fu_3176_p2;
reg   [0:0] tmp_241_9_5_i_reg_8336;
wire   [0:0] tmp_241_9_6_i_fu_3182_p2;
reg   [0:0] tmp_241_9_6_i_reg_8341;
wire   [0:0] tmp_241_9_7_i_fu_3188_p2;
reg   [0:0] tmp_241_9_7_i_reg_8346;
wire   [0:0] tmp_241_9_8_i_fu_3194_p2;
reg   [0:0] tmp_241_9_8_i_reg_8351;
wire   [0:0] tmp_241_9_9_i_fu_3200_p2;
reg   [0:0] tmp_241_9_9_i_reg_8356;
wire   [10:0] tmp_46_fu_3206_p2;
wire   [10:0] tmp_48_fu_3212_p2;
wire   [0:0] exitcond1_fu_3222_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1473;
wire   [10:0] i_V_fu_3227_p2;
reg   [10:0] i_V_reg_8375;
wire   [0:0] tmp_17_i_fu_3233_p2;
reg   [0:0] tmp_17_i_reg_8380;
wire   [0:0] tmp_61_not_i_fu_3238_p2;
reg   [0:0] tmp_61_not_i_reg_8384;
wire   [0:0] tmp_99_i_fu_3244_p2;
reg   [0:0] tmp_99_i_reg_8389;
wire   [0:0] tmp_1251_i_fu_3250_p2;
reg   [0:0] tmp_1251_i_reg_8394;
wire   [0:0] tmp_125_5_i_fu_3256_p2;
reg   [0:0] tmp_125_5_i_reg_8398;
wire   [0:0] tmp_125_6_i_fu_3261_p2;
reg   [0:0] tmp_125_6_i_reg_8402;
wire   [0:0] tmp_125_7_i_fu_3267_p2;
reg   [0:0] tmp_125_7_i_reg_8406;
wire   [0:0] tmp_125_8_i_fu_3273_p2;
reg   [0:0] tmp_125_8_i_reg_8410;
wire   [0:0] tmp_125_9_i_fu_3279_p2;
reg   [0:0] tmp_125_9_i_reg_8414;
wire   [0:0] tmp_1951_i_fu_3285_p2;
reg   [0:0] tmp_1951_i_reg_8418;
wire   [3:0] row_assign_9_i_fu_3312_p2;
reg   [3:0] row_assign_9_i_reg_8432;
wire   [3:0] row_assign_9_1_t_i_fu_3339_p2;
reg   [3:0] row_assign_9_1_t_i_reg_8437;
wire   [3:0] row_assign_9_2_t_i_fu_3366_p2;
reg   [3:0] row_assign_9_2_t_i_reg_8442;
wire   [3:0] row_assign_9_3_t_i_fu_3393_p2;
reg   [3:0] row_assign_9_3_t_i_reg_8447;
wire   [3:0] row_assign_9_4_t_i_fu_3420_p2;
reg   [3:0] row_assign_9_4_t_i_reg_8452;
wire   [3:0] row_assign_9_5_t_i_fu_3447_p2;
reg   [3:0] row_assign_9_5_t_i_reg_8457;
wire   [3:0] row_assign_9_6_t_i_fu_3474_p2;
reg   [3:0] row_assign_9_6_t_i_reg_8462;
wire   [3:0] row_assign_9_7_t_i_fu_3501_p2;
reg   [3:0] row_assign_9_7_t_i_reg_8467;
wire   [3:0] row_assign_9_8_t_i_fu_3528_p2;
reg   [3:0] row_assign_9_8_t_i_reg_8472;
wire   [3:0] row_assign_9_9_t_i_fu_3591_p2;
reg   [3:0] row_assign_9_9_t_i_reg_8477;
wire   [0:0] exitcond_fu_3600_p2;
reg   [0:0] exitcond_reg_8482;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_1527;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it1;
reg   [0:0] or_cond_i_i_i_i1_i_reg_8496;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1;
reg    ap_sig_bdd_1551;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg   [0:0] or_cond_i_i_i1_i_reg_8520;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it61;
reg    ap_sig_bdd_1679;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it41;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it47;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it48;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it49;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it50;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it51;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it52;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it53;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it54;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8482_pp0_it55;
wire   [10:0] j_V_fu_3605_p2;
wire   [10:0] tmp_92_fu_3623_p1;
reg   [10:0] tmp_92_reg_8491;
wire   [0:0] or_cond_i_i_i_i1_i_fu_3646_p2;
reg   [0:0] tmp_94_reg_8501;
wire   [0:0] brmerge_i_fu_3660_p2;
reg   [0:0] brmerge_i_reg_8506;
reg   [0:0] ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1;
wire   [0:0] or_cond_i_i_i1_i_fu_3665_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it33;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it34;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it35;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it36;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it38;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it39;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it40;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it41;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it42;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it44;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it45;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it46;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it47;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it48;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it50;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it51;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it52;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it53;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it54;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it56;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it57;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it58;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it59;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it60;
wire   [3:0] col_assign_fu_3700_p2;
reg   [3:0] col_assign_reg_8524;
reg   [10:0] k_buf_0_val_10_2_i_addr_reg_8538;
reg   [10:0] k_buf_0_val_11_2_i_addr_reg_8544;
reg   [10:0] k_buf_0_val_12_2_i_addr_reg_8550;
reg   [10:0] k_buf_0_val_13_2_i_addr_reg_8556;
reg   [10:0] k_buf_0_val_14_2_i_addr_reg_8562;
reg   [10:0] k_buf_0_val_15_2_i_addr_reg_8568;
reg   [10:0] k_buf_0_val_16_2_i_addr_reg_8574;
reg   [10:0] k_buf_0_val_17_2_i_addr_reg_8580;
reg   [10:0] k_buf_0_val_18_2_i_addr_reg_8586;
reg   [10:0] k_buf_0_val_19_2_i_addr_reg_8592;
reg   [7:0] src_kernel_win_0_val_0_1_2_reg_8598;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it60;
reg   [7:0] src_kernel_win_0_val_9_7_2_reg_8605;
reg   [7:0] src_kernel_win_0_val_9_6_2_reg_8610;
reg   [7:0] src_kernel_win_0_val_9_5_2_reg_8616;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_5_2_reg_8616_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_4_2_reg_8622;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_4_2_reg_8622_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_3_1_reg_8628;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_1_reg_8628_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_1_reg_8628_pp0_it4;
wire   [7:0] src_kernel_win_0_val_0_0_fu_4151_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_8634;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it60;
wire   [7:0] src_kernel_win_0_val_1_0_fu_4183_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_8640;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it54;
wire   [7:0] src_kernel_win_0_val_2_0_fu_4215_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_8647;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it48;
wire   [7:0] src_kernel_win_0_val_3_0_fu_4247_p3;
reg   [7:0] src_kernel_win_0_val_3_0_reg_8654;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it42;
wire   [7:0] src_kernel_win_0_val_4_0_fu_4279_p3;
reg   [7:0] src_kernel_win_0_val_4_0_reg_8661;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it36;
wire   [7:0] src_kernel_win_0_val_5_0_fu_4311_p3;
reg   [7:0] src_kernel_win_0_val_5_0_reg_8668;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it30;
wire   [7:0] src_kernel_win_0_val_6_0_fu_4343_p3;
reg   [7:0] src_kernel_win_0_val_6_0_reg_8675;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it24;
wire   [7:0] src_kernel_win_0_val_7_0_fu_4375_p3;
reg   [7:0] src_kernel_win_0_val_7_0_reg_8682;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it18;
wire   [7:0] src_kernel_win_0_val_8_0_fu_4407_p3;
reg   [7:0] src_kernel_win_0_val_8_0_reg_8689;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it12;
wire   [7:0] src_kernel_win_0_val_9_0_fu_4439_p3;
reg   [7:0] src_kernel_win_0_val_9_0_reg_8696;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it6;
reg   [7:0] src_kernel_win_0_val_9_1_lo_2_reg_8702;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it5;
reg   [7:0] src_kernel_win_0_val_9_2_lo_2_reg_8708;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it5;
wire   [7:0] p_059_i_i_i32_3_0_1_i_fu_4476_p3;
reg   [7:0] p_059_i_i_i32_3_0_1_i_reg_8714;
wire   [0:0] tmp_253_0_2_i_fu_4483_p2;
reg   [0:0] tmp_253_0_2_i_reg_8720;
wire   [7:0] p_059_i_i_i32_3_0_3_i_fu_4568_p3;
reg   [7:0] p_059_i_i_i32_3_0_3_i_reg_8725;
wire   [7:0] p_059_i_i_i32_3_0_4_i_fu_4585_p3;
reg   [7:0] p_059_i_i_i32_3_0_4_i_reg_8732;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_4_fu_4596_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_4_reg_8737;
wire   [7:0] p_059_i_i_i32_3_0_6_i_fu_4620_p3;
reg   [7:0] p_059_i_i_i32_3_0_6_i_reg_8742;
wire   [0:0] tmp_253_0_7_i_fu_4627_p2;
reg   [0:0] tmp_253_0_7_i_reg_8748;
wire   [7:0] p_059_i_i_i32_3_0_8_i_fu_4655_p3;
reg   [7:0] p_059_i_i_i32_3_0_8_i_reg_8753;
wire   [7:0] p_059_i_i_i32_3_0_9_i_fu_4672_p3;
reg   [7:0] p_059_i_i_i32_3_0_9_i_reg_8760;
reg   [7:0] src_kernel_win_0_val_8_1_lo_2_reg_8767;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it12;
reg   [7:0] src_kernel_win_0_val_8_2_lo_2_reg_8773;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it11;
reg   [7:0] src_kernel_win_0_val_8_3_lo_2_reg_8779;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_2_reg_8779_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_2_reg_8779_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_4_lo_2_reg_8785;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_2_reg_8785_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_2_reg_8785_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_5_lo_2_reg_8791;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_2_reg_8791_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_6_lo_2_reg_8797;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_2_reg_8797_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_7_lo_2_reg_8803;
wire   [7:0] p_059_i_i_i32_3_1_i_fu_4717_p3;
reg   [7:0] p_059_i_i_i32_3_1_i_reg_8809;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_fu_4729_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_reg_8814;
wire   [7:0] p_059_i_i_i32_3_1_2_i_fu_4822_p3;
reg   [7:0] p_059_i_i_i32_3_1_2_i_reg_8819;
wire   [0:0] tmp_253_1_3_i_fu_4829_p2;
reg   [0:0] tmp_253_1_3_i_reg_8825;
wire   [7:0] p_059_i_i_i32_3_1_4_i_fu_4857_p3;
reg   [7:0] p_059_i_i_i32_3_1_4_i_reg_8830;
wire   [7:0] p_059_i_i_i32_3_1_5_i_fu_4874_p3;
reg   [7:0] p_059_i_i_i32_3_1_5_i_reg_8837;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_14_fu_4885_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_14_reg_8842;
wire   [7:0] p_059_i_i_i32_3_1_7_i_fu_4909_p3;
reg   [7:0] p_059_i_i_i32_3_1_7_i_reg_8847;
wire   [0:0] tmp_253_1_8_i_fu_4916_p2;
reg   [0:0] tmp_253_1_8_i_reg_8853;
wire   [7:0] p_059_i_i_i32_3_1_9_i_fu_4944_p3;
reg   [7:0] p_059_i_i_i32_3_1_9_i_reg_8858;
reg   [7:0] src_kernel_win_0_val_7_1_lo_2_reg_8865;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it18;
reg   [7:0] src_kernel_win_0_val_7_2_lo_2_reg_8871;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it17;
reg   [7:0] src_kernel_win_0_val_7_3_lo_2_reg_8877;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_2_reg_8877_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_2_reg_8877_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_4_lo_2_reg_8883;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_2_reg_8883_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_2_reg_8883_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_5_lo_2_reg_8889;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_2_reg_8889_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_6_lo_2_reg_8895;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_2_reg_8895_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_7_lo_2_reg_8901;
wire   [7:0] p_059_i_i_i32_3_2_i_fu_4990_p3;
reg   [7:0] p_059_i_i_i32_3_2_i_reg_8907;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_19_fu_5002_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_19_reg_8912;
wire   [7:0] p_059_i_i_i32_3_2_2_i_fu_5095_p3;
reg   [7:0] p_059_i_i_i32_3_2_2_i_reg_8917;
wire   [0:0] tmp_253_2_3_i_fu_5102_p2;
reg   [0:0] tmp_253_2_3_i_reg_8923;
wire   [7:0] p_059_i_i_i32_3_2_4_i_fu_5130_p3;
reg   [7:0] p_059_i_i_i32_3_2_4_i_reg_8928;
wire   [7:0] p_059_i_i_i32_3_2_5_i_fu_5147_p3;
reg   [7:0] p_059_i_i_i32_3_2_5_i_reg_8935;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_24_fu_5158_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_24_reg_8940;
wire   [7:0] p_059_i_i_i32_3_2_7_i_fu_5182_p3;
reg   [7:0] p_059_i_i_i32_3_2_7_i_reg_8945;
wire   [0:0] tmp_253_2_8_i_fu_5189_p2;
reg   [0:0] tmp_253_2_8_i_reg_8951;
wire   [7:0] p_059_i_i_i32_3_2_9_i_fu_5217_p3;
reg   [7:0] p_059_i_i_i32_3_2_9_i_reg_8956;
reg   [7:0] src_kernel_win_0_val_6_1_lo_2_reg_8963;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it24;
reg   [7:0] src_kernel_win_0_val_6_2_lo_2_reg_8969;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it23;
reg   [7:0] src_kernel_win_0_val_6_3_lo_2_reg_8975;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_2_reg_8975_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_2_reg_8975_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_4_lo_2_reg_8981;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_2_reg_8981_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_2_reg_8981_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_5_lo_2_reg_8987;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_2_reg_8987_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_6_lo_2_reg_8993;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_2_reg_8993_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_7_lo_2_reg_8999;
wire   [7:0] p_059_i_i_i32_3_3_i_fu_5263_p3;
reg   [7:0] p_059_i_i_i32_3_3_i_reg_9005;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_29_fu_5275_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_29_reg_9010;
wire   [7:0] p_059_i_i_i32_3_3_2_i_fu_5368_p3;
reg   [7:0] p_059_i_i_i32_3_3_2_i_reg_9015;
wire   [0:0] tmp_253_3_3_i_fu_5375_p2;
reg   [0:0] tmp_253_3_3_i_reg_9021;
wire   [7:0] p_059_i_i_i32_3_3_4_i_fu_5403_p3;
reg   [7:0] p_059_i_i_i32_3_3_4_i_reg_9026;
wire   [7:0] p_059_i_i_i32_3_3_5_i_fu_5420_p3;
reg   [7:0] p_059_i_i_i32_3_3_5_i_reg_9033;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_34_fu_5431_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_34_reg_9038;
wire   [7:0] p_059_i_i_i32_3_3_7_i_fu_5455_p3;
reg   [7:0] p_059_i_i_i32_3_3_7_i_reg_9043;
wire   [0:0] tmp_253_3_8_i_fu_5462_p2;
reg   [0:0] tmp_253_3_8_i_reg_9049;
wire   [7:0] p_059_i_i_i32_3_3_9_i_fu_5490_p3;
reg   [7:0] p_059_i_i_i32_3_3_9_i_reg_9054;
reg   [7:0] src_kernel_win_0_val_5_1_lo_2_reg_9061;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it30;
reg   [7:0] src_kernel_win_0_val_5_2_lo_2_reg_9067;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it29;
reg   [7:0] src_kernel_win_0_val_5_3_lo_2_reg_9073;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_2_reg_9073_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_2_reg_9073_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_4_lo_2_reg_9079;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_2_reg_9079_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_2_reg_9079_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_5_lo_2_reg_9085;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_2_reg_9085_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_6_lo_2_reg_9091;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_2_reg_9091_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_7_lo_2_reg_9097;
wire   [7:0] p_059_i_i_i32_3_4_i_fu_5536_p3;
reg   [7:0] p_059_i_i_i32_3_4_i_reg_9103;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_39_fu_5548_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_39_reg_9108;
wire   [7:0] p_059_i_i_i32_3_4_2_i_fu_5641_p3;
reg   [7:0] p_059_i_i_i32_3_4_2_i_reg_9113;
wire   [0:0] tmp_253_4_3_i_fu_5648_p2;
reg   [0:0] tmp_253_4_3_i_reg_9119;
wire   [7:0] p_059_i_i_i32_3_4_4_i_fu_5676_p3;
reg   [7:0] p_059_i_i_i32_3_4_4_i_reg_9124;
wire   [7:0] p_059_i_i_i32_3_4_5_i_fu_5693_p3;
reg   [7:0] p_059_i_i_i32_3_4_5_i_reg_9131;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_44_fu_5704_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_44_reg_9136;
wire   [7:0] p_059_i_i_i32_3_4_7_i_fu_5728_p3;
reg   [7:0] p_059_i_i_i32_3_4_7_i_reg_9141;
wire   [0:0] tmp_253_4_8_i_fu_5735_p2;
reg   [0:0] tmp_253_4_8_i_reg_9147;
wire   [7:0] p_059_i_i_i32_3_4_9_i_fu_5763_p3;
reg   [7:0] p_059_i_i_i32_3_4_9_i_reg_9152;
reg   [7:0] src_kernel_win_0_val_4_1_lo_2_reg_9159;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it36;
reg   [7:0] src_kernel_win_0_val_4_2_lo_2_reg_9165;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it35;
reg   [7:0] src_kernel_win_0_val_4_3_lo_2_reg_9171;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_2_reg_9171_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_2_reg_9171_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_4_lo_2_reg_9177;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_2_reg_9177_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_2_reg_9177_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_5_lo_2_reg_9183;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_2_reg_9183_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_6_lo_2_reg_9189;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_2_reg_9189_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_7_lo_2_reg_9195;
wire   [7:0] p_059_i_i_i32_3_5_i_fu_5809_p3;
reg   [7:0] p_059_i_i_i32_3_5_i_reg_9201;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_49_fu_5821_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_49_reg_9206;
wire   [7:0] p_059_i_i_i32_3_5_2_i_fu_5914_p3;
reg   [7:0] p_059_i_i_i32_3_5_2_i_reg_9211;
wire   [0:0] tmp_253_5_3_i_fu_5921_p2;
reg   [0:0] tmp_253_5_3_i_reg_9217;
wire   [7:0] p_059_i_i_i32_3_5_4_i_fu_5949_p3;
reg   [7:0] p_059_i_i_i32_3_5_4_i_reg_9222;
wire   [7:0] p_059_i_i_i32_3_5_5_i_fu_5966_p3;
reg   [7:0] p_059_i_i_i32_3_5_5_i_reg_9229;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_54_fu_5977_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_54_reg_9234;
wire   [7:0] p_059_i_i_i32_3_5_7_i_fu_6001_p3;
reg   [7:0] p_059_i_i_i32_3_5_7_i_reg_9239;
wire   [0:0] tmp_253_5_8_i_fu_6008_p2;
reg   [0:0] tmp_253_5_8_i_reg_9245;
wire   [7:0] p_059_i_i_i32_3_5_9_i_fu_6036_p3;
reg   [7:0] p_059_i_i_i32_3_5_9_i_reg_9250;
reg   [7:0] src_kernel_win_0_val_3_1_lo_2_reg_9257;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it42;
reg   [7:0] src_kernel_win_0_val_3_2_lo_2_reg_9263;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it41;
reg   [7:0] src_kernel_win_0_val_3_3_lo_2_reg_9269;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_2_reg_9269_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_2_reg_9269_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_4_lo_2_reg_9275;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_2_reg_9275_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_2_reg_9275_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_5_lo_2_reg_9281;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_2_reg_9281_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_6_lo_2_reg_9287;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_2_reg_9287_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_7_lo_2_reg_9293;
wire   [7:0] p_059_i_i_i32_3_6_i_fu_6082_p3;
reg   [7:0] p_059_i_i_i32_3_6_i_reg_9299;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_59_fu_6094_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_59_reg_9304;
wire   [7:0] p_059_i_i_i32_3_6_2_i_fu_6187_p3;
reg   [7:0] p_059_i_i_i32_3_6_2_i_reg_9309;
wire   [0:0] tmp_253_6_3_i_fu_6194_p2;
reg   [0:0] tmp_253_6_3_i_reg_9315;
wire   [7:0] p_059_i_i_i32_3_6_4_i_fu_6222_p3;
reg   [7:0] p_059_i_i_i32_3_6_4_i_reg_9320;
wire   [7:0] p_059_i_i_i32_3_6_5_i_fu_6239_p3;
reg   [7:0] p_059_i_i_i32_3_6_5_i_reg_9327;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_64_fu_6250_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_64_reg_9332;
wire   [7:0] p_059_i_i_i32_3_6_7_i_fu_6274_p3;
reg   [7:0] p_059_i_i_i32_3_6_7_i_reg_9337;
wire   [0:0] tmp_253_6_8_i_fu_6281_p2;
reg   [0:0] tmp_253_6_8_i_reg_9343;
wire   [7:0] p_059_i_i_i32_3_6_9_i_fu_6309_p3;
reg   [7:0] p_059_i_i_i32_3_6_9_i_reg_9348;
reg   [7:0] src_kernel_win_0_val_2_1_lo_2_reg_9355;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it48;
reg   [7:0] src_kernel_win_0_val_2_2_lo_2_reg_9361;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it47;
reg   [7:0] src_kernel_win_0_val_2_3_lo_2_reg_9367;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_2_reg_9367_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_2_reg_9367_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_4_lo_2_reg_9373;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_2_reg_9373_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_2_reg_9373_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_5_lo_2_reg_9379;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_2_reg_9379_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_6_lo_2_reg_9385;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_2_reg_9385_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_7_lo_2_reg_9391;
wire   [7:0] p_059_i_i_i32_3_7_i_fu_6355_p3;
reg   [7:0] p_059_i_i_i32_3_7_i_reg_9397;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_69_fu_6367_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_69_reg_9402;
wire   [7:0] p_059_i_i_i32_3_7_2_i_fu_6460_p3;
reg   [7:0] p_059_i_i_i32_3_7_2_i_reg_9407;
wire   [0:0] tmp_253_7_3_i_fu_6467_p2;
reg   [0:0] tmp_253_7_3_i_reg_9413;
wire   [7:0] p_059_i_i_i32_3_7_4_i_fu_6495_p3;
reg   [7:0] p_059_i_i_i32_3_7_4_i_reg_9418;
wire   [7:0] p_059_i_i_i32_3_7_5_i_fu_6512_p3;
reg   [7:0] p_059_i_i_i32_3_7_5_i_reg_9425;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_74_fu_6523_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_74_reg_9430;
wire   [7:0] p_059_i_i_i32_3_7_7_i_fu_6547_p3;
reg   [7:0] p_059_i_i_i32_3_7_7_i_reg_9435;
wire   [0:0] tmp_253_7_8_i_fu_6554_p2;
reg   [0:0] tmp_253_7_8_i_reg_9441;
wire   [7:0] p_059_i_i_i32_3_7_9_i_fu_6582_p3;
reg   [7:0] p_059_i_i_i32_3_7_9_i_reg_9446;
reg   [7:0] src_kernel_win_0_val_1_1_lo_2_reg_9453;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it54;
reg   [7:0] src_kernel_win_0_val_1_2_lo_2_reg_9459;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it53;
reg   [7:0] src_kernel_win_0_val_1_3_lo_2_reg_9465;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_2_reg_9465_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_2_reg_9465_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_4_lo_2_reg_9471;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_2_reg_9471_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_2_reg_9471_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_5_lo_2_reg_9477;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_2_reg_9477_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_6_lo_2_reg_9483;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_2_reg_9483_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_7_lo_2_reg_9489;
wire   [7:0] p_059_i_i_i32_3_8_i_fu_6628_p3;
reg   [7:0] p_059_i_i_i32_3_8_i_reg_9495;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_79_fu_6640_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_79_reg_9500;
wire   [7:0] p_059_i_i_i32_3_8_2_i_fu_6733_p3;
reg   [7:0] p_059_i_i_i32_3_8_2_i_reg_9505;
wire   [0:0] tmp_253_8_3_i_fu_6740_p2;
reg   [0:0] tmp_253_8_3_i_reg_9511;
wire   [7:0] p_059_i_i_i32_3_8_4_i_fu_6768_p3;
reg   [7:0] p_059_i_i_i32_3_8_4_i_reg_9516;
wire   [7:0] p_059_i_i_i32_3_8_5_i_fu_6785_p3;
reg   [7:0] p_059_i_i_i32_3_8_5_i_reg_9523;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_84_fu_6796_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_84_reg_9528;
wire   [7:0] p_059_i_i_i32_3_8_7_i_fu_6820_p3;
reg   [7:0] p_059_i_i_i32_3_8_7_i_reg_9533;
wire   [0:0] tmp_253_8_8_i_fu_6827_p2;
reg   [0:0] tmp_253_8_8_i_reg_9539;
wire   [7:0] p_059_i_i_i32_3_8_9_i_fu_6855_p3;
reg   [7:0] p_059_i_i_i32_3_8_9_i_reg_9544;
reg   [7:0] src_kernel_win_0_val_0_2_lo_1_reg_9551;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it59;
reg   [7:0] src_kernel_win_0_val_0_3_lo_2_reg_9557;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_2_reg_9557_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_2_reg_9557_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_4_lo_2_reg_9563;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_2_reg_9563_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_2_reg_9563_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_5_lo_2_reg_9569;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_2_reg_9569_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_6_lo_2_reg_9575;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_2_reg_9575_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_7_lo_2_reg_9581;
wire   [7:0] p_059_i_i_i32_3_9_i_fu_6898_p3;
reg   [7:0] p_059_i_i_i32_3_9_i_reg_9587;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_89_fu_6910_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_89_reg_9592;
wire   [7:0] p_059_i_i_i32_3_9_2_i_fu_6995_p3;
reg   [7:0] p_059_i_i_i32_3_9_2_i_reg_9597;
wire   [0:0] tmp_253_9_3_i_fu_7002_p2;
reg   [0:0] tmp_253_9_3_i_reg_9603;
wire   [7:0] p_059_i_i_i32_3_9_4_i_fu_7030_p3;
reg   [7:0] p_059_i_i_i32_3_9_4_i_reg_9608;
wire   [7:0] p_059_i_i_i32_3_9_5_i_fu_7047_p3;
reg   [7:0] p_059_i_i_i32_3_9_5_i_reg_9615;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_94_fu_7058_p3;
reg   [7:0] temp_0_i_i_i_i156_059_i_i_i32_94_reg_9620;
wire   [7:0] p_059_i_i_i32_3_9_7_i_fu_7082_p3;
reg   [7:0] p_059_i_i_i32_3_9_7_i_reg_9625;
wire   [0:0] tmp_253_9_8_i_fu_7089_p2;
reg   [0:0] tmp_253_9_8_i_reg_9631;
wire   [7:0] tmp_82_fu_7117_p3;
reg   [7:0] tmp_82_reg_9636;
wire   [10:0] k_buf_0_val_10_2_i_address0;
reg    k_buf_0_val_10_2_i_ce0;
wire   [7:0] k_buf_0_val_10_2_i_q0;
wire   [10:0] k_buf_0_val_10_2_i_address1;
reg    k_buf_0_val_10_2_i_ce1;
reg    k_buf_0_val_10_2_i_we1;
wire   [7:0] k_buf_0_val_10_2_i_d1;
wire   [10:0] k_buf_0_val_11_2_i_address0;
reg    k_buf_0_val_11_2_i_ce0;
wire   [7:0] k_buf_0_val_11_2_i_q0;
wire   [10:0] k_buf_0_val_11_2_i_address1;
reg    k_buf_0_val_11_2_i_ce1;
reg    k_buf_0_val_11_2_i_we1;
reg   [7:0] k_buf_0_val_11_2_i_d1;
wire   [10:0] k_buf_0_val_12_2_i_address0;
reg    k_buf_0_val_12_2_i_ce0;
wire   [7:0] k_buf_0_val_12_2_i_q0;
wire   [10:0] k_buf_0_val_12_2_i_address1;
reg    k_buf_0_val_12_2_i_ce1;
reg    k_buf_0_val_12_2_i_we1;
reg   [7:0] k_buf_0_val_12_2_i_d1;
wire   [10:0] k_buf_0_val_13_2_i_address0;
reg    k_buf_0_val_13_2_i_ce0;
wire   [7:0] k_buf_0_val_13_2_i_q0;
wire   [10:0] k_buf_0_val_13_2_i_address1;
reg    k_buf_0_val_13_2_i_ce1;
reg    k_buf_0_val_13_2_i_we1;
reg   [7:0] k_buf_0_val_13_2_i_d1;
wire   [10:0] k_buf_0_val_14_2_i_address0;
reg    k_buf_0_val_14_2_i_ce0;
wire   [7:0] k_buf_0_val_14_2_i_q0;
wire   [10:0] k_buf_0_val_14_2_i_address1;
reg    k_buf_0_val_14_2_i_ce1;
reg    k_buf_0_val_14_2_i_we1;
reg   [7:0] k_buf_0_val_14_2_i_d1;
wire   [10:0] k_buf_0_val_15_2_i_address0;
reg    k_buf_0_val_15_2_i_ce0;
wire   [7:0] k_buf_0_val_15_2_i_q0;
wire   [10:0] k_buf_0_val_15_2_i_address1;
reg    k_buf_0_val_15_2_i_ce1;
reg    k_buf_0_val_15_2_i_we1;
reg   [7:0] k_buf_0_val_15_2_i_d1;
wire   [10:0] k_buf_0_val_16_2_i_address0;
reg    k_buf_0_val_16_2_i_ce0;
wire   [7:0] k_buf_0_val_16_2_i_q0;
wire   [10:0] k_buf_0_val_16_2_i_address1;
reg    k_buf_0_val_16_2_i_ce1;
reg    k_buf_0_val_16_2_i_we1;
reg   [7:0] k_buf_0_val_16_2_i_d1;
wire   [10:0] k_buf_0_val_17_2_i_address0;
reg    k_buf_0_val_17_2_i_ce0;
wire   [7:0] k_buf_0_val_17_2_i_q0;
wire   [10:0] k_buf_0_val_17_2_i_address1;
reg    k_buf_0_val_17_2_i_ce1;
reg    k_buf_0_val_17_2_i_we1;
reg   [7:0] k_buf_0_val_17_2_i_d1;
wire   [10:0] k_buf_0_val_18_2_i_address0;
reg    k_buf_0_val_18_2_i_ce0;
wire   [7:0] k_buf_0_val_18_2_i_q0;
wire   [10:0] k_buf_0_val_18_2_i_address1;
reg    k_buf_0_val_18_2_i_ce1;
reg    k_buf_0_val_18_2_i_we1;
reg   [7:0] k_buf_0_val_18_2_i_d1;
wire   [10:0] k_buf_0_val_19_2_i_address0;
reg    k_buf_0_val_19_2_i_ce0;
wire   [7:0] k_buf_0_val_19_2_i_q0;
wire   [10:0] k_buf_0_val_19_2_i_address1;
reg    k_buf_0_val_19_2_i_ce1;
reg    k_buf_0_val_19_2_i_we1;
reg   [7:0] k_buf_0_val_19_2_i_d1;
reg   [10:0] p_014_0_i_i_i1_i_reg_2536;
reg    ap_sig_cseq_ST_st66_fsm_3;
reg    ap_sig_bdd_3355;
wire   [63:0] tmp_36_i_fu_3682_p1;
reg   [7:0] src_kernel_win_0_val_0_2_fu_512;
reg   [7:0] src_kernel_win_0_val_0_1_fu_516;
reg   [7:0] src_kernel_win_0_val_0_3_fu_520;
reg   [7:0] src_kernel_win_0_val_0_4_fu_524;
reg   [7:0] src_kernel_win_0_val_0_5_fu_528;
reg   [7:0] src_kernel_win_0_val_0_6_fu_532;
reg   [7:0] src_kernel_win_0_val_0_7_fu_536;
reg   [7:0] src_kernel_win_0_val_0_8_fu_540;
reg   [7:0] src_kernel_win_0_val_0_9_fu_544;
reg   [7:0] src_kernel_win_0_val_1_1_fu_548;
reg   [7:0] src_kernel_win_0_val_1_2_fu_552;
reg   [7:0] src_kernel_win_0_val_1_3_fu_556;
reg   [7:0] src_kernel_win_0_val_1_4_fu_560;
reg   [7:0] src_kernel_win_0_val_1_5_fu_564;
reg   [7:0] src_kernel_win_0_val_1_6_fu_568;
reg   [7:0] src_kernel_win_0_val_1_7_fu_572;
reg   [7:0] src_kernel_win_0_val_1_8_fu_576;
reg   [7:0] src_kernel_win_0_val_1_9_fu_580;
reg   [7:0] src_kernel_win_0_val_2_1_fu_584;
reg   [7:0] src_kernel_win_0_val_2_2_fu_588;
reg   [7:0] src_kernel_win_0_val_2_3_fu_592;
reg   [7:0] src_kernel_win_0_val_2_4_fu_596;
reg   [7:0] src_kernel_win_0_val_2_5_fu_600;
reg   [7:0] src_kernel_win_0_val_2_6_fu_604;
reg   [7:0] src_kernel_win_0_val_2_7_fu_608;
reg   [7:0] src_kernel_win_0_val_2_8_fu_612;
reg   [7:0] src_kernel_win_0_val_2_9_fu_616;
reg   [7:0] src_kernel_win_0_val_3_1_fu_620;
reg   [7:0] src_kernel_win_0_val_3_2_fu_624;
reg   [7:0] src_kernel_win_0_val_3_3_fu_628;
reg   [7:0] src_kernel_win_0_val_3_4_fu_632;
reg   [7:0] src_kernel_win_0_val_3_5_fu_636;
reg   [7:0] src_kernel_win_0_val_3_6_fu_640;
reg   [7:0] src_kernel_win_0_val_3_7_fu_644;
reg   [7:0] src_kernel_win_0_val_3_8_fu_648;
reg   [7:0] src_kernel_win_0_val_3_9_fu_652;
reg   [7:0] src_kernel_win_0_val_9_9_fu_656;
reg   [7:0] src_kernel_win_0_val_4_1_fu_660;
reg   [7:0] src_kernel_win_0_val_4_2_fu_664;
reg   [7:0] src_kernel_win_0_val_4_3_fu_668;
reg   [7:0] src_kernel_win_0_val_4_4_fu_672;
reg   [7:0] src_kernel_win_0_val_4_5_fu_676;
reg   [7:0] src_kernel_win_0_val_4_6_fu_680;
reg   [7:0] src_kernel_win_0_val_4_7_fu_684;
reg   [7:0] src_kernel_win_0_val_4_8_fu_688;
reg   [7:0] src_kernel_win_0_val_4_9_fu_692;
reg   [7:0] src_kernel_win_0_val_9_8_fu_696;
reg   [7:0] src_kernel_win_0_val_5_1_fu_700;
reg   [7:0] src_kernel_win_0_val_5_2_fu_704;
reg   [7:0] src_kernel_win_0_val_5_3_fu_708;
reg   [7:0] src_kernel_win_0_val_5_4_fu_712;
reg   [7:0] src_kernel_win_0_val_5_5_fu_716;
reg   [7:0] src_kernel_win_0_val_5_6_fu_720;
reg   [7:0] src_kernel_win_0_val_5_7_fu_724;
reg   [7:0] src_kernel_win_0_val_5_8_fu_728;
reg   [7:0] src_kernel_win_0_val_5_9_fu_732;
reg   [7:0] src_kernel_win_0_val_9_7_fu_736;
reg   [7:0] src_kernel_win_0_val_6_1_fu_740;
reg   [7:0] src_kernel_win_0_val_6_2_fu_744;
reg   [7:0] src_kernel_win_0_val_6_3_fu_748;
reg   [7:0] src_kernel_win_0_val_6_4_fu_752;
reg   [7:0] src_kernel_win_0_val_6_5_fu_756;
reg   [7:0] src_kernel_win_0_val_6_6_fu_760;
reg   [7:0] src_kernel_win_0_val_6_7_fu_764;
reg   [7:0] src_kernel_win_0_val_6_8_fu_768;
reg   [7:0] src_kernel_win_0_val_6_9_fu_772;
reg   [7:0] src_kernel_win_0_val_9_6_fu_776;
reg   [7:0] src_kernel_win_0_val_7_1_fu_780;
reg   [7:0] src_kernel_win_0_val_7_2_fu_784;
reg   [7:0] src_kernel_win_0_val_7_3_fu_788;
reg   [7:0] src_kernel_win_0_val_7_4_fu_792;
reg   [7:0] src_kernel_win_0_val_7_5_fu_796;
reg   [7:0] src_kernel_win_0_val_7_6_fu_800;
reg   [7:0] src_kernel_win_0_val_7_7_fu_804;
reg   [7:0] src_kernel_win_0_val_7_8_fu_808;
reg   [7:0] src_kernel_win_0_val_7_9_fu_812;
reg   [7:0] src_kernel_win_0_val_9_5_fu_816;
reg   [7:0] src_kernel_win_0_val_8_1_fu_820;
reg   [7:0] src_kernel_win_0_val_8_2_fu_824;
reg   [7:0] src_kernel_win_0_val_8_3_fu_828;
reg   [7:0] src_kernel_win_0_val_8_4_fu_832;
reg   [7:0] src_kernel_win_0_val_8_5_fu_836;
reg   [7:0] src_kernel_win_0_val_8_6_fu_840;
reg   [7:0] src_kernel_win_0_val_8_7_fu_844;
reg   [7:0] src_kernel_win_0_val_8_8_fu_848;
reg   [7:0] src_kernel_win_0_val_8_9_fu_852;
reg   [7:0] src_kernel_win_0_val_9_4_fu_856;
reg   [7:0] src_kernel_win_0_val_9_1_fu_860;
reg   [7:0] src_kernel_win_0_val_9_2_fu_864;
reg   [7:0] src_kernel_win_0_val_9_3_fu_868;
reg   [7:0] right_border_buf_0_val_9_0_fu_872;
wire   [7:0] col_buf_0_val_9_0_fu_4069_p3;
reg   [7:0] right_border_buf_0_val_8_0_fu_876;
wire   [7:0] col_buf_0_val_8_0_fu_4037_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_880;
wire   [7:0] col_buf_0_val_0_0_fu_3781_p3;
reg   [7:0] right_border_buf_0_val_7_0_fu_884;
wire   [7:0] col_buf_0_val_7_0_fu_4005_p3;
reg   [7:0] right_border_buf_0_val_6_0_fu_888;
wire   [7:0] col_buf_0_val_6_0_fu_3973_p3;
reg   [7:0] right_border_buf_0_val_5_0_fu_892;
wire   [7:0] col_buf_0_val_5_0_fu_3941_p3;
reg   [7:0] right_border_buf_0_val_4_0_fu_896;
wire   [7:0] col_buf_0_val_4_0_fu_3909_p3;
reg   [7:0] right_border_buf_0_val_3_0_fu_900;
wire   [7:0] col_buf_0_val_3_0_fu_3877_p3;
reg   [7:0] right_border_buf_0_val_2_0_fu_904;
wire   [7:0] col_buf_0_val_2_0_fu_3845_p3;
reg   [7:0] right_border_buf_0_val_1_0_fu_908;
wire   [7:0] col_buf_0_val_1_0_fu_3813_p3;
wire   [10:0] p_neg392_i_i_i1_i_fu_2576_p2;
wire   [0:0] tmp_117_5_i_fu_2590_p2;
wire   [0:0] tmp_52_fu_2582_p1;
wire   [0:0] y_i_fu_2596_p2;
wire   [11:0] tmp_14_cast_i_cast_fu_3218_p1;
wire   [11:0] tmp_2001_i_fu_3290_p2;
wire   [0:0] tmp_2021_i_fu_3296_p2;
wire   [3:0] tmp_56_fu_3301_p1;
wire   [3:0] tmp_s_fu_3305_p3;
wire   [11:0] p_assign_6_1_i_fu_3317_p2;
wire   [0:0] tmp_202_1_i_fu_3323_p2;
wire   [3:0] tmp_58_fu_3328_p1;
wire   [3:0] tmp_43_fu_3332_p3;
wire   [11:0] p_assign_6_2_i_fu_3344_p2;
wire   [0:0] tmp_202_2_i_fu_3350_p2;
wire   [3:0] tmp_59_fu_3355_p1;
wire   [3:0] tmp_45_fu_3359_p3;
wire   [11:0] p_assign_6_3_i_fu_3371_p2;
wire   [0:0] tmp_202_3_i_fu_3377_p2;
wire   [3:0] tmp_61_fu_3382_p1;
wire   [3:0] tmp_47_fu_3386_p3;
wire   [11:0] p_assign_6_4_i_fu_3398_p2;
wire   [0:0] tmp_202_4_i_fu_3404_p2;
wire   [3:0] tmp_84_fu_3409_p1;
wire   [3:0] tmp_49_fu_3413_p3;
wire   [11:0] p_assign_6_5_i_fu_3425_p2;
wire   [0:0] tmp_202_5_i_fu_3431_p2;
wire   [3:0] tmp_85_fu_3436_p1;
wire   [3:0] tmp_50_fu_3440_p3;
wire   [11:0] p_assign_6_6_i_fu_3452_p2;
wire   [0:0] tmp_202_6_i_fu_3458_p2;
wire   [3:0] tmp_86_fu_3463_p1;
wire   [3:0] tmp_51_fu_3467_p3;
wire   [11:0] p_assign_6_7_i_fu_3479_p2;
wire   [0:0] tmp_202_7_i_fu_3485_p2;
wire   [3:0] tmp_87_fu_3490_p1;
wire   [3:0] tmp_53_fu_3494_p3;
wire   [11:0] p_assign_6_8_i_fu_3506_p2;
wire   [0:0] tmp_202_8_i_fu_3512_p2;
wire   [3:0] tmp_88_fu_3517_p1;
wire   [3:0] tmp_55_fu_3521_p3;
wire   [11:0] p_assign_6_9_i_fu_3533_p2;
wire   [0:0] tmp_89_fu_3539_p3;
wire   [0:0] tmp_202_9_i_fu_3553_p2;
wire   [0:0] rev_fu_3547_p2;
wire   [0:0] tmp_90_fu_3564_p3;
wire   [0:0] or_cond_i411_i_i_i1_9_i_fu_3558_p2;
wire   [3:0] tmp_91_fu_3572_p1;
wire   [3:0] tmp_57_fu_3576_p3;
wire   [3:0] tmp_60_fu_3583_p3;
wire   [11:0] tmp_18_cast_i_cast_fu_3596_p1;
wire   [11:0] ImagLoc_x_fu_3617_p2;
wire   [0:0] tmp_93_fu_3627_p3;
wire   [0:0] tmp_28_i_fu_3641_p2;
wire   [0:0] rev1_fu_3635_p2;
wire   [0:0] tmp_24_i_fu_3611_p2;
wire   [10:0] p_assign_2_fu_3670_p3;
wire   [10:0] x_fu_3676_p3;
wire   [3:0] tmp_95_fu_3696_p1;
wire   [7:0] tmp_62_fu_3756_p12;
wire   [7:0] tmp_63_fu_3788_p12;
wire   [7:0] tmp_64_fu_3820_p12;
wire   [7:0] tmp_65_fu_3852_p12;
wire   [7:0] tmp_66_fu_3884_p12;
wire   [7:0] tmp_67_fu_3916_p12;
wire   [7:0] tmp_68_fu_3948_p12;
wire   [7:0] tmp_69_fu_3980_p12;
wire   [7:0] tmp_70_fu_4012_p12;
wire   [7:0] tmp_71_fu_4044_p12;
wire   [7:0] tmp_72_fu_4126_p12;
wire   [7:0] tmp_73_fu_4158_p12;
wire   [7:0] tmp_74_fu_4190_p12;
wire   [7:0] tmp_75_fu_4222_p12;
wire   [7:0] tmp_76_fu_4254_p12;
wire   [7:0] tmp_77_fu_4286_p12;
wire   [7:0] tmp_78_fu_4318_p12;
wire   [7:0] tmp_79_fu_4350_p12;
wire   [7:0] tmp_80_fu_4382_p12;
wire   [7:0] tmp_81_fu_4414_p12;
wire   [7:0] p_temp_0_i_fu_4455_p3;
wire   [0:0] tmp_253_0_1_i_fu_4462_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i_fu_4468_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_1_fu_4545_p3;
wire   [7:0] p_059_i_i_i32_3_0_2_i_fu_4550_p3;
wire   [0:0] tmp_253_0_3_i_fu_4556_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_2_fu_4561_p3;
wire   [0:0] tmp_253_0_4_i_fu_4575_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_3_fu_4579_p3;
wire   [0:0] tmp_253_0_5_i_fu_4591_p2;
wire   [7:0] p_059_i_i_i32_3_0_5_i_fu_4603_p3;
wire   [0:0] tmp_253_0_6_i_fu_4608_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_5_fu_4613_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_6_fu_4632_p3;
wire   [7:0] p_059_i_i_i32_3_0_7_i_fu_4637_p3;
wire   [0:0] tmp_253_0_8_i_fu_4643_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_7_fu_4648_p3;
wire   [0:0] tmp_253_0_9_i_fu_4662_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_8_fu_4666_p3;
wire   [0:0] tmp_253_1_i_fu_4705_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_9_fu_4710_p3;
wire   [0:0] tmp_253_1_1_i_fu_4723_p2;
wire   [7:0] p_059_i_i_i32_3_1_1_i_fu_4805_p3;
wire   [0:0] tmp_253_1_2_i_fu_4810_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_10_fu_4815_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_11_fu_4834_p3;
wire   [7:0] p_059_i_i_i32_3_1_3_i_fu_4839_p3;
wire   [0:0] tmp_253_1_4_i_fu_4845_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_12_fu_4850_p3;
wire   [0:0] tmp_253_1_5_i_fu_4864_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_13_fu_4868_p3;
wire   [0:0] tmp_253_1_6_i_fu_4880_p2;
wire   [7:0] p_059_i_i_i32_3_1_6_i_fu_4892_p3;
wire   [0:0] tmp_253_1_7_i_fu_4897_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_15_fu_4902_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_16_fu_4921_p3;
wire   [7:0] p_059_i_i_i32_3_1_8_i_fu_4926_p3;
wire   [0:0] tmp_253_1_9_i_fu_4932_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_17_fu_4937_p3;
wire   [0:0] tmp_253_2_i_fu_4978_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_18_fu_4983_p3;
wire   [0:0] tmp_253_2_1_i_fu_4996_p2;
wire   [7:0] p_059_i_i_i32_3_2_1_i_fu_5078_p3;
wire   [0:0] tmp_253_2_2_i_fu_5083_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_20_fu_5088_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_21_fu_5107_p3;
wire   [7:0] p_059_i_i_i32_3_2_3_i_fu_5112_p3;
wire   [0:0] tmp_253_2_4_i_fu_5118_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_22_fu_5123_p3;
wire   [0:0] tmp_253_2_5_i_fu_5137_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_23_fu_5141_p3;
wire   [0:0] tmp_253_2_6_i_fu_5153_p2;
wire   [7:0] p_059_i_i_i32_3_2_6_i_fu_5165_p3;
wire   [0:0] tmp_253_2_7_i_fu_5170_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_25_fu_5175_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_26_fu_5194_p3;
wire   [7:0] p_059_i_i_i32_3_2_8_i_fu_5199_p3;
wire   [0:0] tmp_253_2_9_i_fu_5205_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_27_fu_5210_p3;
wire   [0:0] tmp_253_3_i_fu_5251_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_28_fu_5256_p3;
wire   [0:0] tmp_253_3_1_i_fu_5269_p2;
wire   [7:0] p_059_i_i_i32_3_3_1_i_fu_5351_p3;
wire   [0:0] tmp_253_3_2_i_fu_5356_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_30_fu_5361_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_31_fu_5380_p3;
wire   [7:0] p_059_i_i_i32_3_3_3_i_fu_5385_p3;
wire   [0:0] tmp_253_3_4_i_fu_5391_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_32_fu_5396_p3;
wire   [0:0] tmp_253_3_5_i_fu_5410_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_33_fu_5414_p3;
wire   [0:0] tmp_253_3_6_i_fu_5426_p2;
wire   [7:0] p_059_i_i_i32_3_3_6_i_fu_5438_p3;
wire   [0:0] tmp_253_3_7_i_fu_5443_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_35_fu_5448_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_36_fu_5467_p3;
wire   [7:0] p_059_i_i_i32_3_3_8_i_fu_5472_p3;
wire   [0:0] tmp_253_3_9_i_fu_5478_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_37_fu_5483_p3;
wire   [0:0] tmp_253_4_i_fu_5524_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_38_fu_5529_p3;
wire   [0:0] tmp_253_4_1_i_fu_5542_p2;
wire   [7:0] p_059_i_i_i32_3_4_1_i_fu_5624_p3;
wire   [0:0] tmp_253_4_2_i_fu_5629_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_40_fu_5634_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_41_fu_5653_p3;
wire   [7:0] p_059_i_i_i32_3_4_3_i_fu_5658_p3;
wire   [0:0] tmp_253_4_4_i_fu_5664_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_42_fu_5669_p3;
wire   [0:0] tmp_253_4_5_i_fu_5683_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_43_fu_5687_p3;
wire   [0:0] tmp_253_4_6_i_fu_5699_p2;
wire   [7:0] p_059_i_i_i32_3_4_6_i_fu_5711_p3;
wire   [0:0] tmp_253_4_7_i_fu_5716_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_45_fu_5721_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_46_fu_5740_p3;
wire   [7:0] p_059_i_i_i32_3_4_8_i_fu_5745_p3;
wire   [0:0] tmp_253_4_9_i_fu_5751_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_47_fu_5756_p3;
wire   [0:0] tmp_253_5_i_fu_5797_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_48_fu_5802_p3;
wire   [0:0] tmp_253_5_1_i_fu_5815_p2;
wire   [7:0] p_059_i_i_i32_3_5_1_i_fu_5897_p3;
wire   [0:0] tmp_253_5_2_i_fu_5902_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_50_fu_5907_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_51_fu_5926_p3;
wire   [7:0] p_059_i_i_i32_3_5_3_i_fu_5931_p3;
wire   [0:0] tmp_253_5_4_i_fu_5937_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_52_fu_5942_p3;
wire   [0:0] tmp_253_5_5_i_fu_5956_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_53_fu_5960_p3;
wire   [0:0] tmp_253_5_6_i_fu_5972_p2;
wire   [7:0] p_059_i_i_i32_3_5_6_i_fu_5984_p3;
wire   [0:0] tmp_253_5_7_i_fu_5989_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_55_fu_5994_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_56_fu_6013_p3;
wire   [7:0] p_059_i_i_i32_3_5_8_i_fu_6018_p3;
wire   [0:0] tmp_253_5_9_i_fu_6024_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_57_fu_6029_p3;
wire   [0:0] tmp_253_6_i_fu_6070_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_58_fu_6075_p3;
wire   [0:0] tmp_253_6_1_i_fu_6088_p2;
wire   [7:0] p_059_i_i_i32_3_6_1_i_fu_6170_p3;
wire   [0:0] tmp_253_6_2_i_fu_6175_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_60_fu_6180_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_61_fu_6199_p3;
wire   [7:0] p_059_i_i_i32_3_6_3_i_fu_6204_p3;
wire   [0:0] tmp_253_6_4_i_fu_6210_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_62_fu_6215_p3;
wire   [0:0] tmp_253_6_5_i_fu_6229_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_63_fu_6233_p3;
wire   [0:0] tmp_253_6_6_i_fu_6245_p2;
wire   [7:0] p_059_i_i_i32_3_6_6_i_fu_6257_p3;
wire   [0:0] tmp_253_6_7_i_fu_6262_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_65_fu_6267_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_66_fu_6286_p3;
wire   [7:0] p_059_i_i_i32_3_6_8_i_fu_6291_p3;
wire   [0:0] tmp_253_6_9_i_fu_6297_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_67_fu_6302_p3;
wire   [0:0] tmp_253_7_i_fu_6343_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_68_fu_6348_p3;
wire   [0:0] tmp_253_7_1_i_fu_6361_p2;
wire   [7:0] p_059_i_i_i32_3_7_1_i_fu_6443_p3;
wire   [0:0] tmp_253_7_2_i_fu_6448_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_70_fu_6453_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_71_fu_6472_p3;
wire   [7:0] p_059_i_i_i32_3_7_3_i_fu_6477_p3;
wire   [0:0] tmp_253_7_4_i_fu_6483_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_72_fu_6488_p3;
wire   [0:0] tmp_253_7_5_i_fu_6502_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_73_fu_6506_p3;
wire   [0:0] tmp_253_7_6_i_fu_6518_p2;
wire   [7:0] p_059_i_i_i32_3_7_6_i_fu_6530_p3;
wire   [0:0] tmp_253_7_7_i_fu_6535_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_75_fu_6540_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_76_fu_6559_p3;
wire   [7:0] p_059_i_i_i32_3_7_8_i_fu_6564_p3;
wire   [0:0] tmp_253_7_9_i_fu_6570_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_77_fu_6575_p3;
wire   [0:0] tmp_253_8_i_fu_6616_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_78_fu_6621_p3;
wire   [0:0] tmp_253_8_1_i_fu_6634_p2;
wire   [7:0] p_059_i_i_i32_3_8_1_i_fu_6716_p3;
wire   [0:0] tmp_253_8_2_i_fu_6721_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_80_fu_6726_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_81_fu_6745_p3;
wire   [7:0] p_059_i_i_i32_3_8_3_i_fu_6750_p3;
wire   [0:0] tmp_253_8_4_i_fu_6756_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_82_fu_6761_p3;
wire   [0:0] tmp_253_8_5_i_fu_6775_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_83_fu_6779_p3;
wire   [0:0] tmp_253_8_6_i_fu_6791_p2;
wire   [7:0] p_059_i_i_i32_3_8_6_i_fu_6803_p3;
wire   [0:0] tmp_253_8_7_i_fu_6808_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_85_fu_6813_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_86_fu_6832_p3;
wire   [7:0] p_059_i_i_i32_3_8_8_i_fu_6837_p3;
wire   [0:0] tmp_253_8_9_i_fu_6843_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_87_fu_6848_p3;
wire   [0:0] tmp_253_9_i_fu_6886_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_88_fu_6891_p3;
wire   [0:0] tmp_253_9_1_i_fu_6904_p2;
wire   [7:0] p_059_i_i_i32_3_9_1_i_fu_6978_p3;
wire   [0:0] tmp_253_9_2_i_fu_6983_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_90_fu_6988_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_91_fu_7007_p3;
wire   [7:0] p_059_i_i_i32_3_9_3_i_fu_7012_p3;
wire   [0:0] tmp_253_9_4_i_fu_7018_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_92_fu_7023_p3;
wire   [0:0] tmp_253_9_5_i_fu_7037_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_93_fu_7041_p3;
wire   [0:0] tmp_253_9_6_i_fu_7053_p2;
wire   [7:0] p_059_i_i_i32_3_9_6_i_fu_7065_p3;
wire   [0:0] tmp_253_9_7_i_fu_7070_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_95_fu_7075_p3;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_96_fu_7094_p3;
wire   [7:0] p_059_i_i_i32_3_9_8_i_fu_7099_p3;
wire   [0:0] tmp_253_9_9_i_fu_7105_p2;
wire   [7:0] temp_0_i_i_i_i156_059_i_i_i32_97_fu_7110_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_6888;
reg    ap_sig_bdd_6890;
reg    ap_sig_bdd_6887;
reg    ap_sig_bdd_6893;
reg    ap_sig_bdd_6895;
reg    ap_sig_bdd_6897;
reg    ap_sig_bdd_6899;


morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_10_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_10_2_i_address0 ),
    .ce0( k_buf_0_val_10_2_i_ce0 ),
    .q0( k_buf_0_val_10_2_i_q0 ),
    .address1( k_buf_0_val_10_2_i_address1 ),
    .ce1( k_buf_0_val_10_2_i_ce1 ),
    .we1( k_buf_0_val_10_2_i_we1 ),
    .d1( k_buf_0_val_10_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_11_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_11_2_i_address0 ),
    .ce0( k_buf_0_val_11_2_i_ce0 ),
    .q0( k_buf_0_val_11_2_i_q0 ),
    .address1( k_buf_0_val_11_2_i_address1 ),
    .ce1( k_buf_0_val_11_2_i_ce1 ),
    .we1( k_buf_0_val_11_2_i_we1 ),
    .d1( k_buf_0_val_11_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_12_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_12_2_i_address0 ),
    .ce0( k_buf_0_val_12_2_i_ce0 ),
    .q0( k_buf_0_val_12_2_i_q0 ),
    .address1( k_buf_0_val_12_2_i_address1 ),
    .ce1( k_buf_0_val_12_2_i_ce1 ),
    .we1( k_buf_0_val_12_2_i_we1 ),
    .d1( k_buf_0_val_12_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_13_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_13_2_i_address0 ),
    .ce0( k_buf_0_val_13_2_i_ce0 ),
    .q0( k_buf_0_val_13_2_i_q0 ),
    .address1( k_buf_0_val_13_2_i_address1 ),
    .ce1( k_buf_0_val_13_2_i_ce1 ),
    .we1( k_buf_0_val_13_2_i_we1 ),
    .d1( k_buf_0_val_13_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_14_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_14_2_i_address0 ),
    .ce0( k_buf_0_val_14_2_i_ce0 ),
    .q0( k_buf_0_val_14_2_i_q0 ),
    .address1( k_buf_0_val_14_2_i_address1 ),
    .ce1( k_buf_0_val_14_2_i_ce1 ),
    .we1( k_buf_0_val_14_2_i_we1 ),
    .d1( k_buf_0_val_14_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_15_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_15_2_i_address0 ),
    .ce0( k_buf_0_val_15_2_i_ce0 ),
    .q0( k_buf_0_val_15_2_i_q0 ),
    .address1( k_buf_0_val_15_2_i_address1 ),
    .ce1( k_buf_0_val_15_2_i_ce1 ),
    .we1( k_buf_0_val_15_2_i_we1 ),
    .d1( k_buf_0_val_15_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_16_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_16_2_i_address0 ),
    .ce0( k_buf_0_val_16_2_i_ce0 ),
    .q0( k_buf_0_val_16_2_i_q0 ),
    .address1( k_buf_0_val_16_2_i_address1 ),
    .ce1( k_buf_0_val_16_2_i_ce1 ),
    .we1( k_buf_0_val_16_2_i_we1 ),
    .d1( k_buf_0_val_16_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_17_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_17_2_i_address0 ),
    .ce0( k_buf_0_val_17_2_i_ce0 ),
    .q0( k_buf_0_val_17_2_i_q0 ),
    .address1( k_buf_0_val_17_2_i_address1 ),
    .ce1( k_buf_0_val_17_2_i_ce1 ),
    .we1( k_buf_0_val_17_2_i_we1 ),
    .d1( k_buf_0_val_17_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_18_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_18_2_i_address0 ),
    .ce0( k_buf_0_val_18_2_i_ce0 ),
    .q0( k_buf_0_val_18_2_i_q0 ),
    .address1( k_buf_0_val_18_2_i_address1 ),
    .ce1( k_buf_0_val_18_2_i_ce1 ),
    .we1( k_buf_0_val_18_2_i_we1 ),
    .d1( k_buf_0_val_18_2_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_19_2_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_19_2_i_address0 ),
    .ce0( k_buf_0_val_19_2_i_ce0 ),
    .q0( k_buf_0_val_19_2_i_q0 ),
    .address1( k_buf_0_val_19_2_i_address1 ),
    .ce1( k_buf_0_val_19_2_i_ce1 ),
    .we1( k_buf_0_val_19_2_i_we1 ),
    .d1( k_buf_0_val_19_2_i_d1 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U115(
    .din1( right_border_buf_0_val_0_0_fu_880 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_62_fu_3756_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U116(
    .din1( right_border_buf_0_val_1_0_fu_908 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_63_fu_3788_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U117(
    .din1( right_border_buf_0_val_2_0_fu_904 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_64_fu_3820_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U118(
    .din1( right_border_buf_0_val_3_0_fu_900 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_65_fu_3852_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U119(
    .din1( right_border_buf_0_val_4_0_fu_896 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_66_fu_3884_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U120(
    .din1( right_border_buf_0_val_5_0_fu_892 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_67_fu_3916_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U121(
    .din1( right_border_buf_0_val_6_0_fu_888 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_68_fu_3948_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U122(
    .din1( right_border_buf_0_val_7_0_fu_884 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_69_fu_3980_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U123(
    .din1( right_border_buf_0_val_8_0_fu_876 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_70_fu_4012_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U124(
    .din1( right_border_buf_0_val_9_0_fu_872 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8524 ),
    .dout( tmp_71_fu_4044_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U125(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_i_reg_8432 ),
    .dout( tmp_72_fu_4126_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U126(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_1_t_i_reg_8437 ),
    .dout( tmp_73_fu_4158_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U127(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_2_t_i_reg_8442 ),
    .dout( tmp_74_fu_4190_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U128(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_3_t_i_reg_8447 ),
    .dout( tmp_75_fu_4222_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U129(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_4_t_i_reg_8452 ),
    .dout( tmp_76_fu_4254_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U130(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_5_t_i_reg_8457 ),
    .dout( tmp_77_fu_4286_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U131(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_6_t_i_reg_8462 ),
    .dout( tmp_78_fu_4318_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U132(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_7_t_i_reg_8467 ),
    .dout( tmp_79_fu_4350_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U133(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_8_t_i_reg_8472 ),
    .dout( tmp_80_fu_4382_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U134(
    .din1( col_buf_0_val_0_0_fu_3781_p3 ),
    .din2( col_buf_0_val_1_0_fu_3813_p3 ),
    .din3( col_buf_0_val_2_0_fu_3845_p3 ),
    .din4( col_buf_0_val_3_0_fu_3877_p3 ),
    .din5( col_buf_0_val_4_0_fu_3909_p3 ),
    .din6( col_buf_0_val_5_0_fu_3941_p3 ),
    .din7( col_buf_0_val_6_0_fu_3973_p3 ),
    .din8( col_buf_0_val_7_0_fu_4005_p3 ),
    .din9( col_buf_0_val_8_0_fu_4037_p3 ),
    .din10( col_buf_0_val_9_0_fu_4069_p3 ),
    .din11( row_assign_9_9_t_i_reg_8477 ),
    .dout( tmp_81_fu_4414_p12 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3222_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == exitcond_fu_3600_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3222_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3222_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3222_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_3)) begin
        p_014_0_i_i_i1_i_reg_2536 <= i_V_reg_8375;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        p_014_0_i_i_i1_i_reg_2536 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3600_p2))) begin
        p_027_0_i_i_i1_i_reg_2547 <= j_V_fu_3605_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3222_p2 == ap_const_lv1_0))) begin
        p_027_0_i_i_i1_i_reg_2547 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1 <= brmerge_i_reg_8506;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it1 <= exitcond_reg_8482;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it1 <= or_cond_i_i_i1_i_reg_8520;
        ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 <= or_cond_i_i_i_i1_i_reg_8496;
        exitcond_reg_8482 <= exitcond_fu_3600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
        ap_reg_ppstg_exitcond_reg_8482_pp0_it10 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it9;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it11 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it10;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it12 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it11;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it13 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it12;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it14 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it13;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it15 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it14;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it16 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it15;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it17 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it16;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it18 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it17;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it19 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it18;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it2 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it1;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it20 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it19;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it21 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it20;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it22 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it21;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it23 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it22;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it24 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it23;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it25 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it24;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it26 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it25;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it27 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it26;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it28 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it27;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it29 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it28;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it3 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it2;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it30 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it29;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it31 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it30;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it32 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it31;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it33 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it32;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it34 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it33;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it35 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it34;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it36 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it35;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it37 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it36;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it38 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it37;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it39 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it38;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it4 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it3;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it40 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it39;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it41 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it40;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it42 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it41;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it43 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it42;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it44 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it43;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it45 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it44;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it46 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it45;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it47 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it46;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it48 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it47;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it49 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it48;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it5 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it4;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it50 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it49;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it51 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it50;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it52 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it51;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it53 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it52;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it54 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it53;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it55 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it54;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it6 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it5;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it7 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it6;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it8 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it7;
        ap_reg_ppstg_exitcond_reg_8482_pp0_it9 <= ap_reg_ppstg_exitcond_reg_8482_pp0_it8;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it10 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it9;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it11 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it10;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it12 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it11;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it12;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it14 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it15 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it14;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it16 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it15;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it17 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it16;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it18 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it17;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it18;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it20 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it21 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it20;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it22 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it21;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it23 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it22;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it24 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it23;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it24;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it26 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it27 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it26;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it28 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it27;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it29 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it28;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it30 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it29;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it30;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it32 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it33 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it32;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it34 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it33;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it35 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it34;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it36 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it35;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it36;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it38 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it39 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it38;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it40 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it39;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it41 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it40;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it42 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it41;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it42;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it44 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it45 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it44;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it46 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it45;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it47 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it46;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it48 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it47;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it48;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it4;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it50 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it51 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it50;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it52 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it51;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it53 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it52;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it54 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it53;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it54;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it56 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it57 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it56;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it58 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it57;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it59 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it58;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it6 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it5;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it60 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it59;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it61 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it60;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it6;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it8 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7;
        ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it9 <= ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it3 <= src_kernel_win_0_val_0_0_reg_8634;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it3 <= src_kernel_win_0_val_0_1_2_reg_8598;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it57 <= src_kernel_win_0_val_0_2_lo_1_reg_9551;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_2_reg_9557_pp0_it57 <= src_kernel_win_0_val_0_3_lo_2_reg_9557;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_2_reg_9557_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_2_reg_9557_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_2_reg_9563_pp0_it57 <= src_kernel_win_0_val_0_4_lo_2_reg_9563;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_2_reg_9563_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_2_reg_9563_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_2_reg_9569_pp0_it57 <= src_kernel_win_0_val_0_5_lo_2_reg_9569;
        ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_2_reg_9575_pp0_it57 <= src_kernel_win_0_val_0_6_lo_2_reg_9575;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it3 <= src_kernel_win_0_val_1_0_reg_8640;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it51 <= src_kernel_win_0_val_1_1_lo_2_reg_9453;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it51 <= src_kernel_win_0_val_1_2_lo_2_reg_9459;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_2_reg_9465_pp0_it51 <= src_kernel_win_0_val_1_3_lo_2_reg_9465;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_2_reg_9465_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_2_reg_9465_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_2_reg_9471_pp0_it51 <= src_kernel_win_0_val_1_4_lo_2_reg_9471;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_2_reg_9471_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_2_reg_9471_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_2_reg_9477_pp0_it51 <= src_kernel_win_0_val_1_5_lo_2_reg_9477;
        ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_2_reg_9483_pp0_it51 <= src_kernel_win_0_val_1_6_lo_2_reg_9483;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it3 <= src_kernel_win_0_val_2_0_reg_8647;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it45 <= src_kernel_win_0_val_2_1_lo_2_reg_9355;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it45 <= src_kernel_win_0_val_2_2_lo_2_reg_9361;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_2_reg_9367_pp0_it45 <= src_kernel_win_0_val_2_3_lo_2_reg_9367;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_2_reg_9367_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_2_reg_9367_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_2_reg_9373_pp0_it45 <= src_kernel_win_0_val_2_4_lo_2_reg_9373;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_2_reg_9373_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_2_reg_9373_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_2_reg_9379_pp0_it45 <= src_kernel_win_0_val_2_5_lo_2_reg_9379;
        ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_2_reg_9385_pp0_it45 <= src_kernel_win_0_val_2_6_lo_2_reg_9385;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it3 <= src_kernel_win_0_val_3_0_reg_8654;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it39 <= src_kernel_win_0_val_3_1_lo_2_reg_9257;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it39 <= src_kernel_win_0_val_3_2_lo_2_reg_9263;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_2_reg_9269_pp0_it39 <= src_kernel_win_0_val_3_3_lo_2_reg_9269;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_2_reg_9269_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_2_reg_9269_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_2_reg_9275_pp0_it39 <= src_kernel_win_0_val_3_4_lo_2_reg_9275;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_2_reg_9275_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_2_reg_9275_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_2_reg_9281_pp0_it39 <= src_kernel_win_0_val_3_5_lo_2_reg_9281;
        ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_2_reg_9287_pp0_it39 <= src_kernel_win_0_val_3_6_lo_2_reg_9287;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it3 <= src_kernel_win_0_val_4_0_reg_8661;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it33 <= src_kernel_win_0_val_4_1_lo_2_reg_9159;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it33 <= src_kernel_win_0_val_4_2_lo_2_reg_9165;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_2_reg_9171_pp0_it33 <= src_kernel_win_0_val_4_3_lo_2_reg_9171;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_2_reg_9171_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_2_reg_9171_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_2_reg_9177_pp0_it33 <= src_kernel_win_0_val_4_4_lo_2_reg_9177;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_2_reg_9177_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_2_reg_9177_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_2_reg_9183_pp0_it33 <= src_kernel_win_0_val_4_5_lo_2_reg_9183;
        ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_2_reg_9189_pp0_it33 <= src_kernel_win_0_val_4_6_lo_2_reg_9189;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it3 <= src_kernel_win_0_val_5_0_reg_8668;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it27 <= src_kernel_win_0_val_5_1_lo_2_reg_9061;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it27 <= src_kernel_win_0_val_5_2_lo_2_reg_9067;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_2_reg_9073_pp0_it27 <= src_kernel_win_0_val_5_3_lo_2_reg_9073;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_2_reg_9073_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_2_reg_9073_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_2_reg_9079_pp0_it27 <= src_kernel_win_0_val_5_4_lo_2_reg_9079;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_2_reg_9079_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_2_reg_9079_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_2_reg_9085_pp0_it27 <= src_kernel_win_0_val_5_5_lo_2_reg_9085;
        ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_2_reg_9091_pp0_it27 <= src_kernel_win_0_val_5_6_lo_2_reg_9091;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it3 <= src_kernel_win_0_val_6_0_reg_8675;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it21 <= src_kernel_win_0_val_6_1_lo_2_reg_8963;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it21 <= src_kernel_win_0_val_6_2_lo_2_reg_8969;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_2_reg_8975_pp0_it21 <= src_kernel_win_0_val_6_3_lo_2_reg_8975;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_2_reg_8975_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_2_reg_8975_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_2_reg_8981_pp0_it21 <= src_kernel_win_0_val_6_4_lo_2_reg_8981;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_2_reg_8981_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_2_reg_8981_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_2_reg_8987_pp0_it21 <= src_kernel_win_0_val_6_5_lo_2_reg_8987;
        ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_2_reg_8993_pp0_it21 <= src_kernel_win_0_val_6_6_lo_2_reg_8993;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it3 <= src_kernel_win_0_val_7_0_reg_8682;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it15 <= src_kernel_win_0_val_7_1_lo_2_reg_8865;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it15 <= src_kernel_win_0_val_7_2_lo_2_reg_8871;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_2_reg_8877_pp0_it15 <= src_kernel_win_0_val_7_3_lo_2_reg_8877;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_2_reg_8877_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_2_reg_8877_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_2_reg_8883_pp0_it15 <= src_kernel_win_0_val_7_4_lo_2_reg_8883;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_2_reg_8883_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_2_reg_8883_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_2_reg_8889_pp0_it15 <= src_kernel_win_0_val_7_5_lo_2_reg_8889;
        ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_2_reg_8895_pp0_it15 <= src_kernel_win_0_val_7_6_lo_2_reg_8895;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it3 <= src_kernel_win_0_val_8_0_reg_8689;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it9 <= src_kernel_win_0_val_8_1_lo_2_reg_8767;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it9 <= src_kernel_win_0_val_8_2_lo_2_reg_8773;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_2_reg_8779_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_2_reg_8779_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_2_reg_8779_pp0_it9 <= src_kernel_win_0_val_8_3_lo_2_reg_8779;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_2_reg_8785_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_2_reg_8785_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_2_reg_8785_pp0_it9 <= src_kernel_win_0_val_8_4_lo_2_reg_8785;
        ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_2_reg_8791_pp0_it9 <= src_kernel_win_0_val_8_5_lo_2_reg_8791;
        ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_2_reg_8797_pp0_it9 <= src_kernel_win_0_val_8_6_lo_2_reg_8797;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it3 <= src_kernel_win_0_val_9_0_reg_8696;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it3 <= src_kernel_win_0_val_9_1_lo_2_reg_8702;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it3 <= src_kernel_win_0_val_9_2_lo_2_reg_8708;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_1_reg_8628_pp0_it3 <= src_kernel_win_0_val_9_3_1_reg_8628;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_1_reg_8628_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_3_1_reg_8628_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_4_2_reg_8622_pp0_it3 <= src_kernel_win_0_val_9_4_2_reg_8622;
        ap_reg_ppstg_src_kernel_win_0_val_9_5_2_reg_8616_pp0_it3 <= src_kernel_win_0_val_9_5_2_reg_8616;
        src_kernel_win_0_val_0_1_2_reg_8598 <= src_kernel_win_0_val_0_1_fu_516;
        src_kernel_win_0_val_9_3_1_reg_8628 <= src_kernel_win_0_val_9_3_fu_868;
        src_kernel_win_0_val_9_4_2_reg_8622 <= src_kernel_win_0_val_9_4_fu_856;
        src_kernel_win_0_val_9_5_2_reg_8616 <= src_kernel_win_0_val_9_5_fu_816;
        src_kernel_win_0_val_9_6_2_reg_8610 <= src_kernel_win_0_val_9_6_fu_776;
        src_kernel_win_0_val_9_7_2_reg_8605 <= src_kernel_win_0_val_9_7_fu_736;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3600_p2))) begin
        brmerge_i_reg_8506 <= brmerge_i_fu_3660_p2;
        or_cond_i_i_i1_i_reg_8520 <= or_cond_i_i_i1_i_fu_3665_p2;
        or_cond_i_i_i_i1_i_reg_8496 <= or_cond_i_i_i_i1_i_fu_3646_p2;
        tmp_92_reg_8491 <= tmp_92_fu_3623_p1;
        tmp_94_reg_8501 <= ImagLoc_x_fu_3617_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_reg_8482))) begin
        col_assign_reg_8524 <= col_assign_fu_3700_p2;
        k_buf_0_val_10_2_i_addr_reg_8538 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_11_2_i_addr_reg_8544 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_12_2_i_addr_reg_8550 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_13_2_i_addr_reg_8556 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_14_2_i_addr_reg_8562 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_15_2_i_addr_reg_8568 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_16_2_i_addr_reg_8574 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_17_2_i_addr_reg_8580 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_18_2_i_addr_reg_8586 <= tmp_36_i_fu_3682_p1;
        k_buf_0_val_19_2_i_addr_reg_8592 <= tmp_36_i_fu_3682_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_8375 <= i_V_fu_3227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it1))) begin
        p_059_i_i_i32_3_0_1_i_reg_8714 <= p_059_i_i_i32_3_0_1_i_fu_4476_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it2))) begin
        p_059_i_i_i32_3_0_3_i_reg_8725 <= p_059_i_i_i32_3_0_3_i_fu_4568_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it3))) begin
        p_059_i_i_i32_3_0_4_i_reg_8732 <= p_059_i_i_i32_3_0_4_i_fu_4585_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it4))) begin
        p_059_i_i_i32_3_0_6_i_reg_8742 <= p_059_i_i_i32_3_0_6_i_fu_4620_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it5))) begin
        p_059_i_i_i32_3_0_8_i_reg_8753 <= p_059_i_i_i32_3_0_8_i_fu_4655_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it6))) begin
        p_059_i_i_i32_3_0_9_i_reg_8760 <= p_059_i_i_i32_3_0_9_i_fu_4672_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it8))) begin
        p_059_i_i_i32_3_1_2_i_reg_8819 <= p_059_i_i_i32_3_1_2_i_fu_4822_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it9))) begin
        p_059_i_i_i32_3_1_4_i_reg_8830 <= p_059_i_i_i32_3_1_4_i_fu_4857_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it10))) begin
        p_059_i_i_i32_3_1_5_i_reg_8837 <= p_059_i_i_i32_3_1_5_i_fu_4874_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it11))) begin
        p_059_i_i_i32_3_1_7_i_reg_8847 <= p_059_i_i_i32_3_1_7_i_fu_4909_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it12))) begin
        p_059_i_i_i32_3_1_9_i_reg_8858 <= p_059_i_i_i32_3_1_9_i_fu_4944_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7))) begin
        p_059_i_i_i32_3_1_i_reg_8809 <= p_059_i_i_i32_3_1_i_fu_4717_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it14))) begin
        p_059_i_i_i32_3_2_2_i_reg_8917 <= p_059_i_i_i32_3_2_2_i_fu_5095_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it15))) begin
        p_059_i_i_i32_3_2_4_i_reg_8928 <= p_059_i_i_i32_3_2_4_i_fu_5130_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it16))) begin
        p_059_i_i_i32_3_2_5_i_reg_8935 <= p_059_i_i_i32_3_2_5_i_fu_5147_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it17))) begin
        p_059_i_i_i32_3_2_7_i_reg_8945 <= p_059_i_i_i32_3_2_7_i_fu_5182_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it18))) begin
        p_059_i_i_i32_3_2_9_i_reg_8956 <= p_059_i_i_i32_3_2_9_i_fu_5217_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13))) begin
        p_059_i_i_i32_3_2_i_reg_8907 <= p_059_i_i_i32_3_2_i_fu_4990_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it20))) begin
        p_059_i_i_i32_3_3_2_i_reg_9015 <= p_059_i_i_i32_3_3_2_i_fu_5368_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it21))) begin
        p_059_i_i_i32_3_3_4_i_reg_9026 <= p_059_i_i_i32_3_3_4_i_fu_5403_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it22))) begin
        p_059_i_i_i32_3_3_5_i_reg_9033 <= p_059_i_i_i32_3_3_5_i_fu_5420_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it23))) begin
        p_059_i_i_i32_3_3_7_i_reg_9043 <= p_059_i_i_i32_3_3_7_i_fu_5455_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it24))) begin
        p_059_i_i_i32_3_3_9_i_reg_9054 <= p_059_i_i_i32_3_3_9_i_fu_5490_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19))) begin
        p_059_i_i_i32_3_3_i_reg_9005 <= p_059_i_i_i32_3_3_i_fu_5263_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it26))) begin
        p_059_i_i_i32_3_4_2_i_reg_9113 <= p_059_i_i_i32_3_4_2_i_fu_5641_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it27))) begin
        p_059_i_i_i32_3_4_4_i_reg_9124 <= p_059_i_i_i32_3_4_4_i_fu_5676_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it28))) begin
        p_059_i_i_i32_3_4_5_i_reg_9131 <= p_059_i_i_i32_3_4_5_i_fu_5693_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it29))) begin
        p_059_i_i_i32_3_4_7_i_reg_9141 <= p_059_i_i_i32_3_4_7_i_fu_5728_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it30))) begin
        p_059_i_i_i32_3_4_9_i_reg_9152 <= p_059_i_i_i32_3_4_9_i_fu_5763_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25))) begin
        p_059_i_i_i32_3_4_i_reg_9103 <= p_059_i_i_i32_3_4_i_fu_5536_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it32))) begin
        p_059_i_i_i32_3_5_2_i_reg_9211 <= p_059_i_i_i32_3_5_2_i_fu_5914_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it33))) begin
        p_059_i_i_i32_3_5_4_i_reg_9222 <= p_059_i_i_i32_3_5_4_i_fu_5949_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it34))) begin
        p_059_i_i_i32_3_5_5_i_reg_9229 <= p_059_i_i_i32_3_5_5_i_fu_5966_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it35))) begin
        p_059_i_i_i32_3_5_7_i_reg_9239 <= p_059_i_i_i32_3_5_7_i_fu_6001_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it36))) begin
        p_059_i_i_i32_3_5_9_i_reg_9250 <= p_059_i_i_i32_3_5_9_i_fu_6036_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31))) begin
        p_059_i_i_i32_3_5_i_reg_9201 <= p_059_i_i_i32_3_5_i_fu_5809_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it38))) begin
        p_059_i_i_i32_3_6_2_i_reg_9309 <= p_059_i_i_i32_3_6_2_i_fu_6187_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it39))) begin
        p_059_i_i_i32_3_6_4_i_reg_9320 <= p_059_i_i_i32_3_6_4_i_fu_6222_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it40))) begin
        p_059_i_i_i32_3_6_5_i_reg_9327 <= p_059_i_i_i32_3_6_5_i_fu_6239_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it41))) begin
        p_059_i_i_i32_3_6_7_i_reg_9337 <= p_059_i_i_i32_3_6_7_i_fu_6274_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it42))) begin
        p_059_i_i_i32_3_6_9_i_reg_9348 <= p_059_i_i_i32_3_6_9_i_fu_6309_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37))) begin
        p_059_i_i_i32_3_6_i_reg_9299 <= p_059_i_i_i32_3_6_i_fu_6082_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it44))) begin
        p_059_i_i_i32_3_7_2_i_reg_9407 <= p_059_i_i_i32_3_7_2_i_fu_6460_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it45))) begin
        p_059_i_i_i32_3_7_4_i_reg_9418 <= p_059_i_i_i32_3_7_4_i_fu_6495_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it46))) begin
        p_059_i_i_i32_3_7_5_i_reg_9425 <= p_059_i_i_i32_3_7_5_i_fu_6512_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it47))) begin
        p_059_i_i_i32_3_7_7_i_reg_9435 <= p_059_i_i_i32_3_7_7_i_fu_6547_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it48))) begin
        p_059_i_i_i32_3_7_9_i_reg_9446 <= p_059_i_i_i32_3_7_9_i_fu_6582_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43))) begin
        p_059_i_i_i32_3_7_i_reg_9397 <= p_059_i_i_i32_3_7_i_fu_6355_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it50))) begin
        p_059_i_i_i32_3_8_2_i_reg_9505 <= p_059_i_i_i32_3_8_2_i_fu_6733_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it51))) begin
        p_059_i_i_i32_3_8_4_i_reg_9516 <= p_059_i_i_i32_3_8_4_i_fu_6768_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it52))) begin
        p_059_i_i_i32_3_8_5_i_reg_9523 <= p_059_i_i_i32_3_8_5_i_fu_6785_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it53))) begin
        p_059_i_i_i32_3_8_7_i_reg_9533 <= p_059_i_i_i32_3_8_7_i_fu_6820_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it54))) begin
        p_059_i_i_i32_3_8_9_i_reg_9544 <= p_059_i_i_i32_3_8_9_i_fu_6855_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49))) begin
        p_059_i_i_i32_3_8_i_reg_9495 <= p_059_i_i_i32_3_8_i_fu_6628_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it56))) begin
        p_059_i_i_i32_3_9_2_i_reg_9597 <= p_059_i_i_i32_3_9_2_i_fu_6995_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it57))) begin
        p_059_i_i_i32_3_9_4_i_reg_9608 <= p_059_i_i_i32_3_9_4_i_fu_7030_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it58))) begin
        p_059_i_i_i32_3_9_5_i_reg_9615 <= p_059_i_i_i32_3_9_5_i_fu_7047_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it59))) begin
        p_059_i_i_i32_3_9_7_i_reg_9625 <= p_059_i_i_i32_3_9_7_i_fu_7082_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55))) begin
        p_059_i_i_i32_3_9_i_reg_9587 <= p_059_i_i_i32_3_9_i_fu_6898_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        right_border_buf_0_val_0_0_fu_880 <= col_buf_0_val_0_0_fu_3781_p3;
        right_border_buf_0_val_1_0_fu_908 <= col_buf_0_val_1_0_fu_3813_p3;
        right_border_buf_0_val_2_0_fu_904 <= col_buf_0_val_2_0_fu_3845_p3;
        right_border_buf_0_val_3_0_fu_900 <= col_buf_0_val_3_0_fu_3877_p3;
        right_border_buf_0_val_4_0_fu_896 <= col_buf_0_val_4_0_fu_3909_p3;
        right_border_buf_0_val_5_0_fu_892 <= col_buf_0_val_5_0_fu_3941_p3;
        right_border_buf_0_val_6_0_fu_888 <= col_buf_0_val_6_0_fu_3973_p3;
        right_border_buf_0_val_7_0_fu_884 <= col_buf_0_val_7_0_fu_4005_p3;
        right_border_buf_0_val_8_0_fu_876 <= col_buf_0_val_8_0_fu_4037_p3;
        right_border_buf_0_val_9_0_fu_872 <= col_buf_0_val_9_0_fu_4069_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3222_p2 == ap_const_lv1_0))) begin
        row_assign_9_1_t_i_reg_8437 <= row_assign_9_1_t_i_fu_3339_p2;
        row_assign_9_2_t_i_reg_8442 <= row_assign_9_2_t_i_fu_3366_p2;
        row_assign_9_3_t_i_reg_8447 <= row_assign_9_3_t_i_fu_3393_p2;
        row_assign_9_4_t_i_reg_8452 <= row_assign_9_4_t_i_fu_3420_p2;
        row_assign_9_5_t_i_reg_8457 <= row_assign_9_5_t_i_fu_3447_p2;
        row_assign_9_6_t_i_reg_8462 <= row_assign_9_6_t_i_fu_3474_p2;
        row_assign_9_7_t_i_reg_8467 <= row_assign_9_7_t_i_fu_3501_p2;
        row_assign_9_8_t_i_reg_8472 <= row_assign_9_8_t_i_fu_3528_p2;
        row_assign_9_9_t_i_reg_8477 <= row_assign_9_9_t_i_fu_3591_p2;
        row_assign_9_i_reg_8432 <= row_assign_9_i_fu_3312_p2;
        tmp_1251_i_reg_8394 <= tmp_1251_i_fu_3250_p2;
        tmp_125_5_i_reg_8398 <= tmp_125_5_i_fu_3256_p2;
        tmp_125_6_i_reg_8402 <= tmp_125_6_i_fu_3261_p2;
        tmp_125_7_i_reg_8406 <= tmp_125_7_i_fu_3267_p2;
        tmp_125_8_i_reg_8410 <= tmp_125_8_i_fu_3273_p2;
        tmp_125_9_i_reg_8414 <= tmp_125_9_i_fu_3279_p2;
        tmp_17_i_reg_8380 <= tmp_17_i_fu_3233_p2;
        tmp_1951_i_reg_8418 <= tmp_1951_i_fu_3285_p2;
        tmp_61_not_i_reg_8384 <= tmp_61_not_i_fu_3238_p2;
        tmp_99_i_reg_8389 <= tmp_99_i_fu_3244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_0_reg_8634 <= src_kernel_win_0_val_0_0_fu_4151_p3;
        src_kernel_win_0_val_1_0_reg_8640 <= src_kernel_win_0_val_1_0_fu_4183_p3;
        src_kernel_win_0_val_2_0_reg_8647 <= src_kernel_win_0_val_2_0_fu_4215_p3;
        src_kernel_win_0_val_3_0_reg_8654 <= src_kernel_win_0_val_3_0_fu_4247_p3;
        src_kernel_win_0_val_4_0_reg_8661 <= src_kernel_win_0_val_4_0_fu_4279_p3;
        src_kernel_win_0_val_5_0_reg_8668 <= src_kernel_win_0_val_5_0_fu_4311_p3;
        src_kernel_win_0_val_6_0_reg_8675 <= src_kernel_win_0_val_6_0_fu_4343_p3;
        src_kernel_win_0_val_7_0_reg_8682 <= src_kernel_win_0_val_7_0_fu_4375_p3;
        src_kernel_win_0_val_8_0_reg_8689 <= src_kernel_win_0_val_8_0_fu_4407_p3;
        src_kernel_win_0_val_9_0_reg_8696 <= src_kernel_win_0_val_9_0_fu_4439_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_1_fu_516 <= src_kernel_win_0_val_0_0_fu_4151_p3;
        src_kernel_win_0_val_9_1_fu_860 <= src_kernel_win_0_val_9_0_fu_4439_p3;
        src_kernel_win_0_val_9_2_fu_864 <= src_kernel_win_0_val_9_1_fu_860;
        src_kernel_win_0_val_9_3_fu_868 <= src_kernel_win_0_val_9_2_fu_864;
        src_kernel_win_0_val_9_4_fu_856 <= src_kernel_win_0_val_9_3_fu_868;
        src_kernel_win_0_val_9_5_fu_816 <= src_kernel_win_0_val_9_4_fu_856;
        src_kernel_win_0_val_9_6_fu_776 <= src_kernel_win_0_val_9_5_fu_816;
        src_kernel_win_0_val_9_7_fu_736 <= src_kernel_win_0_val_9_6_fu_776;
        src_kernel_win_0_val_9_8_fu_696 <= src_kernel_win_0_val_9_7_fu_736;
        src_kernel_win_0_val_9_9_fu_656 <= src_kernel_win_0_val_9_8_fu_696;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it55))) begin
        src_kernel_win_0_val_0_2_fu_512 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it55;
        src_kernel_win_0_val_0_3_fu_520 <= src_kernel_win_0_val_0_2_fu_512;
        src_kernel_win_0_val_0_4_fu_524 <= src_kernel_win_0_val_0_3_fu_520;
        src_kernel_win_0_val_0_5_fu_528 <= src_kernel_win_0_val_0_4_fu_524;
        src_kernel_win_0_val_0_6_fu_532 <= src_kernel_win_0_val_0_5_fu_528;
        src_kernel_win_0_val_0_7_fu_536 <= src_kernel_win_0_val_0_6_fu_532;
        src_kernel_win_0_val_0_8_fu_540 <= src_kernel_win_0_val_0_7_fu_536;
        src_kernel_win_0_val_0_9_fu_544 <= src_kernel_win_0_val_0_8_fu_540;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55) & (tmp_241_9_7_i_reg_8346 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_2_lo_1_reg_9551 <= src_kernel_win_0_val_0_2_fu_512;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55) & (tmp_241_9_6_i_reg_8341 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_3_lo_2_reg_9557 <= src_kernel_win_0_val_0_3_fu_520;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55) & (tmp_241_9_5_i_reg_8336 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_4_lo_2_reg_9563 <= src_kernel_win_0_val_0_4_fu_524;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55) & (tmp_241_9_4_i_reg_8331 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_5_lo_2_reg_9569 <= src_kernel_win_0_val_0_5_fu_528;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55) & (tmp_241_9_3_i_reg_8326 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_6_lo_2_reg_9575 <= src_kernel_win_0_val_0_6_fu_532;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55) & (tmp_241_9_2_i_reg_8321 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_7_lo_2_reg_9581 <= src_kernel_win_0_val_0_7_fu_536;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it49))) begin
        src_kernel_win_0_val_1_1_fu_548 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it49;
        src_kernel_win_0_val_1_2_fu_552 <= src_kernel_win_0_val_1_1_fu_548;
        src_kernel_win_0_val_1_3_fu_556 <= src_kernel_win_0_val_1_2_fu_552;
        src_kernel_win_0_val_1_4_fu_560 <= src_kernel_win_0_val_1_3_fu_556;
        src_kernel_win_0_val_1_5_fu_564 <= src_kernel_win_0_val_1_4_fu_560;
        src_kernel_win_0_val_1_6_fu_568 <= src_kernel_win_0_val_1_5_fu_564;
        src_kernel_win_0_val_1_7_fu_572 <= src_kernel_win_0_val_1_6_fu_568;
        src_kernel_win_0_val_1_8_fu_576 <= src_kernel_win_0_val_1_7_fu_572;
        src_kernel_win_0_val_1_9_fu_580 <= src_kernel_win_0_val_1_8_fu_576;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49) & (tmp_241_8_8_i_reg_8301 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_1_lo_2_reg_9453 <= src_kernel_win_0_val_1_1_fu_548;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49) & (tmp_241_8_7_i_reg_8296 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_2_lo_2_reg_9459 <= src_kernel_win_0_val_1_2_fu_552;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49) & (tmp_241_8_6_i_reg_8291 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_3_lo_2_reg_9465 <= src_kernel_win_0_val_1_3_fu_556;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49) & (tmp_241_8_5_i_reg_8286 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_4_lo_2_reg_9471 <= src_kernel_win_0_val_1_4_fu_560;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49) & (tmp_241_8_4_i_reg_8281 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_5_lo_2_reg_9477 <= src_kernel_win_0_val_1_5_fu_564;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49) & (tmp_241_8_3_i_reg_8276 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_6_lo_2_reg_9483 <= src_kernel_win_0_val_1_6_fu_568;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49) & (tmp_241_8_2_i_reg_8271 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_7_lo_2_reg_9489 <= src_kernel_win_0_val_1_7_fu_572;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it43))) begin
        src_kernel_win_0_val_2_1_fu_584 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it43;
        src_kernel_win_0_val_2_2_fu_588 <= src_kernel_win_0_val_2_1_fu_584;
        src_kernel_win_0_val_2_3_fu_592 <= src_kernel_win_0_val_2_2_fu_588;
        src_kernel_win_0_val_2_4_fu_596 <= src_kernel_win_0_val_2_3_fu_592;
        src_kernel_win_0_val_2_5_fu_600 <= src_kernel_win_0_val_2_4_fu_596;
        src_kernel_win_0_val_2_6_fu_604 <= src_kernel_win_0_val_2_5_fu_600;
        src_kernel_win_0_val_2_7_fu_608 <= src_kernel_win_0_val_2_6_fu_604;
        src_kernel_win_0_val_2_8_fu_612 <= src_kernel_win_0_val_2_7_fu_608;
        src_kernel_win_0_val_2_9_fu_616 <= src_kernel_win_0_val_2_8_fu_612;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43) & (tmp_241_7_8_i_reg_8251 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_1_lo_2_reg_9355 <= src_kernel_win_0_val_2_1_fu_584;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43) & (tmp_241_7_7_i_reg_8246 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_2_lo_2_reg_9361 <= src_kernel_win_0_val_2_2_fu_588;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43) & (tmp_241_7_6_i_reg_8241 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_3_lo_2_reg_9367 <= src_kernel_win_0_val_2_3_fu_592;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43) & (tmp_241_7_5_i_reg_8236 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_4_lo_2_reg_9373 <= src_kernel_win_0_val_2_4_fu_596;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43) & (tmp_241_7_4_i_reg_8231 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_5_lo_2_reg_9379 <= src_kernel_win_0_val_2_5_fu_600;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43) & (tmp_241_7_3_i_reg_8226 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_6_lo_2_reg_9385 <= src_kernel_win_0_val_2_6_fu_604;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43) & (tmp_241_7_2_i_reg_8221 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_7_lo_2_reg_9391 <= src_kernel_win_0_val_2_7_fu_608;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it37))) begin
        src_kernel_win_0_val_3_1_fu_620 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it37;
        src_kernel_win_0_val_3_2_fu_624 <= src_kernel_win_0_val_3_1_fu_620;
        src_kernel_win_0_val_3_3_fu_628 <= src_kernel_win_0_val_3_2_fu_624;
        src_kernel_win_0_val_3_4_fu_632 <= src_kernel_win_0_val_3_3_fu_628;
        src_kernel_win_0_val_3_5_fu_636 <= src_kernel_win_0_val_3_4_fu_632;
        src_kernel_win_0_val_3_6_fu_640 <= src_kernel_win_0_val_3_5_fu_636;
        src_kernel_win_0_val_3_7_fu_644 <= src_kernel_win_0_val_3_6_fu_640;
        src_kernel_win_0_val_3_8_fu_648 <= src_kernel_win_0_val_3_7_fu_644;
        src_kernel_win_0_val_3_9_fu_652 <= src_kernel_win_0_val_3_8_fu_648;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37) & (tmp_241_6_8_i_reg_8201 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_1_lo_2_reg_9257 <= src_kernel_win_0_val_3_1_fu_620;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37) & (tmp_241_6_7_i_reg_8196 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_2_lo_2_reg_9263 <= src_kernel_win_0_val_3_2_fu_624;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37) & (tmp_241_6_6_i_reg_8191 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_3_lo_2_reg_9269 <= src_kernel_win_0_val_3_3_fu_628;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37) & (tmp_241_6_5_i_reg_8186 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_4_lo_2_reg_9275 <= src_kernel_win_0_val_3_4_fu_632;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37) & (tmp_241_6_4_i_reg_8181 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_5_lo_2_reg_9281 <= src_kernel_win_0_val_3_5_fu_636;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37) & (tmp_241_6_3_i_reg_8176 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_6_lo_2_reg_9287 <= src_kernel_win_0_val_3_6_fu_640;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37) & (tmp_241_6_2_i_reg_8171 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_7_lo_2_reg_9293 <= src_kernel_win_0_val_3_7_fu_644;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it31))) begin
        src_kernel_win_0_val_4_1_fu_660 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it31;
        src_kernel_win_0_val_4_2_fu_664 <= src_kernel_win_0_val_4_1_fu_660;
        src_kernel_win_0_val_4_3_fu_668 <= src_kernel_win_0_val_4_2_fu_664;
        src_kernel_win_0_val_4_4_fu_672 <= src_kernel_win_0_val_4_3_fu_668;
        src_kernel_win_0_val_4_5_fu_676 <= src_kernel_win_0_val_4_4_fu_672;
        src_kernel_win_0_val_4_6_fu_680 <= src_kernel_win_0_val_4_5_fu_676;
        src_kernel_win_0_val_4_7_fu_684 <= src_kernel_win_0_val_4_6_fu_680;
        src_kernel_win_0_val_4_8_fu_688 <= src_kernel_win_0_val_4_7_fu_684;
        src_kernel_win_0_val_4_9_fu_692 <= src_kernel_win_0_val_4_8_fu_688;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31) & (tmp_241_5_8_i_reg_8151 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_1_lo_2_reg_9159 <= src_kernel_win_0_val_4_1_fu_660;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31) & (tmp_241_5_7_i_reg_8146 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_2_lo_2_reg_9165 <= src_kernel_win_0_val_4_2_fu_664;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31) & (tmp_241_5_6_i_reg_8141 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_3_lo_2_reg_9171 <= src_kernel_win_0_val_4_3_fu_668;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31) & (tmp_241_5_5_i_reg_8136 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_4_lo_2_reg_9177 <= src_kernel_win_0_val_4_4_fu_672;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31) & (tmp_241_5_4_i_reg_8131 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_5_lo_2_reg_9183 <= src_kernel_win_0_val_4_5_fu_676;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31) & (tmp_241_5_3_i_reg_8126 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_6_lo_2_reg_9189 <= src_kernel_win_0_val_4_6_fu_680;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31) & (tmp_241_5_2_i_reg_8121 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_7_lo_2_reg_9195 <= src_kernel_win_0_val_4_7_fu_684;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it25))) begin
        src_kernel_win_0_val_5_1_fu_700 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it25;
        src_kernel_win_0_val_5_2_fu_704 <= src_kernel_win_0_val_5_1_fu_700;
        src_kernel_win_0_val_5_3_fu_708 <= src_kernel_win_0_val_5_2_fu_704;
        src_kernel_win_0_val_5_4_fu_712 <= src_kernel_win_0_val_5_3_fu_708;
        src_kernel_win_0_val_5_5_fu_716 <= src_kernel_win_0_val_5_4_fu_712;
        src_kernel_win_0_val_5_6_fu_720 <= src_kernel_win_0_val_5_5_fu_716;
        src_kernel_win_0_val_5_7_fu_724 <= src_kernel_win_0_val_5_6_fu_720;
        src_kernel_win_0_val_5_8_fu_728 <= src_kernel_win_0_val_5_7_fu_724;
        src_kernel_win_0_val_5_9_fu_732 <= src_kernel_win_0_val_5_8_fu_728;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25) & (tmp_241_4_8_i_reg_8101 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_1_lo_2_reg_9061 <= src_kernel_win_0_val_5_1_fu_700;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25) & (tmp_241_4_7_i_reg_8096 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_2_lo_2_reg_9067 <= src_kernel_win_0_val_5_2_fu_704;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25) & (tmp_241_4_6_i_reg_8091 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_3_lo_2_reg_9073 <= src_kernel_win_0_val_5_3_fu_708;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25) & (tmp_241_4_5_i_reg_8086 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_4_lo_2_reg_9079 <= src_kernel_win_0_val_5_4_fu_712;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25) & (tmp_241_4_4_i_reg_8081 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_5_lo_2_reg_9085 <= src_kernel_win_0_val_5_5_fu_716;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25) & (tmp_241_4_3_i_reg_8076 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_6_lo_2_reg_9091 <= src_kernel_win_0_val_5_6_fu_720;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25) & (tmp_241_4_2_i_reg_8071 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_7_lo_2_reg_9097 <= src_kernel_win_0_val_5_7_fu_724;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it19))) begin
        src_kernel_win_0_val_6_1_fu_740 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it19;
        src_kernel_win_0_val_6_2_fu_744 <= src_kernel_win_0_val_6_1_fu_740;
        src_kernel_win_0_val_6_3_fu_748 <= src_kernel_win_0_val_6_2_fu_744;
        src_kernel_win_0_val_6_4_fu_752 <= src_kernel_win_0_val_6_3_fu_748;
        src_kernel_win_0_val_6_5_fu_756 <= src_kernel_win_0_val_6_4_fu_752;
        src_kernel_win_0_val_6_6_fu_760 <= src_kernel_win_0_val_6_5_fu_756;
        src_kernel_win_0_val_6_7_fu_764 <= src_kernel_win_0_val_6_6_fu_760;
        src_kernel_win_0_val_6_8_fu_768 <= src_kernel_win_0_val_6_7_fu_764;
        src_kernel_win_0_val_6_9_fu_772 <= src_kernel_win_0_val_6_8_fu_768;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19) & (tmp_241_3_8_i_reg_8051 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_1_lo_2_reg_8963 <= src_kernel_win_0_val_6_1_fu_740;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19) & (tmp_241_3_7_i_reg_8046 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_2_lo_2_reg_8969 <= src_kernel_win_0_val_6_2_fu_744;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19) & (tmp_241_3_6_i_reg_8041 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_3_lo_2_reg_8975 <= src_kernel_win_0_val_6_3_fu_748;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19) & (tmp_241_3_5_i_reg_8036 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_4_lo_2_reg_8981 <= src_kernel_win_0_val_6_4_fu_752;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19) & (tmp_241_3_4_i_reg_8031 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_5_lo_2_reg_8987 <= src_kernel_win_0_val_6_5_fu_756;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19) & (tmp_241_3_3_i_reg_8026 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_6_lo_2_reg_8993 <= src_kernel_win_0_val_6_6_fu_760;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19) & (tmp_241_3_2_i_reg_8021 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_7_lo_2_reg_8999 <= src_kernel_win_0_val_6_7_fu_764;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it13))) begin
        src_kernel_win_0_val_7_1_fu_780 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it13;
        src_kernel_win_0_val_7_2_fu_784 <= src_kernel_win_0_val_7_1_fu_780;
        src_kernel_win_0_val_7_3_fu_788 <= src_kernel_win_0_val_7_2_fu_784;
        src_kernel_win_0_val_7_4_fu_792 <= src_kernel_win_0_val_7_3_fu_788;
        src_kernel_win_0_val_7_5_fu_796 <= src_kernel_win_0_val_7_4_fu_792;
        src_kernel_win_0_val_7_6_fu_800 <= src_kernel_win_0_val_7_5_fu_796;
        src_kernel_win_0_val_7_7_fu_804 <= src_kernel_win_0_val_7_6_fu_800;
        src_kernel_win_0_val_7_8_fu_808 <= src_kernel_win_0_val_7_7_fu_804;
        src_kernel_win_0_val_7_9_fu_812 <= src_kernel_win_0_val_7_8_fu_808;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13) & (tmp_241_2_8_i_reg_8001 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_1_lo_2_reg_8865 <= src_kernel_win_0_val_7_1_fu_780;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13) & (tmp_241_2_7_i_reg_7996 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_2_lo_2_reg_8871 <= src_kernel_win_0_val_7_2_fu_784;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13) & (tmp_241_2_6_i_reg_7991 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_3_lo_2_reg_8877 <= src_kernel_win_0_val_7_3_fu_788;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13) & (tmp_241_2_5_i_reg_7986 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_4_lo_2_reg_8883 <= src_kernel_win_0_val_7_4_fu_792;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13) & (tmp_241_2_4_i_reg_7981 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_5_lo_2_reg_8889 <= src_kernel_win_0_val_7_5_fu_796;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13) & (tmp_241_2_3_i_reg_7976 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_6_lo_2_reg_8895 <= src_kernel_win_0_val_7_6_fu_800;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13) & (tmp_241_2_2_i_reg_7971 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_7_lo_2_reg_8901 <= src_kernel_win_0_val_7_7_fu_804;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it7))) begin
        src_kernel_win_0_val_8_1_fu_820 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it7;
        src_kernel_win_0_val_8_2_fu_824 <= src_kernel_win_0_val_8_1_fu_820;
        src_kernel_win_0_val_8_3_fu_828 <= src_kernel_win_0_val_8_2_fu_824;
        src_kernel_win_0_val_8_4_fu_832 <= src_kernel_win_0_val_8_3_fu_828;
        src_kernel_win_0_val_8_5_fu_836 <= src_kernel_win_0_val_8_4_fu_832;
        src_kernel_win_0_val_8_6_fu_840 <= src_kernel_win_0_val_8_5_fu_836;
        src_kernel_win_0_val_8_7_fu_844 <= src_kernel_win_0_val_8_6_fu_840;
        src_kernel_win_0_val_8_8_fu_848 <= src_kernel_win_0_val_8_7_fu_844;
        src_kernel_win_0_val_8_9_fu_852 <= src_kernel_win_0_val_8_8_fu_848;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7) & (tmp_241_1_8_i_reg_7951 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_1_lo_2_reg_8767 <= src_kernel_win_0_val_8_1_fu_820;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7) & (tmp_241_1_7_i_reg_7946 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_2_lo_2_reg_8773 <= src_kernel_win_0_val_8_2_fu_824;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7) & (tmp_241_1_6_i_reg_7941 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_3_lo_2_reg_8779 <= src_kernel_win_0_val_8_3_fu_828;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7) & (tmp_241_1_5_i_reg_7936 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_4_lo_2_reg_8785 <= src_kernel_win_0_val_8_4_fu_832;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7) & (tmp_241_1_4_i_reg_7931 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_5_lo_2_reg_8791 <= src_kernel_win_0_val_8_5_fu_836;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7) & (tmp_241_1_3_i_reg_7926 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_6_lo_2_reg_8797 <= src_kernel_win_0_val_8_6_fu_840;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7) & (tmp_241_1_2_i_reg_7921 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_7_lo_2_reg_8803 <= src_kernel_win_0_val_8_7_fu_844;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it1) & (tmp_241_0_8_i_reg_7901 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_1_lo_2_reg_8702 <= src_kernel_win_0_val_9_1_fu_860;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it1) & (tmp_241_0_7_i_reg_7896 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_2_lo_2_reg_8708 <= src_kernel_win_0_val_9_2_fu_864;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_1_6_i_reg_7941 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it10))) begin
        temp_0_i_i_i_i156_059_i_i_i32_14_reg_8842 <= temp_0_i_i_i_i156_059_i_i_i32_14_fu_4885_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it13) & (tmp_241_2_1_i_reg_7966 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_19_reg_8912 <= temp_0_i_i_i_i156_059_i_i_i32_19_fu_5002_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_2_6_i_reg_7991 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it16))) begin
        temp_0_i_i_i_i156_059_i_i_i32_24_reg_8940 <= temp_0_i_i_i_i156_059_i_i_i32_24_fu_5158_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it19) & (tmp_241_3_1_i_reg_8016 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_29_reg_9010 <= temp_0_i_i_i_i156_059_i_i_i32_29_fu_5275_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_3_6_i_reg_8041 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it22))) begin
        temp_0_i_i_i_i156_059_i_i_i32_34_reg_9038 <= temp_0_i_i_i_i156_059_i_i_i32_34_fu_5431_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it25) & (tmp_241_4_1_i_reg_8066 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_39_reg_9108 <= temp_0_i_i_i_i156_059_i_i_i32_39_fu_5548_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_4_6_i_reg_8091 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it28))) begin
        temp_0_i_i_i_i156_059_i_i_i32_44_reg_9136 <= temp_0_i_i_i_i156_059_i_i_i32_44_fu_5704_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it31) & (tmp_241_5_1_i_reg_8116 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_49_reg_9206 <= temp_0_i_i_i_i156_059_i_i_i32_49_fu_5821_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it3) & (tmp_241_0_5_i_reg_7886 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_4_reg_8737 <= temp_0_i_i_i_i156_059_i_i_i32_4_fu_4596_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_5_6_i_reg_8141 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it34))) begin
        temp_0_i_i_i_i156_059_i_i_i32_54_reg_9234 <= temp_0_i_i_i_i156_059_i_i_i32_54_fu_5977_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it37) & (tmp_241_6_1_i_reg_8166 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_59_reg_9304 <= temp_0_i_i_i_i156_059_i_i_i32_59_fu_6094_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_6_6_i_reg_8191 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it40))) begin
        temp_0_i_i_i_i156_059_i_i_i32_64_reg_9332 <= temp_0_i_i_i_i156_059_i_i_i32_64_fu_6250_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it43) & (tmp_241_7_1_i_reg_8216 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_69_reg_9402 <= temp_0_i_i_i_i156_059_i_i_i32_69_fu_6367_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_7_6_i_reg_8241 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it46))) begin
        temp_0_i_i_i_i156_059_i_i_i32_74_reg_9430 <= temp_0_i_i_i_i156_059_i_i_i32_74_fu_6523_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it49) & (tmp_241_8_1_i_reg_8266 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_79_reg_9500 <= temp_0_i_i_i_i156_059_i_i_i32_79_fu_6640_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_8_6_i_reg_8291 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it52))) begin
        temp_0_i_i_i_i156_059_i_i_i32_84_reg_9528 <= temp_0_i_i_i_i156_059_i_i_i32_84_fu_6796_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it55) & (tmp_241_9_1_i_reg_8316 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_89_reg_9592 <= temp_0_i_i_i_i156_059_i_i_i32_89_fu_6910_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_9_6_i_reg_8341 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it58))) begin
        temp_0_i_i_i_i156_059_i_i_i32_94_reg_9620 <= temp_0_i_i_i_i156_059_i_i_i32_94_fu_7058_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it7) & (tmp_241_1_1_i_reg_7916 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i156_059_i_i_i32_reg_8814 <= temp_0_i_i_i_i156_059_i_i_i32_fu_4729_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        tmp_241_0_1_i_reg_7866 <= tmp_241_0_1_i_fu_2612_p2;
        tmp_241_0_2_i_reg_7871 <= tmp_241_0_2_i_fu_2618_p2;
        tmp_241_0_3_i_reg_7876 <= tmp_241_0_3_i_fu_2624_p2;
        tmp_241_0_4_i_reg_7881 <= tmp_241_0_4_i_fu_2630_p2;
        tmp_241_0_5_i_reg_7886 <= tmp_241_0_5_i_fu_2636_p2;
        tmp_241_0_6_i_reg_7891 <= tmp_241_0_6_i_fu_2642_p2;
        tmp_241_0_7_i_reg_7896 <= tmp_241_0_7_i_fu_2648_p2;
        tmp_241_0_8_i_reg_7901 <= tmp_241_0_8_i_fu_2654_p2;
        tmp_241_0_9_i_reg_7906 <= tmp_241_0_9_i_fu_2660_p2;
        tmp_241_0_i_reg_7861 <= tmp_241_0_i_fu_2606_p2;
        tmp_241_1_1_i_reg_7916 <= tmp_241_1_1_i_fu_2672_p2;
        tmp_241_1_2_i_reg_7921 <= tmp_241_1_2_i_fu_2678_p2;
        tmp_241_1_3_i_reg_7926 <= tmp_241_1_3_i_fu_2684_p2;
        tmp_241_1_4_i_reg_7931 <= tmp_241_1_4_i_fu_2690_p2;
        tmp_241_1_5_i_reg_7936 <= tmp_241_1_5_i_fu_2696_p2;
        tmp_241_1_6_i_reg_7941 <= tmp_241_1_6_i_fu_2702_p2;
        tmp_241_1_7_i_reg_7946 <= tmp_241_1_7_i_fu_2708_p2;
        tmp_241_1_8_i_reg_7951 <= tmp_241_1_8_i_fu_2714_p2;
        tmp_241_1_9_i_reg_7956 <= tmp_241_1_9_i_fu_2720_p2;
        tmp_241_1_i_reg_7911 <= tmp_241_1_i_fu_2666_p2;
        tmp_241_2_1_i_reg_7966 <= tmp_241_2_1_i_fu_2732_p2;
        tmp_241_2_2_i_reg_7971 <= tmp_241_2_2_i_fu_2738_p2;
        tmp_241_2_3_i_reg_7976 <= tmp_241_2_3_i_fu_2744_p2;
        tmp_241_2_4_i_reg_7981 <= tmp_241_2_4_i_fu_2750_p2;
        tmp_241_2_5_i_reg_7986 <= tmp_241_2_5_i_fu_2756_p2;
        tmp_241_2_6_i_reg_7991 <= tmp_241_2_6_i_fu_2762_p2;
        tmp_241_2_7_i_reg_7996 <= tmp_241_2_7_i_fu_2768_p2;
        tmp_241_2_8_i_reg_8001 <= tmp_241_2_8_i_fu_2774_p2;
        tmp_241_2_9_i_reg_8006 <= tmp_241_2_9_i_fu_2780_p2;
        tmp_241_2_i_reg_7961 <= tmp_241_2_i_fu_2726_p2;
        tmp_241_3_1_i_reg_8016 <= tmp_241_3_1_i_fu_2792_p2;
        tmp_241_3_2_i_reg_8021 <= tmp_241_3_2_i_fu_2798_p2;
        tmp_241_3_3_i_reg_8026 <= tmp_241_3_3_i_fu_2804_p2;
        tmp_241_3_4_i_reg_8031 <= tmp_241_3_4_i_fu_2810_p2;
        tmp_241_3_5_i_reg_8036 <= tmp_241_3_5_i_fu_2816_p2;
        tmp_241_3_6_i_reg_8041 <= tmp_241_3_6_i_fu_2822_p2;
        tmp_241_3_7_i_reg_8046 <= tmp_241_3_7_i_fu_2828_p2;
        tmp_241_3_8_i_reg_8051 <= tmp_241_3_8_i_fu_2834_p2;
        tmp_241_3_9_i_reg_8056 <= tmp_241_3_9_i_fu_2840_p2;
        tmp_241_3_i_reg_8011 <= tmp_241_3_i_fu_2786_p2;
        tmp_241_4_1_i_reg_8066 <= tmp_241_4_1_i_fu_2852_p2;
        tmp_241_4_2_i_reg_8071 <= tmp_241_4_2_i_fu_2858_p2;
        tmp_241_4_3_i_reg_8076 <= tmp_241_4_3_i_fu_2864_p2;
        tmp_241_4_4_i_reg_8081 <= tmp_241_4_4_i_fu_2870_p2;
        tmp_241_4_5_i_reg_8086 <= tmp_241_4_5_i_fu_2876_p2;
        tmp_241_4_6_i_reg_8091 <= tmp_241_4_6_i_fu_2882_p2;
        tmp_241_4_7_i_reg_8096 <= tmp_241_4_7_i_fu_2888_p2;
        tmp_241_4_8_i_reg_8101 <= tmp_241_4_8_i_fu_2894_p2;
        tmp_241_4_9_i_reg_8106 <= tmp_241_4_9_i_fu_2900_p2;
        tmp_241_4_i_reg_8061 <= tmp_241_4_i_fu_2846_p2;
        tmp_241_5_1_i_reg_8116 <= tmp_241_5_1_i_fu_2912_p2;
        tmp_241_5_2_i_reg_8121 <= tmp_241_5_2_i_fu_2918_p2;
        tmp_241_5_3_i_reg_8126 <= tmp_241_5_3_i_fu_2924_p2;
        tmp_241_5_4_i_reg_8131 <= tmp_241_5_4_i_fu_2930_p2;
        tmp_241_5_5_i_reg_8136 <= tmp_241_5_5_i_fu_2936_p2;
        tmp_241_5_6_i_reg_8141 <= tmp_241_5_6_i_fu_2942_p2;
        tmp_241_5_7_i_reg_8146 <= tmp_241_5_7_i_fu_2948_p2;
        tmp_241_5_8_i_reg_8151 <= tmp_241_5_8_i_fu_2954_p2;
        tmp_241_5_9_i_reg_8156 <= tmp_241_5_9_i_fu_2960_p2;
        tmp_241_5_i_reg_8111 <= tmp_241_5_i_fu_2906_p2;
        tmp_241_6_1_i_reg_8166 <= tmp_241_6_1_i_fu_2972_p2;
        tmp_241_6_2_i_reg_8171 <= tmp_241_6_2_i_fu_2978_p2;
        tmp_241_6_3_i_reg_8176 <= tmp_241_6_3_i_fu_2984_p2;
        tmp_241_6_4_i_reg_8181 <= tmp_241_6_4_i_fu_2990_p2;
        tmp_241_6_5_i_reg_8186 <= tmp_241_6_5_i_fu_2996_p2;
        tmp_241_6_6_i_reg_8191 <= tmp_241_6_6_i_fu_3002_p2;
        tmp_241_6_7_i_reg_8196 <= tmp_241_6_7_i_fu_3008_p2;
        tmp_241_6_8_i_reg_8201 <= tmp_241_6_8_i_fu_3014_p2;
        tmp_241_6_9_i_reg_8206 <= tmp_241_6_9_i_fu_3020_p2;
        tmp_241_6_i_reg_8161 <= tmp_241_6_i_fu_2966_p2;
        tmp_241_7_1_i_reg_8216 <= tmp_241_7_1_i_fu_3032_p2;
        tmp_241_7_2_i_reg_8221 <= tmp_241_7_2_i_fu_3038_p2;
        tmp_241_7_3_i_reg_8226 <= tmp_241_7_3_i_fu_3044_p2;
        tmp_241_7_4_i_reg_8231 <= tmp_241_7_4_i_fu_3050_p2;
        tmp_241_7_5_i_reg_8236 <= tmp_241_7_5_i_fu_3056_p2;
        tmp_241_7_6_i_reg_8241 <= tmp_241_7_6_i_fu_3062_p2;
        tmp_241_7_7_i_reg_8246 <= tmp_241_7_7_i_fu_3068_p2;
        tmp_241_7_8_i_reg_8251 <= tmp_241_7_8_i_fu_3074_p2;
        tmp_241_7_9_i_reg_8256 <= tmp_241_7_9_i_fu_3080_p2;
        tmp_241_7_i_reg_8211 <= tmp_241_7_i_fu_3026_p2;
        tmp_241_8_1_i_reg_8266 <= tmp_241_8_1_i_fu_3092_p2;
        tmp_241_8_2_i_reg_8271 <= tmp_241_8_2_i_fu_3098_p2;
        tmp_241_8_3_i_reg_8276 <= tmp_241_8_3_i_fu_3104_p2;
        tmp_241_8_4_i_reg_8281 <= tmp_241_8_4_i_fu_3110_p2;
        tmp_241_8_5_i_reg_8286 <= tmp_241_8_5_i_fu_3116_p2;
        tmp_241_8_6_i_reg_8291 <= tmp_241_8_6_i_fu_3122_p2;
        tmp_241_8_7_i_reg_8296 <= tmp_241_8_7_i_fu_3128_p2;
        tmp_241_8_8_i_reg_8301 <= tmp_241_8_8_i_fu_3134_p2;
        tmp_241_8_9_i_reg_8306 <= tmp_241_8_9_i_fu_3140_p2;
        tmp_241_8_i_reg_8261 <= tmp_241_8_i_fu_3086_p2;
        tmp_241_9_1_i_reg_8316 <= tmp_241_9_1_i_fu_3152_p2;
        tmp_241_9_2_i_reg_8321 <= tmp_241_9_2_i_fu_3158_p2;
        tmp_241_9_3_i_reg_8326 <= tmp_241_9_3_i_fu_3164_p2;
        tmp_241_9_4_i_reg_8331 <= tmp_241_9_4_i_fu_3170_p2;
        tmp_241_9_5_i_reg_8336 <= tmp_241_9_5_i_fu_3176_p2;
        tmp_241_9_6_i_reg_8341 <= tmp_241_9_6_i_fu_3182_p2;
        tmp_241_9_7_i_reg_8346 <= tmp_241_9_7_i_fu_3188_p2;
        tmp_241_9_8_i_reg_8351 <= tmp_241_9_8_i_fu_3194_p2;
        tmp_241_9_9_i_reg_8356 <= tmp_241_9_9_i_fu_3200_p2;
        tmp_241_9_i_reg_8311 <= tmp_241_9_i_fu_3146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it1) & (tmp_241_0_2_i_reg_7871 == ap_const_lv1_0))) begin
        tmp_253_0_2_i_reg_8720 <= tmp_253_0_2_i_fu_4483_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_0_7_i_reg_7896 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it4))) begin
        tmp_253_0_7_i_reg_8748 <= tmp_253_0_7_i_fu_4627_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_1_3_i_reg_7926 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it8))) begin
        tmp_253_1_3_i_reg_8825 <= tmp_253_1_3_i_fu_4829_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_1_8_i_reg_7951 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it11))) begin
        tmp_253_1_8_i_reg_8853 <= tmp_253_1_8_i_fu_4916_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_2_3_i_reg_7976 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it14))) begin
        tmp_253_2_3_i_reg_8923 <= tmp_253_2_3_i_fu_5102_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_2_8_i_reg_8001 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it17))) begin
        tmp_253_2_8_i_reg_8951 <= tmp_253_2_8_i_fu_5189_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_3_3_i_reg_8026 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it20))) begin
        tmp_253_3_3_i_reg_9021 <= tmp_253_3_3_i_fu_5375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_3_8_i_reg_8051 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it23))) begin
        tmp_253_3_8_i_reg_9049 <= tmp_253_3_8_i_fu_5462_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_4_3_i_reg_8076 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it26))) begin
        tmp_253_4_3_i_reg_9119 <= tmp_253_4_3_i_fu_5648_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_4_8_i_reg_8101 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it29))) begin
        tmp_253_4_8_i_reg_9147 <= tmp_253_4_8_i_fu_5735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_5_3_i_reg_8126 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it32))) begin
        tmp_253_5_3_i_reg_9217 <= tmp_253_5_3_i_fu_5921_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_5_8_i_reg_8151 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it35))) begin
        tmp_253_5_8_i_reg_9245 <= tmp_253_5_8_i_fu_6008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_6_3_i_reg_8176 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it38))) begin
        tmp_253_6_3_i_reg_9315 <= tmp_253_6_3_i_fu_6194_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_6_8_i_reg_8201 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it41))) begin
        tmp_253_6_8_i_reg_9343 <= tmp_253_6_8_i_fu_6281_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_7_3_i_reg_8226 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it44))) begin
        tmp_253_7_3_i_reg_9413 <= tmp_253_7_3_i_fu_6467_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_7_8_i_reg_8251 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it47))) begin
        tmp_253_7_8_i_reg_9441 <= tmp_253_7_8_i_fu_6554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_8_3_i_reg_8276 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it50))) begin
        tmp_253_8_3_i_reg_9511 <= tmp_253_8_3_i_fu_6740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_8_8_i_reg_8301 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it53))) begin
        tmp_253_8_8_i_reg_9539 <= tmp_253_8_8_i_fu_6827_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_241_9_3_i_reg_8326 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it56))) begin
        tmp_253_9_3_i_reg_9603 <= tmp_253_9_3_i_fu_7002_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it59) & (tmp_241_9_8_i_reg_8351 == ap_const_lv1_0))) begin
        tmp_253_9_8_i_reg_9631 <= tmp_253_9_8_i_fu_7089_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it60))) begin
        tmp_82_reg_9636 <= tmp_82_fu_7117_p3;
    end
end

always @ (ap_done_reg or exitcond1_fu_3222_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3222_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_3222_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3222_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1527) begin
    if (ap_sig_bdd_1527) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1473) begin
    if (ap_sig_bdd_1473) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_3355) begin
    if (ap_sig_bdd_3355) begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))))) begin
        img_0_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        img_0_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it61 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it61) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        img_1_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        img_1_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_10_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_9_i_reg_8414 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_9_i_reg_8414)))) begin
        k_buf_0_val_10_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_9_i_reg_8414 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_9_i_reg_8414)))) begin
        k_buf_0_val_10_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_11_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_8_i_reg_8410 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_8_i_reg_8410)))) begin
        k_buf_0_val_11_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_10_2_i_q0 or ap_sig_bdd_6888 or ap_sig_bdd_6890 or ap_sig_bdd_6887) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_11_2_i_d1 = k_buf_0_val_10_2_i_q0;
        end else if (ap_sig_bdd_6888) begin
            k_buf_0_val_11_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_8_i_reg_8410 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_8_i_reg_8410)))) begin
        k_buf_0_val_11_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_12_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_7_i_reg_8406 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_7_i_reg_8406)))) begin
        k_buf_0_val_12_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_11_2_i_q0 or ap_sig_bdd_6890 or ap_sig_bdd_6887 or ap_sig_bdd_6893) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_12_2_i_d1 = k_buf_0_val_11_2_i_q0;
        end else if (ap_sig_bdd_6893) begin
            k_buf_0_val_12_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_7_i_reg_8406 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_7_i_reg_8406)))) begin
        k_buf_0_val_12_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_13_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_6_i_reg_8402 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_6_i_reg_8402)))) begin
        k_buf_0_val_13_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_12_2_i_q0 or ap_sig_bdd_6890 or ap_sig_bdd_6887 or ap_sig_bdd_6895) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_13_2_i_d1 = k_buf_0_val_12_2_i_q0;
        end else if (ap_sig_bdd_6895) begin
            k_buf_0_val_13_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_6_i_reg_8402 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_6_i_reg_8402)))) begin
        k_buf_0_val_13_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_14_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_5_i_reg_8398 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_5_i_reg_8398)))) begin
        k_buf_0_val_14_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_13_2_i_q0 or ap_sig_bdd_6890 or ap_sig_bdd_6887 or ap_sig_bdd_6897) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_14_2_i_d1 = k_buf_0_val_13_2_i_q0;
        end else if (ap_sig_bdd_6897) begin
            k_buf_0_val_14_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_125_5_i_reg_8398 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_125_5_i_reg_8398)))) begin
        k_buf_0_val_14_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_15_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_15_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_14_2_i_q0 or ap_sig_bdd_6890 or ap_sig_bdd_6887 or ap_sig_bdd_6899) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_15_2_i_d1 = k_buf_0_val_14_2_i_q0;
        end else if (ap_sig_bdd_6899) begin
            k_buf_0_val_15_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_15_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_16_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_16_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_15_2_i_q0 or ap_sig_bdd_6890 or ap_sig_bdd_6887 or ap_sig_bdd_6899) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_16_2_i_d1 = k_buf_0_val_15_2_i_q0;
        end else if (ap_sig_bdd_6899) begin
            k_buf_0_val_16_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_16_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_17_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_17_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_16_2_i_q0 or ap_sig_bdd_6890 or ap_sig_bdd_6887 or ap_sig_bdd_6899) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_17_2_i_d1 = k_buf_0_val_16_2_i_q0;
        end else if (ap_sig_bdd_6899) begin
            k_buf_0_val_17_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_17_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_18_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_18_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_17_2_i_q0 or ap_sig_bdd_6890 or ap_sig_bdd_6887 or ap_sig_bdd_6899) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_18_2_i_d1 = k_buf_0_val_17_2_i_q0;
        end else if (ap_sig_bdd_6899) begin
            k_buf_0_val_18_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_18_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_18_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_18_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_19_2_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_2_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_19_2_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_2_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_0_data_stream_0_V_dout or k_buf_0_val_18_2_i_q0 or ap_sig_bdd_6890 or ap_sig_bdd_6887 or ap_sig_bdd_6899) begin
    if (ap_sig_bdd_6887) begin
        if (ap_sig_bdd_6890) begin
            k_buf_0_val_19_2_i_d1 = k_buf_0_val_18_2_i_q0;
        end else if (ap_sig_bdd_6899) begin
            k_buf_0_val_19_2_i_d1 = img_0_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_19_2_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_19_2_i_d1 = 'bx;
    end
end

always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or tmp_1251_i_reg_8394 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394)))) begin
        k_buf_0_val_19_2_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_2_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_0_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_1_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_2_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_3_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_4_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_5_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_6_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_7_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_8_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1247)) begin
        wdw_val_9_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_1247 or exitcond1_fu_3222_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1551 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it61 or ap_sig_bdd_1679 or ap_reg_ppiten_pp0_it62) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_1247) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond1_fu_3222_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1551 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1679 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st66_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st66_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_fu_3617_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_18_cast_i_cast_fu_3596_p1));


always @ (ap_start or ap_done_reg or wdw_val_0_0_reload_empty_n or wdw_val_0_1_reload_empty_n or wdw_val_0_2_reload_empty_n or wdw_val_0_3_reload_empty_n or wdw_val_0_4_reload_empty_n or wdw_val_0_5_reload_empty_n or wdw_val_0_6_reload_empty_n or wdw_val_0_7_reload_empty_n or wdw_val_0_8_reload_empty_n or wdw_val_0_9_reload_empty_n or wdw_val_1_0_reload_empty_n or wdw_val_1_1_reload_empty_n or wdw_val_1_2_reload_empty_n or wdw_val_1_3_reload_empty_n or wdw_val_1_4_reload_empty_n or wdw_val_1_5_reload_empty_n or wdw_val_1_6_reload_empty_n or wdw_val_1_7_reload_empty_n or wdw_val_1_8_reload_empty_n or wdw_val_1_9_reload_empty_n or wdw_val_2_0_reload_empty_n or wdw_val_2_1_reload_empty_n or wdw_val_2_2_reload_empty_n or wdw_val_2_3_reload_empty_n or wdw_val_2_4_reload_empty_n or wdw_val_2_5_reload_empty_n or wdw_val_2_6_reload_empty_n or wdw_val_2_7_reload_empty_n or wdw_val_2_8_reload_empty_n or wdw_val_2_9_reload_empty_n or wdw_val_3_0_reload_empty_n or wdw_val_3_1_reload_empty_n or wdw_val_3_2_reload_empty_n or wdw_val_3_3_reload_empty_n or wdw_val_3_4_reload_empty_n or wdw_val_3_5_reload_empty_n or wdw_val_3_6_reload_empty_n or wdw_val_3_7_reload_empty_n or wdw_val_3_8_reload_empty_n or wdw_val_3_9_reload_empty_n or wdw_val_4_0_reload_empty_n or wdw_val_4_1_reload_empty_n or wdw_val_4_2_reload_empty_n or wdw_val_4_3_reload_empty_n or wdw_val_4_4_reload_empty_n or wdw_val_4_5_reload_empty_n or wdw_val_4_6_reload_empty_n or wdw_val_4_7_reload_empty_n or wdw_val_4_8_reload_empty_n or wdw_val_4_9_reload_empty_n or wdw_val_5_0_reload_empty_n or wdw_val_5_1_reload_empty_n or wdw_val_5_2_reload_empty_n or wdw_val_5_3_reload_empty_n or wdw_val_5_4_reload_empty_n or wdw_val_5_5_reload_empty_n or wdw_val_5_6_reload_empty_n or wdw_val_5_7_reload_empty_n or wdw_val_5_8_reload_empty_n or wdw_val_5_9_reload_empty_n or wdw_val_6_0_reload_empty_n or wdw_val_6_1_reload_empty_n or wdw_val_6_2_reload_empty_n or wdw_val_6_3_reload_empty_n or wdw_val_6_4_reload_empty_n or wdw_val_6_5_reload_empty_n or wdw_val_6_6_reload_empty_n or wdw_val_6_7_reload_empty_n or wdw_val_6_8_reload_empty_n or wdw_val_6_9_reload_empty_n or wdw_val_7_0_reload_empty_n or wdw_val_7_1_reload_empty_n or wdw_val_7_2_reload_empty_n or wdw_val_7_3_reload_empty_n or wdw_val_7_4_reload_empty_n or wdw_val_7_5_reload_empty_n or wdw_val_7_6_reload_empty_n or wdw_val_7_7_reload_empty_n or wdw_val_7_8_reload_empty_n or wdw_val_7_9_reload_empty_n or wdw_val_8_0_reload_empty_n or wdw_val_8_1_reload_empty_n or wdw_val_8_2_reload_empty_n or wdw_val_8_3_reload_empty_n or wdw_val_8_4_reload_empty_n or wdw_val_8_5_reload_empty_n or wdw_val_8_6_reload_empty_n or wdw_val_8_7_reload_empty_n or wdw_val_8_8_reload_empty_n or wdw_val_8_9_reload_empty_n or wdw_val_9_0_reload_empty_n or wdw_val_9_1_reload_empty_n or wdw_val_9_2_reload_empty_n or wdw_val_9_3_reload_empty_n or wdw_val_9_4_reload_empty_n or wdw_val_9_5_reload_empty_n or wdw_val_9_6_reload_empty_n or wdw_val_9_7_reload_empty_n or wdw_val_9_9_reload_empty_n or wdw_val_9_8_reload_empty_n or wdw_val_0_0_reload_out_full_n or wdw_val_0_1_reload_out_full_n or wdw_val_0_2_reload_out_full_n or wdw_val_0_3_reload_out_full_n or wdw_val_0_4_reload_out_full_n or wdw_val_0_5_reload_out_full_n or wdw_val_0_6_reload_out_full_n or wdw_val_0_7_reload_out_full_n or wdw_val_0_8_reload_out_full_n or wdw_val_0_9_reload_out_full_n or wdw_val_1_0_reload_out_full_n or wdw_val_1_1_reload_out_full_n or wdw_val_1_2_reload_out_full_n or wdw_val_1_3_reload_out_full_n or wdw_val_1_4_reload_out_full_n or wdw_val_1_5_reload_out_full_n or wdw_val_1_6_reload_out_full_n or wdw_val_1_7_reload_out_full_n or wdw_val_1_8_reload_out_full_n or wdw_val_1_9_reload_out_full_n or wdw_val_2_0_reload_out_full_n or wdw_val_2_1_reload_out_full_n or wdw_val_2_2_reload_out_full_n or wdw_val_2_3_reload_out_full_n or wdw_val_2_4_reload_out_full_n or wdw_val_2_5_reload_out_full_n or wdw_val_2_6_reload_out_full_n or wdw_val_2_7_reload_out_full_n or wdw_val_2_8_reload_out_full_n or wdw_val_2_9_reload_out_full_n or wdw_val_3_0_reload_out_full_n or wdw_val_3_1_reload_out_full_n or wdw_val_3_2_reload_out_full_n or wdw_val_3_3_reload_out_full_n or wdw_val_3_4_reload_out_full_n or wdw_val_3_5_reload_out_full_n or wdw_val_3_6_reload_out_full_n or wdw_val_3_7_reload_out_full_n or wdw_val_3_8_reload_out_full_n or wdw_val_3_9_reload_out_full_n or wdw_val_4_0_reload_out_full_n or wdw_val_4_1_reload_out_full_n or wdw_val_4_2_reload_out_full_n or wdw_val_4_3_reload_out_full_n or wdw_val_4_4_reload_out_full_n or wdw_val_4_5_reload_out_full_n or wdw_val_4_6_reload_out_full_n or wdw_val_4_7_reload_out_full_n or wdw_val_4_8_reload_out_full_n or wdw_val_4_9_reload_out_full_n or wdw_val_5_0_reload_out_full_n or wdw_val_5_1_reload_out_full_n or wdw_val_5_2_reload_out_full_n or wdw_val_5_3_reload_out_full_n or wdw_val_5_4_reload_out_full_n or wdw_val_5_5_reload_out_full_n or wdw_val_5_6_reload_out_full_n or wdw_val_5_7_reload_out_full_n or wdw_val_5_8_reload_out_full_n or wdw_val_5_9_reload_out_full_n or wdw_val_6_0_reload_out_full_n or wdw_val_6_1_reload_out_full_n or wdw_val_6_2_reload_out_full_n or wdw_val_6_3_reload_out_full_n or wdw_val_6_4_reload_out_full_n or wdw_val_6_5_reload_out_full_n or wdw_val_6_6_reload_out_full_n or wdw_val_6_7_reload_out_full_n or wdw_val_6_8_reload_out_full_n or wdw_val_6_9_reload_out_full_n or wdw_val_7_0_reload_out_full_n or wdw_val_7_1_reload_out_full_n or wdw_val_7_2_reload_out_full_n or wdw_val_7_3_reload_out_full_n or wdw_val_7_4_reload_out_full_n or wdw_val_7_5_reload_out_full_n or wdw_val_7_6_reload_out_full_n or wdw_val_7_7_reload_out_full_n or wdw_val_7_8_reload_out_full_n or wdw_val_7_9_reload_out_full_n or wdw_val_8_0_reload_out_full_n or wdw_val_8_1_reload_out_full_n or wdw_val_8_2_reload_out_full_n or wdw_val_8_3_reload_out_full_n or wdw_val_8_4_reload_out_full_n or wdw_val_8_5_reload_out_full_n or wdw_val_8_6_reload_out_full_n or wdw_val_8_7_reload_out_full_n or wdw_val_8_8_reload_out_full_n or wdw_val_8_9_reload_out_full_n or wdw_val_9_0_reload_out_full_n or wdw_val_9_1_reload_out_full_n or wdw_val_9_2_reload_out_full_n or wdw_val_9_3_reload_out_full_n or wdw_val_9_4_reload_out_full_n or wdw_val_9_5_reload_out_full_n or wdw_val_9_6_reload_out_full_n or wdw_val_9_7_reload_out_full_n or wdw_val_9_9_reload_out_full_n or wdw_val_9_8_reload_out_full_n) begin
    ap_sig_bdd_1247 = ((wdw_val_0_0_reload_empty_n == ap_const_logic_0) | (wdw_val_0_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_2_reload_empty_n == ap_const_logic_0) | (wdw_val_0_3_reload_empty_n == ap_const_logic_0) | (wdw_val_0_4_reload_empty_n == ap_const_logic_0) | (wdw_val_0_5_reload_empty_n == ap_const_logic_0) | (wdw_val_0_6_reload_empty_n == ap_const_logic_0) | (wdw_val_0_7_reload_empty_n == ap_const_logic_0) | (wdw_val_0_8_reload_empty_n == ap_const_logic_0) | (wdw_val_0_9_reload_empty_n == ap_const_logic_0) | (wdw_val_1_0_reload_empty_n == ap_const_logic_0) | (wdw_val_1_1_reload_empty_n == ap_const_logic_0) | (wdw_val_1_2_reload_empty_n == ap_const_logic_0) | (wdw_val_1_3_reload_empty_n == ap_const_logic_0) | (wdw_val_1_4_reload_empty_n == ap_const_logic_0) | (wdw_val_1_5_reload_empty_n == ap_const_logic_0) | (wdw_val_1_6_reload_empty_n == ap_const_logic_0) | (wdw_val_1_7_reload_empty_n == ap_const_logic_0) | (wdw_val_1_8_reload_empty_n == ap_const_logic_0) | (wdw_val_1_9_reload_empty_n == ap_const_logic_0) | (wdw_val_2_0_reload_empty_n == ap_const_logic_0) | (wdw_val_2_1_reload_empty_n == ap_const_logic_0) | (wdw_val_2_2_reload_empty_n == ap_const_logic_0) | (wdw_val_2_3_reload_empty_n == ap_const_logic_0) | (wdw_val_2_4_reload_empty_n == ap_const_logic_0) | (wdw_val_2_5_reload_empty_n == ap_const_logic_0) | (wdw_val_2_6_reload_empty_n == ap_const_logic_0) | (wdw_val_2_7_reload_empty_n == ap_const_logic_0) | (wdw_val_2_8_reload_empty_n == ap_const_logic_0) | (wdw_val_2_9_reload_empty_n == ap_const_logic_0) | (wdw_val_3_0_reload_empty_n == ap_const_logic_0) | (wdw_val_3_1_reload_empty_n == ap_const_logic_0) | (wdw_val_3_2_reload_empty_n == ap_const_logic_0) | (wdw_val_3_3_reload_empty_n == ap_const_logic_0) | (wdw_val_3_4_reload_empty_n == ap_const_logic_0) | (wdw_val_3_5_reload_empty_n == ap_const_logic_0) | (wdw_val_3_6_reload_empty_n == ap_const_logic_0) | (wdw_val_3_7_reload_empty_n == ap_const_logic_0) | (wdw_val_3_8_reload_empty_n == ap_const_logic_0) | (wdw_val_3_9_reload_empty_n == ap_const_logic_0) | (wdw_val_4_0_reload_empty_n == ap_const_logic_0) | (wdw_val_4_1_reload_empty_n == ap_const_logic_0) | (wdw_val_4_2_reload_empty_n == ap_const_logic_0) | (wdw_val_4_3_reload_empty_n == ap_const_logic_0) | (wdw_val_4_4_reload_empty_n == ap_const_logic_0) | (wdw_val_4_5_reload_empty_n == ap_const_logic_0) | (wdw_val_4_6_reload_empty_n == ap_const_logic_0) | (wdw_val_4_7_reload_empty_n == ap_const_logic_0) | (wdw_val_4_8_reload_empty_n == ap_const_logic_0) | (wdw_val_4_9_reload_empty_n == ap_const_logic_0) | (wdw_val_5_0_reload_empty_n == ap_const_logic_0) | (wdw_val_5_1_reload_empty_n == ap_const_logic_0) | (wdw_val_5_2_reload_empty_n == ap_const_logic_0) | (wdw_val_5_3_reload_empty_n == ap_const_logic_0) | (wdw_val_5_4_reload_empty_n == ap_const_logic_0) | (wdw_val_5_5_reload_empty_n == ap_const_logic_0) | (wdw_val_5_6_reload_empty_n == ap_const_logic_0) | (wdw_val_5_7_reload_empty_n == ap_const_logic_0) | (wdw_val_5_8_reload_empty_n == ap_const_logic_0) | (wdw_val_5_9_reload_empty_n == ap_const_logic_0) | (wdw_val_6_0_reload_empty_n == ap_const_logic_0) | (wdw_val_6_1_reload_empty_n == ap_const_logic_0) | (wdw_val_6_2_reload_empty_n == ap_const_logic_0) | (wdw_val_6_3_reload_empty_n == ap_const_logic_0) | (wdw_val_6_4_reload_empty_n == ap_const_logic_0) | (wdw_val_6_5_reload_empty_n == ap_const_logic_0) | (wdw_val_6_6_reload_empty_n == ap_const_logic_0) | (wdw_val_6_7_reload_empty_n == ap_const_logic_0) | (wdw_val_6_8_reload_empty_n == ap_const_logic_0) | (wdw_val_6_9_reload_empty_n == ap_const_logic_0) | (wdw_val_7_0_reload_empty_n == ap_const_logic_0) | (wdw_val_7_1_reload_empty_n == ap_const_logic_0) | (wdw_val_7_2_reload_empty_n == ap_const_logic_0) | (wdw_val_7_3_reload_empty_n == ap_const_logic_0) | (wdw_val_7_4_reload_empty_n == ap_const_logic_0) | (wdw_val_7_5_reload_empty_n == ap_const_logic_0) | (wdw_val_7_6_reload_empty_n == ap_const_logic_0) | (wdw_val_7_7_reload_empty_n == ap_const_logic_0) | (wdw_val_7_8_reload_empty_n == ap_const_logic_0) | (wdw_val_7_9_reload_empty_n == ap_const_logic_0) | (wdw_val_8_0_reload_empty_n == ap_const_logic_0) | (wdw_val_8_1_reload_empty_n == ap_const_logic_0) | (wdw_val_8_2_reload_empty_n == ap_const_logic_0) | (wdw_val_8_3_reload_empty_n == ap_const_logic_0) | (wdw_val_8_4_reload_empty_n == ap_const_logic_0) | (wdw_val_8_5_reload_empty_n == ap_const_logic_0) | (wdw_val_8_6_reload_empty_n == ap_const_logic_0) | (wdw_val_8_7_reload_empty_n == ap_const_logic_0) | (wdw_val_8_8_reload_empty_n == ap_const_logic_0) | (wdw_val_8_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_0_reload_empty_n == ap_const_logic_0) | (wdw_val_9_1_reload_empty_n == ap_const_logic_0) | (wdw_val_9_2_reload_empty_n == ap_const_logic_0) | (wdw_val_9_3_reload_empty_n == ap_const_logic_0) | (wdw_val_9_4_reload_empty_n == ap_const_logic_0) | (wdw_val_9_5_reload_empty_n == ap_const_logic_0) | (wdw_val_9_6_reload_empty_n == ap_const_logic_0) | (wdw_val_9_7_reload_empty_n == ap_const_logic_0) | (wdw_val_9_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_8_reload_empty_n == ap_const_logic_0) | (wdw_val_0_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_8_reload_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1473 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1527 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (img_0_data_stream_0_V_empty_n or tmp_17_i_reg_8380 or tmp_99_i_reg_8389 or ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) begin
    ap_sig_bdd_1551 = (((img_0_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_lv1_0 == tmp_99_i_reg_8389)) | ((img_0_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & ~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0)));
end


always @ (img_1_data_stream_0_V_full_n or ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it61) begin
    ap_sig_bdd_1679 = ((img_1_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i1_i_reg_8520_pp0_it61));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_3355 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_reg_ppstg_exitcond_reg_8482_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_6887 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8482_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i1_i_reg_8496_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (tmp_99_i_reg_8389 or tmp_125_8_i_reg_8410) begin
    ap_sig_bdd_6888 = ((ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(ap_const_lv1_0 == tmp_125_8_i_reg_8410));
end


always @ (tmp_17_i_reg_8380 or tmp_99_i_reg_8389) begin
    ap_sig_bdd_6890 = (~(ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(tmp_17_i_reg_8380 == ap_const_lv1_0));
end


always @ (tmp_99_i_reg_8389 or tmp_125_7_i_reg_8406) begin
    ap_sig_bdd_6893 = ((ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(ap_const_lv1_0 == tmp_125_7_i_reg_8406));
end


always @ (tmp_99_i_reg_8389 or tmp_125_6_i_reg_8402) begin
    ap_sig_bdd_6895 = ((ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(ap_const_lv1_0 == tmp_125_6_i_reg_8402));
end


always @ (tmp_99_i_reg_8389 or tmp_125_5_i_reg_8398) begin
    ap_sig_bdd_6897 = ((ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(ap_const_lv1_0 == tmp_125_5_i_reg_8398));
end


always @ (tmp_99_i_reg_8389 or tmp_1251_i_reg_8394) begin
    ap_sig_bdd_6899 = ((ap_const_lv1_0 == tmp_99_i_reg_8389) & ~(ap_const_lv1_0 == tmp_1251_i_reg_8394));
end

assign brmerge_i_fu_3660_p2 = (tmp_28_i_fu_3641_p2 | tmp_61_not_i_reg_8384);

assign col_assign_fu_3700_p2 = (tmp_fu_2572_p1 - tmp_95_fu_3696_p1);

assign col_buf_0_val_0_0_fu_3781_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_10_2_i_q0 : tmp_62_fu_3756_p12);

assign col_buf_0_val_1_0_fu_3813_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_11_2_i_q0 : tmp_63_fu_3788_p12);

assign col_buf_0_val_2_0_fu_3845_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_12_2_i_q0 : tmp_64_fu_3820_p12);

assign col_buf_0_val_3_0_fu_3877_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_13_2_i_q0 : tmp_65_fu_3852_p12);

assign col_buf_0_val_4_0_fu_3909_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_14_2_i_q0 : tmp_66_fu_3884_p12);

assign col_buf_0_val_5_0_fu_3941_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_15_2_i_q0 : tmp_67_fu_3916_p12);

assign col_buf_0_val_6_0_fu_3973_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_16_2_i_q0 : tmp_68_fu_3948_p12);

assign col_buf_0_val_7_0_fu_4005_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_17_2_i_q0 : tmp_69_fu_3980_p12);

assign col_buf_0_val_8_0_fu_4037_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_18_2_i_q0 : tmp_70_fu_4012_p12);

assign col_buf_0_val_9_0_fu_4069_p3 = ((ap_reg_ppstg_brmerge_i_reg_8506_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_19_2_i_q0 : tmp_71_fu_4044_p12);

assign exitcond1_fu_3222_p2 = (p_014_0_i_i_i1_i_reg_2536 == tmp_48_fu_3212_p2? 1'b1: 1'b0);

assign exitcond_fu_3600_p2 = (p_027_0_i_i_i1_i_reg_2547 == tmp_46_fu_3206_p2? 1'b1: 1'b0);

assign i_V_fu_3227_p2 = (p_014_0_i_i_i1_i_reg_2536 + ap_const_lv11_1);

assign img_1_data_stream_0_V_din = tmp_82_reg_9636;

assign j_V_fu_3605_p2 = (p_027_0_i_i_i1_i_reg_2547 + ap_const_lv11_1);

assign k_buf_0_val_10_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_10_2_i_address1 = k_buf_0_val_10_2_i_addr_reg_8538;

assign k_buf_0_val_10_2_i_d1 = img_0_data_stream_0_V_dout;

assign k_buf_0_val_11_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_11_2_i_address1 = k_buf_0_val_11_2_i_addr_reg_8544;

assign k_buf_0_val_12_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_12_2_i_address1 = k_buf_0_val_12_2_i_addr_reg_8550;

assign k_buf_0_val_13_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_13_2_i_address1 = k_buf_0_val_13_2_i_addr_reg_8556;

assign k_buf_0_val_14_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_14_2_i_address1 = k_buf_0_val_14_2_i_addr_reg_8562;

assign k_buf_0_val_15_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_15_2_i_address1 = k_buf_0_val_15_2_i_addr_reg_8568;

assign k_buf_0_val_16_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_16_2_i_address1 = k_buf_0_val_16_2_i_addr_reg_8574;

assign k_buf_0_val_17_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_17_2_i_address1 = k_buf_0_val_17_2_i_addr_reg_8580;

assign k_buf_0_val_18_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_18_2_i_address1 = k_buf_0_val_18_2_i_addr_reg_8586;

assign k_buf_0_val_19_2_i_address0 = tmp_36_i_fu_3682_p1;

assign k_buf_0_val_19_2_i_address1 = k_buf_0_val_19_2_i_addr_reg_8592;

assign or_cond_i411_i_i_i1_9_i_fu_3558_p2 = (tmp_202_9_i_fu_3553_p2 & rev_fu_3547_p2);

assign or_cond_i_i_i1_i_fu_3665_p2 = (tmp_99_i_reg_8389 & tmp_24_i_fu_3611_p2);

assign or_cond_i_i_i_i1_i_fu_3646_p2 = (tmp_28_i_fu_3641_p2 & rev1_fu_3635_p2);

assign p_059_i_i_i32_3_0_1_i_fu_4476_p3 = ((tmp_241_0_1_i_reg_7866[0:0] === 1'b1) ? p_temp_0_i_fu_4455_p3 : temp_0_i_i_i_i156_059_i_i_i_fu_4468_p3);

assign p_059_i_i_i32_3_0_2_i_fu_4550_p3 = ((tmp_241_0_2_i_reg_7871[0:0] === 1'b1) ? p_059_i_i_i32_3_0_1_i_reg_8714 : temp_0_i_i_i_i156_059_i_i_i32_1_fu_4545_p3);

assign p_059_i_i_i32_3_0_3_i_fu_4568_p3 = ((tmp_241_0_3_i_reg_7876[0:0] === 1'b1) ? p_059_i_i_i32_3_0_2_i_fu_4550_p3 : temp_0_i_i_i_i156_059_i_i_i32_2_fu_4561_p3);

assign p_059_i_i_i32_3_0_4_i_fu_4585_p3 = ((tmp_241_0_4_i_reg_7881[0:0] === 1'b1) ? p_059_i_i_i32_3_0_3_i_reg_8725 : temp_0_i_i_i_i156_059_i_i_i32_3_fu_4579_p3);

assign p_059_i_i_i32_3_0_5_i_fu_4603_p3 = ((tmp_241_0_5_i_reg_7886[0:0] === 1'b1) ? p_059_i_i_i32_3_0_4_i_reg_8732 : temp_0_i_i_i_i156_059_i_i_i32_4_reg_8737);

assign p_059_i_i_i32_3_0_6_i_fu_4620_p3 = ((tmp_241_0_6_i_reg_7891[0:0] === 1'b1) ? p_059_i_i_i32_3_0_5_i_fu_4603_p3 : temp_0_i_i_i_i156_059_i_i_i32_5_fu_4613_p3);

assign p_059_i_i_i32_3_0_7_i_fu_4637_p3 = ((tmp_241_0_7_i_reg_7896[0:0] === 1'b1) ? p_059_i_i_i32_3_0_6_i_reg_8742 : temp_0_i_i_i_i156_059_i_i_i32_6_fu_4632_p3);

assign p_059_i_i_i32_3_0_8_i_fu_4655_p3 = ((tmp_241_0_8_i_reg_7901[0:0] === 1'b1) ? p_059_i_i_i32_3_0_7_i_fu_4637_p3 : temp_0_i_i_i_i156_059_i_i_i32_7_fu_4648_p3);

assign p_059_i_i_i32_3_0_9_i_fu_4672_p3 = ((tmp_241_0_9_i_reg_7906[0:0] === 1'b1) ? p_059_i_i_i32_3_0_8_i_reg_8753 : temp_0_i_i_i_i156_059_i_i_i32_8_fu_4666_p3);

assign p_059_i_i_i32_3_1_1_i_fu_4805_p3 = ((tmp_241_1_1_i_reg_7916[0:0] === 1'b1) ? p_059_i_i_i32_3_1_i_reg_8809 : temp_0_i_i_i_i156_059_i_i_i32_reg_8814);

assign p_059_i_i_i32_3_1_2_i_fu_4822_p3 = ((tmp_241_1_2_i_reg_7921[0:0] === 1'b1) ? p_059_i_i_i32_3_1_1_i_fu_4805_p3 : temp_0_i_i_i_i156_059_i_i_i32_10_fu_4815_p3);

assign p_059_i_i_i32_3_1_3_i_fu_4839_p3 = ((tmp_241_1_3_i_reg_7926[0:0] === 1'b1) ? p_059_i_i_i32_3_1_2_i_reg_8819 : temp_0_i_i_i_i156_059_i_i_i32_11_fu_4834_p3);

assign p_059_i_i_i32_3_1_4_i_fu_4857_p3 = ((tmp_241_1_4_i_reg_7931[0:0] === 1'b1) ? p_059_i_i_i32_3_1_3_i_fu_4839_p3 : temp_0_i_i_i_i156_059_i_i_i32_12_fu_4850_p3);

assign p_059_i_i_i32_3_1_5_i_fu_4874_p3 = ((tmp_241_1_5_i_reg_7936[0:0] === 1'b1) ? p_059_i_i_i32_3_1_4_i_reg_8830 : temp_0_i_i_i_i156_059_i_i_i32_13_fu_4868_p3);

assign p_059_i_i_i32_3_1_6_i_fu_4892_p3 = ((tmp_241_1_6_i_reg_7941[0:0] === 1'b1) ? p_059_i_i_i32_3_1_5_i_reg_8837 : temp_0_i_i_i_i156_059_i_i_i32_14_reg_8842);

assign p_059_i_i_i32_3_1_7_i_fu_4909_p3 = ((tmp_241_1_7_i_reg_7946[0:0] === 1'b1) ? p_059_i_i_i32_3_1_6_i_fu_4892_p3 : temp_0_i_i_i_i156_059_i_i_i32_15_fu_4902_p3);

assign p_059_i_i_i32_3_1_8_i_fu_4926_p3 = ((tmp_241_1_8_i_reg_7951[0:0] === 1'b1) ? p_059_i_i_i32_3_1_7_i_reg_8847 : temp_0_i_i_i_i156_059_i_i_i32_16_fu_4921_p3);

assign p_059_i_i_i32_3_1_9_i_fu_4944_p3 = ((tmp_241_1_9_i_reg_7956[0:0] === 1'b1) ? p_059_i_i_i32_3_1_8_i_fu_4926_p3 : temp_0_i_i_i_i156_059_i_i_i32_17_fu_4937_p3);

assign p_059_i_i_i32_3_1_i_fu_4717_p3 = ((tmp_241_1_i_reg_7911[0:0] === 1'b1) ? p_059_i_i_i32_3_0_9_i_reg_8760 : temp_0_i_i_i_i156_059_i_i_i32_9_fu_4710_p3);

assign p_059_i_i_i32_3_2_1_i_fu_5078_p3 = ((tmp_241_2_1_i_reg_7966[0:0] === 1'b1) ? p_059_i_i_i32_3_2_i_reg_8907 : temp_0_i_i_i_i156_059_i_i_i32_19_reg_8912);

assign p_059_i_i_i32_3_2_2_i_fu_5095_p3 = ((tmp_241_2_2_i_reg_7971[0:0] === 1'b1) ? p_059_i_i_i32_3_2_1_i_fu_5078_p3 : temp_0_i_i_i_i156_059_i_i_i32_20_fu_5088_p3);

assign p_059_i_i_i32_3_2_3_i_fu_5112_p3 = ((tmp_241_2_3_i_reg_7976[0:0] === 1'b1) ? p_059_i_i_i32_3_2_2_i_reg_8917 : temp_0_i_i_i_i156_059_i_i_i32_21_fu_5107_p3);

assign p_059_i_i_i32_3_2_4_i_fu_5130_p3 = ((tmp_241_2_4_i_reg_7981[0:0] === 1'b1) ? p_059_i_i_i32_3_2_3_i_fu_5112_p3 : temp_0_i_i_i_i156_059_i_i_i32_22_fu_5123_p3);

assign p_059_i_i_i32_3_2_5_i_fu_5147_p3 = ((tmp_241_2_5_i_reg_7986[0:0] === 1'b1) ? p_059_i_i_i32_3_2_4_i_reg_8928 : temp_0_i_i_i_i156_059_i_i_i32_23_fu_5141_p3);

assign p_059_i_i_i32_3_2_6_i_fu_5165_p3 = ((tmp_241_2_6_i_reg_7991[0:0] === 1'b1) ? p_059_i_i_i32_3_2_5_i_reg_8935 : temp_0_i_i_i_i156_059_i_i_i32_24_reg_8940);

assign p_059_i_i_i32_3_2_7_i_fu_5182_p3 = ((tmp_241_2_7_i_reg_7996[0:0] === 1'b1) ? p_059_i_i_i32_3_2_6_i_fu_5165_p3 : temp_0_i_i_i_i156_059_i_i_i32_25_fu_5175_p3);

assign p_059_i_i_i32_3_2_8_i_fu_5199_p3 = ((tmp_241_2_8_i_reg_8001[0:0] === 1'b1) ? p_059_i_i_i32_3_2_7_i_reg_8945 : temp_0_i_i_i_i156_059_i_i_i32_26_fu_5194_p3);

assign p_059_i_i_i32_3_2_9_i_fu_5217_p3 = ((tmp_241_2_9_i_reg_8006[0:0] === 1'b1) ? p_059_i_i_i32_3_2_8_i_fu_5199_p3 : temp_0_i_i_i_i156_059_i_i_i32_27_fu_5210_p3);

assign p_059_i_i_i32_3_2_i_fu_4990_p3 = ((tmp_241_2_i_reg_7961[0:0] === 1'b1) ? p_059_i_i_i32_3_1_9_i_reg_8858 : temp_0_i_i_i_i156_059_i_i_i32_18_fu_4983_p3);

assign p_059_i_i_i32_3_3_1_i_fu_5351_p3 = ((tmp_241_3_1_i_reg_8016[0:0] === 1'b1) ? p_059_i_i_i32_3_3_i_reg_9005 : temp_0_i_i_i_i156_059_i_i_i32_29_reg_9010);

assign p_059_i_i_i32_3_3_2_i_fu_5368_p3 = ((tmp_241_3_2_i_reg_8021[0:0] === 1'b1) ? p_059_i_i_i32_3_3_1_i_fu_5351_p3 : temp_0_i_i_i_i156_059_i_i_i32_30_fu_5361_p3);

assign p_059_i_i_i32_3_3_3_i_fu_5385_p3 = ((tmp_241_3_3_i_reg_8026[0:0] === 1'b1) ? p_059_i_i_i32_3_3_2_i_reg_9015 : temp_0_i_i_i_i156_059_i_i_i32_31_fu_5380_p3);

assign p_059_i_i_i32_3_3_4_i_fu_5403_p3 = ((tmp_241_3_4_i_reg_8031[0:0] === 1'b1) ? p_059_i_i_i32_3_3_3_i_fu_5385_p3 : temp_0_i_i_i_i156_059_i_i_i32_32_fu_5396_p3);

assign p_059_i_i_i32_3_3_5_i_fu_5420_p3 = ((tmp_241_3_5_i_reg_8036[0:0] === 1'b1) ? p_059_i_i_i32_3_3_4_i_reg_9026 : temp_0_i_i_i_i156_059_i_i_i32_33_fu_5414_p3);

assign p_059_i_i_i32_3_3_6_i_fu_5438_p3 = ((tmp_241_3_6_i_reg_8041[0:0] === 1'b1) ? p_059_i_i_i32_3_3_5_i_reg_9033 : temp_0_i_i_i_i156_059_i_i_i32_34_reg_9038);

assign p_059_i_i_i32_3_3_7_i_fu_5455_p3 = ((tmp_241_3_7_i_reg_8046[0:0] === 1'b1) ? p_059_i_i_i32_3_3_6_i_fu_5438_p3 : temp_0_i_i_i_i156_059_i_i_i32_35_fu_5448_p3);

assign p_059_i_i_i32_3_3_8_i_fu_5472_p3 = ((tmp_241_3_8_i_reg_8051[0:0] === 1'b1) ? p_059_i_i_i32_3_3_7_i_reg_9043 : temp_0_i_i_i_i156_059_i_i_i32_36_fu_5467_p3);

assign p_059_i_i_i32_3_3_9_i_fu_5490_p3 = ((tmp_241_3_9_i_reg_8056[0:0] === 1'b1) ? p_059_i_i_i32_3_3_8_i_fu_5472_p3 : temp_0_i_i_i_i156_059_i_i_i32_37_fu_5483_p3);

assign p_059_i_i_i32_3_3_i_fu_5263_p3 = ((tmp_241_3_i_reg_8011[0:0] === 1'b1) ? p_059_i_i_i32_3_2_9_i_reg_8956 : temp_0_i_i_i_i156_059_i_i_i32_28_fu_5256_p3);

assign p_059_i_i_i32_3_4_1_i_fu_5624_p3 = ((tmp_241_4_1_i_reg_8066[0:0] === 1'b1) ? p_059_i_i_i32_3_4_i_reg_9103 : temp_0_i_i_i_i156_059_i_i_i32_39_reg_9108);

assign p_059_i_i_i32_3_4_2_i_fu_5641_p3 = ((tmp_241_4_2_i_reg_8071[0:0] === 1'b1) ? p_059_i_i_i32_3_4_1_i_fu_5624_p3 : temp_0_i_i_i_i156_059_i_i_i32_40_fu_5634_p3);

assign p_059_i_i_i32_3_4_3_i_fu_5658_p3 = ((tmp_241_4_3_i_reg_8076[0:0] === 1'b1) ? p_059_i_i_i32_3_4_2_i_reg_9113 : temp_0_i_i_i_i156_059_i_i_i32_41_fu_5653_p3);

assign p_059_i_i_i32_3_4_4_i_fu_5676_p3 = ((tmp_241_4_4_i_reg_8081[0:0] === 1'b1) ? p_059_i_i_i32_3_4_3_i_fu_5658_p3 : temp_0_i_i_i_i156_059_i_i_i32_42_fu_5669_p3);

assign p_059_i_i_i32_3_4_5_i_fu_5693_p3 = ((tmp_241_4_5_i_reg_8086[0:0] === 1'b1) ? p_059_i_i_i32_3_4_4_i_reg_9124 : temp_0_i_i_i_i156_059_i_i_i32_43_fu_5687_p3);

assign p_059_i_i_i32_3_4_6_i_fu_5711_p3 = ((tmp_241_4_6_i_reg_8091[0:0] === 1'b1) ? p_059_i_i_i32_3_4_5_i_reg_9131 : temp_0_i_i_i_i156_059_i_i_i32_44_reg_9136);

assign p_059_i_i_i32_3_4_7_i_fu_5728_p3 = ((tmp_241_4_7_i_reg_8096[0:0] === 1'b1) ? p_059_i_i_i32_3_4_6_i_fu_5711_p3 : temp_0_i_i_i_i156_059_i_i_i32_45_fu_5721_p3);

assign p_059_i_i_i32_3_4_8_i_fu_5745_p3 = ((tmp_241_4_8_i_reg_8101[0:0] === 1'b1) ? p_059_i_i_i32_3_4_7_i_reg_9141 : temp_0_i_i_i_i156_059_i_i_i32_46_fu_5740_p3);

assign p_059_i_i_i32_3_4_9_i_fu_5763_p3 = ((tmp_241_4_9_i_reg_8106[0:0] === 1'b1) ? p_059_i_i_i32_3_4_8_i_fu_5745_p3 : temp_0_i_i_i_i156_059_i_i_i32_47_fu_5756_p3);

assign p_059_i_i_i32_3_4_i_fu_5536_p3 = ((tmp_241_4_i_reg_8061[0:0] === 1'b1) ? p_059_i_i_i32_3_3_9_i_reg_9054 : temp_0_i_i_i_i156_059_i_i_i32_38_fu_5529_p3);

assign p_059_i_i_i32_3_5_1_i_fu_5897_p3 = ((tmp_241_5_1_i_reg_8116[0:0] === 1'b1) ? p_059_i_i_i32_3_5_i_reg_9201 : temp_0_i_i_i_i156_059_i_i_i32_49_reg_9206);

assign p_059_i_i_i32_3_5_2_i_fu_5914_p3 = ((tmp_241_5_2_i_reg_8121[0:0] === 1'b1) ? p_059_i_i_i32_3_5_1_i_fu_5897_p3 : temp_0_i_i_i_i156_059_i_i_i32_50_fu_5907_p3);

assign p_059_i_i_i32_3_5_3_i_fu_5931_p3 = ((tmp_241_5_3_i_reg_8126[0:0] === 1'b1) ? p_059_i_i_i32_3_5_2_i_reg_9211 : temp_0_i_i_i_i156_059_i_i_i32_51_fu_5926_p3);

assign p_059_i_i_i32_3_5_4_i_fu_5949_p3 = ((tmp_241_5_4_i_reg_8131[0:0] === 1'b1) ? p_059_i_i_i32_3_5_3_i_fu_5931_p3 : temp_0_i_i_i_i156_059_i_i_i32_52_fu_5942_p3);

assign p_059_i_i_i32_3_5_5_i_fu_5966_p3 = ((tmp_241_5_5_i_reg_8136[0:0] === 1'b1) ? p_059_i_i_i32_3_5_4_i_reg_9222 : temp_0_i_i_i_i156_059_i_i_i32_53_fu_5960_p3);

assign p_059_i_i_i32_3_5_6_i_fu_5984_p3 = ((tmp_241_5_6_i_reg_8141[0:0] === 1'b1) ? p_059_i_i_i32_3_5_5_i_reg_9229 : temp_0_i_i_i_i156_059_i_i_i32_54_reg_9234);

assign p_059_i_i_i32_3_5_7_i_fu_6001_p3 = ((tmp_241_5_7_i_reg_8146[0:0] === 1'b1) ? p_059_i_i_i32_3_5_6_i_fu_5984_p3 : temp_0_i_i_i_i156_059_i_i_i32_55_fu_5994_p3);

assign p_059_i_i_i32_3_5_8_i_fu_6018_p3 = ((tmp_241_5_8_i_reg_8151[0:0] === 1'b1) ? p_059_i_i_i32_3_5_7_i_reg_9239 : temp_0_i_i_i_i156_059_i_i_i32_56_fu_6013_p3);

assign p_059_i_i_i32_3_5_9_i_fu_6036_p3 = ((tmp_241_5_9_i_reg_8156[0:0] === 1'b1) ? p_059_i_i_i32_3_5_8_i_fu_6018_p3 : temp_0_i_i_i_i156_059_i_i_i32_57_fu_6029_p3);

assign p_059_i_i_i32_3_5_i_fu_5809_p3 = ((tmp_241_5_i_reg_8111[0:0] === 1'b1) ? p_059_i_i_i32_3_4_9_i_reg_9152 : temp_0_i_i_i_i156_059_i_i_i32_48_fu_5802_p3);

assign p_059_i_i_i32_3_6_1_i_fu_6170_p3 = ((tmp_241_6_1_i_reg_8166[0:0] === 1'b1) ? p_059_i_i_i32_3_6_i_reg_9299 : temp_0_i_i_i_i156_059_i_i_i32_59_reg_9304);

assign p_059_i_i_i32_3_6_2_i_fu_6187_p3 = ((tmp_241_6_2_i_reg_8171[0:0] === 1'b1) ? p_059_i_i_i32_3_6_1_i_fu_6170_p3 : temp_0_i_i_i_i156_059_i_i_i32_60_fu_6180_p3);

assign p_059_i_i_i32_3_6_3_i_fu_6204_p3 = ((tmp_241_6_3_i_reg_8176[0:0] === 1'b1) ? p_059_i_i_i32_3_6_2_i_reg_9309 : temp_0_i_i_i_i156_059_i_i_i32_61_fu_6199_p3);

assign p_059_i_i_i32_3_6_4_i_fu_6222_p3 = ((tmp_241_6_4_i_reg_8181[0:0] === 1'b1) ? p_059_i_i_i32_3_6_3_i_fu_6204_p3 : temp_0_i_i_i_i156_059_i_i_i32_62_fu_6215_p3);

assign p_059_i_i_i32_3_6_5_i_fu_6239_p3 = ((tmp_241_6_5_i_reg_8186[0:0] === 1'b1) ? p_059_i_i_i32_3_6_4_i_reg_9320 : temp_0_i_i_i_i156_059_i_i_i32_63_fu_6233_p3);

assign p_059_i_i_i32_3_6_6_i_fu_6257_p3 = ((tmp_241_6_6_i_reg_8191[0:0] === 1'b1) ? p_059_i_i_i32_3_6_5_i_reg_9327 : temp_0_i_i_i_i156_059_i_i_i32_64_reg_9332);

assign p_059_i_i_i32_3_6_7_i_fu_6274_p3 = ((tmp_241_6_7_i_reg_8196[0:0] === 1'b1) ? p_059_i_i_i32_3_6_6_i_fu_6257_p3 : temp_0_i_i_i_i156_059_i_i_i32_65_fu_6267_p3);

assign p_059_i_i_i32_3_6_8_i_fu_6291_p3 = ((tmp_241_6_8_i_reg_8201[0:0] === 1'b1) ? p_059_i_i_i32_3_6_7_i_reg_9337 : temp_0_i_i_i_i156_059_i_i_i32_66_fu_6286_p3);

assign p_059_i_i_i32_3_6_9_i_fu_6309_p3 = ((tmp_241_6_9_i_reg_8206[0:0] === 1'b1) ? p_059_i_i_i32_3_6_8_i_fu_6291_p3 : temp_0_i_i_i_i156_059_i_i_i32_67_fu_6302_p3);

assign p_059_i_i_i32_3_6_i_fu_6082_p3 = ((tmp_241_6_i_reg_8161[0:0] === 1'b1) ? p_059_i_i_i32_3_5_9_i_reg_9250 : temp_0_i_i_i_i156_059_i_i_i32_58_fu_6075_p3);

assign p_059_i_i_i32_3_7_1_i_fu_6443_p3 = ((tmp_241_7_1_i_reg_8216[0:0] === 1'b1) ? p_059_i_i_i32_3_7_i_reg_9397 : temp_0_i_i_i_i156_059_i_i_i32_69_reg_9402);

assign p_059_i_i_i32_3_7_2_i_fu_6460_p3 = ((tmp_241_7_2_i_reg_8221[0:0] === 1'b1) ? p_059_i_i_i32_3_7_1_i_fu_6443_p3 : temp_0_i_i_i_i156_059_i_i_i32_70_fu_6453_p3);

assign p_059_i_i_i32_3_7_3_i_fu_6477_p3 = ((tmp_241_7_3_i_reg_8226[0:0] === 1'b1) ? p_059_i_i_i32_3_7_2_i_reg_9407 : temp_0_i_i_i_i156_059_i_i_i32_71_fu_6472_p3);

assign p_059_i_i_i32_3_7_4_i_fu_6495_p3 = ((tmp_241_7_4_i_reg_8231[0:0] === 1'b1) ? p_059_i_i_i32_3_7_3_i_fu_6477_p3 : temp_0_i_i_i_i156_059_i_i_i32_72_fu_6488_p3);

assign p_059_i_i_i32_3_7_5_i_fu_6512_p3 = ((tmp_241_7_5_i_reg_8236[0:0] === 1'b1) ? p_059_i_i_i32_3_7_4_i_reg_9418 : temp_0_i_i_i_i156_059_i_i_i32_73_fu_6506_p3);

assign p_059_i_i_i32_3_7_6_i_fu_6530_p3 = ((tmp_241_7_6_i_reg_8241[0:0] === 1'b1) ? p_059_i_i_i32_3_7_5_i_reg_9425 : temp_0_i_i_i_i156_059_i_i_i32_74_reg_9430);

assign p_059_i_i_i32_3_7_7_i_fu_6547_p3 = ((tmp_241_7_7_i_reg_8246[0:0] === 1'b1) ? p_059_i_i_i32_3_7_6_i_fu_6530_p3 : temp_0_i_i_i_i156_059_i_i_i32_75_fu_6540_p3);

assign p_059_i_i_i32_3_7_8_i_fu_6564_p3 = ((tmp_241_7_8_i_reg_8251[0:0] === 1'b1) ? p_059_i_i_i32_3_7_7_i_reg_9435 : temp_0_i_i_i_i156_059_i_i_i32_76_fu_6559_p3);

assign p_059_i_i_i32_3_7_9_i_fu_6582_p3 = ((tmp_241_7_9_i_reg_8256[0:0] === 1'b1) ? p_059_i_i_i32_3_7_8_i_fu_6564_p3 : temp_0_i_i_i_i156_059_i_i_i32_77_fu_6575_p3);

assign p_059_i_i_i32_3_7_i_fu_6355_p3 = ((tmp_241_7_i_reg_8211[0:0] === 1'b1) ? p_059_i_i_i32_3_6_9_i_reg_9348 : temp_0_i_i_i_i156_059_i_i_i32_68_fu_6348_p3);

assign p_059_i_i_i32_3_8_1_i_fu_6716_p3 = ((tmp_241_8_1_i_reg_8266[0:0] === 1'b1) ? p_059_i_i_i32_3_8_i_reg_9495 : temp_0_i_i_i_i156_059_i_i_i32_79_reg_9500);

assign p_059_i_i_i32_3_8_2_i_fu_6733_p3 = ((tmp_241_8_2_i_reg_8271[0:0] === 1'b1) ? p_059_i_i_i32_3_8_1_i_fu_6716_p3 : temp_0_i_i_i_i156_059_i_i_i32_80_fu_6726_p3);

assign p_059_i_i_i32_3_8_3_i_fu_6750_p3 = ((tmp_241_8_3_i_reg_8276[0:0] === 1'b1) ? p_059_i_i_i32_3_8_2_i_reg_9505 : temp_0_i_i_i_i156_059_i_i_i32_81_fu_6745_p3);

assign p_059_i_i_i32_3_8_4_i_fu_6768_p3 = ((tmp_241_8_4_i_reg_8281[0:0] === 1'b1) ? p_059_i_i_i32_3_8_3_i_fu_6750_p3 : temp_0_i_i_i_i156_059_i_i_i32_82_fu_6761_p3);

assign p_059_i_i_i32_3_8_5_i_fu_6785_p3 = ((tmp_241_8_5_i_reg_8286[0:0] === 1'b1) ? p_059_i_i_i32_3_8_4_i_reg_9516 : temp_0_i_i_i_i156_059_i_i_i32_83_fu_6779_p3);

assign p_059_i_i_i32_3_8_6_i_fu_6803_p3 = ((tmp_241_8_6_i_reg_8291[0:0] === 1'b1) ? p_059_i_i_i32_3_8_5_i_reg_9523 : temp_0_i_i_i_i156_059_i_i_i32_84_reg_9528);

assign p_059_i_i_i32_3_8_7_i_fu_6820_p3 = ((tmp_241_8_7_i_reg_8296[0:0] === 1'b1) ? p_059_i_i_i32_3_8_6_i_fu_6803_p3 : temp_0_i_i_i_i156_059_i_i_i32_85_fu_6813_p3);

assign p_059_i_i_i32_3_8_8_i_fu_6837_p3 = ((tmp_241_8_8_i_reg_8301[0:0] === 1'b1) ? p_059_i_i_i32_3_8_7_i_reg_9533 : temp_0_i_i_i_i156_059_i_i_i32_86_fu_6832_p3);

assign p_059_i_i_i32_3_8_9_i_fu_6855_p3 = ((tmp_241_8_9_i_reg_8306[0:0] === 1'b1) ? p_059_i_i_i32_3_8_8_i_fu_6837_p3 : temp_0_i_i_i_i156_059_i_i_i32_87_fu_6848_p3);

assign p_059_i_i_i32_3_8_i_fu_6628_p3 = ((tmp_241_8_i_reg_8261[0:0] === 1'b1) ? p_059_i_i_i32_3_7_9_i_reg_9446 : temp_0_i_i_i_i156_059_i_i_i32_78_fu_6621_p3);

assign p_059_i_i_i32_3_9_1_i_fu_6978_p3 = ((tmp_241_9_1_i_reg_8316[0:0] === 1'b1) ? p_059_i_i_i32_3_9_i_reg_9587 : temp_0_i_i_i_i156_059_i_i_i32_89_reg_9592);

assign p_059_i_i_i32_3_9_2_i_fu_6995_p3 = ((tmp_241_9_2_i_reg_8321[0:0] === 1'b1) ? p_059_i_i_i32_3_9_1_i_fu_6978_p3 : temp_0_i_i_i_i156_059_i_i_i32_90_fu_6988_p3);

assign p_059_i_i_i32_3_9_3_i_fu_7012_p3 = ((tmp_241_9_3_i_reg_8326[0:0] === 1'b1) ? p_059_i_i_i32_3_9_2_i_reg_9597 : temp_0_i_i_i_i156_059_i_i_i32_91_fu_7007_p3);

assign p_059_i_i_i32_3_9_4_i_fu_7030_p3 = ((tmp_241_9_4_i_reg_8331[0:0] === 1'b1) ? p_059_i_i_i32_3_9_3_i_fu_7012_p3 : temp_0_i_i_i_i156_059_i_i_i32_92_fu_7023_p3);

assign p_059_i_i_i32_3_9_5_i_fu_7047_p3 = ((tmp_241_9_5_i_reg_8336[0:0] === 1'b1) ? p_059_i_i_i32_3_9_4_i_reg_9608 : temp_0_i_i_i_i156_059_i_i_i32_93_fu_7041_p3);

assign p_059_i_i_i32_3_9_6_i_fu_7065_p3 = ((tmp_241_9_6_i_reg_8341[0:0] === 1'b1) ? p_059_i_i_i32_3_9_5_i_reg_9615 : temp_0_i_i_i_i156_059_i_i_i32_94_reg_9620);

assign p_059_i_i_i32_3_9_7_i_fu_7082_p3 = ((tmp_241_9_7_i_reg_8346[0:0] === 1'b1) ? p_059_i_i_i32_3_9_6_i_fu_7065_p3 : temp_0_i_i_i_i156_059_i_i_i32_95_fu_7075_p3);

assign p_059_i_i_i32_3_9_8_i_fu_7099_p3 = ((tmp_241_9_8_i_reg_8351[0:0] === 1'b1) ? p_059_i_i_i32_3_9_7_i_reg_9625 : temp_0_i_i_i_i156_059_i_i_i32_96_fu_7094_p3);

assign p_059_i_i_i32_3_9_i_fu_6898_p3 = ((tmp_241_9_i_reg_8311[0:0] === 1'b1) ? p_059_i_i_i32_3_8_9_i_reg_9544 : temp_0_i_i_i_i156_059_i_i_i32_88_fu_6891_p3);

assign p_assign_2_fu_3670_p3 = ((tmp_94_reg_8501[0:0] === 1'b1) ? ap_const_lv11_0 : tmp_13_i_fu_2566_p2);

assign p_assign_6_1_i_fu_3317_p2 = ($signed(ap_const_lv12_FFE) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_assign_6_2_i_fu_3344_p2 = ($signed(ap_const_lv12_FFD) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_assign_6_3_i_fu_3371_p2 = ($signed(ap_const_lv12_FFC) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_assign_6_4_i_fu_3398_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_assign_6_5_i_fu_3425_p2 = ($signed(ap_const_lv12_FFA) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_assign_6_6_i_fu_3452_p2 = ($signed(ap_const_lv12_FF9) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_assign_6_7_i_fu_3479_p2 = ($signed(ap_const_lv12_FF8) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_assign_6_8_i_fu_3506_p2 = ($signed(ap_const_lv12_FF7) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_assign_6_9_i_fu_3533_p2 = ($signed(ap_const_lv12_FF6) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign p_neg392_i_i_i1_i_fu_2576_p2 = ($signed(ap_const_lv11_7FF) + $signed(rows));

assign p_temp_0_i_fu_4455_p3 = ((tmp_241_0_i_reg_7861[0:0] === 1'b1) ? ap_const_lv8_FF : src_kernel_win_0_val_9_9_fu_656);

assign rev1_fu_3635_p2 = (tmp_93_fu_3627_p3 ^ ap_const_lv1_1);

assign rev_fu_3547_p2 = (tmp_89_fu_3539_p3 ^ ap_const_lv1_1);

assign row_assign_9_1_t_i_fu_3339_p2 = (tmp_54_fu_2586_p1 - tmp_43_fu_3332_p3);

assign row_assign_9_2_t_i_fu_3366_p2 = (tmp_54_fu_2586_p1 - tmp_45_fu_3359_p3);

assign row_assign_9_3_t_i_fu_3393_p2 = (tmp_54_fu_2586_p1 - tmp_47_fu_3386_p3);

assign row_assign_9_4_t_i_fu_3420_p2 = (tmp_54_fu_2586_p1 - tmp_49_fu_3413_p3);

assign row_assign_9_5_t_i_fu_3447_p2 = (tmp_54_fu_2586_p1 - tmp_50_fu_3440_p3);

assign row_assign_9_6_t_i_fu_3474_p2 = (tmp_54_fu_2586_p1 - tmp_51_fu_3467_p3);

assign row_assign_9_7_t_i_fu_3501_p2 = (tmp_54_fu_2586_p1 - tmp_53_fu_3494_p3);

assign row_assign_9_8_t_i_fu_3528_p2 = (tmp_54_fu_2586_p1 - tmp_55_fu_3521_p3);

assign row_assign_9_9_t_i_fu_3591_p2 = (tmp_54_fu_2586_p1 - tmp_60_fu_3583_p3);

assign row_assign_9_i_fu_3312_p2 = (tmp_54_fu_2586_p1 - tmp_s_fu_3305_p3);

assign src_kernel_win_0_val_0_0_fu_4151_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_72_fu_4126_p12 : col_buf_0_val_0_0_fu_3781_p3);

assign src_kernel_win_0_val_1_0_fu_4183_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_73_fu_4158_p12 : col_buf_0_val_1_0_fu_3813_p3);

assign src_kernel_win_0_val_2_0_fu_4215_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_74_fu_4190_p12 : col_buf_0_val_2_0_fu_3845_p3);

assign src_kernel_win_0_val_3_0_fu_4247_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_75_fu_4222_p12 : col_buf_0_val_3_0_fu_3877_p3);

assign src_kernel_win_0_val_4_0_fu_4279_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_76_fu_4254_p12 : col_buf_0_val_4_0_fu_3909_p3);

assign src_kernel_win_0_val_5_0_fu_4311_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_77_fu_4286_p12 : col_buf_0_val_5_0_fu_3941_p3);

assign src_kernel_win_0_val_6_0_fu_4343_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_78_fu_4318_p12 : col_buf_0_val_6_0_fu_3973_p3);

assign src_kernel_win_0_val_7_0_fu_4375_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_79_fu_4350_p12 : col_buf_0_val_7_0_fu_4005_p3);

assign src_kernel_win_0_val_8_0_fu_4407_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_80_fu_4382_p12 : col_buf_0_val_8_0_fu_4037_p3);

assign src_kernel_win_0_val_9_0_fu_4439_p3 = ((tmp_1951_i_reg_8418[0:0] === 1'b1) ? tmp_81_fu_4414_p12 : col_buf_0_val_9_0_fu_4069_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_10_fu_4815_p3 = ((tmp_253_1_2_i_fu_4810_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_7_lo_2_reg_8803 : p_059_i_i_i32_3_1_1_i_fu_4805_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_11_fu_4834_p3 = ((tmp_253_1_3_i_reg_8825[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_2_reg_8797_pp0_it9 : p_059_i_i_i32_3_1_2_i_reg_8819);

assign temp_0_i_i_i_i156_059_i_i_i32_12_fu_4850_p3 = ((tmp_253_1_4_i_fu_4845_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_2_reg_8791_pp0_it9 : p_059_i_i_i32_3_1_3_i_fu_4839_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_13_fu_4868_p3 = ((tmp_253_1_5_i_fu_4864_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_2_reg_8785_pp0_it10 : p_059_i_i_i32_3_1_4_i_reg_8830);

assign temp_0_i_i_i_i156_059_i_i_i32_14_fu_4885_p3 = ((tmp_253_1_6_i_fu_4880_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_2_reg_8779_pp0_it10 : p_059_i_i_i32_3_1_5_i_fu_4874_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_15_fu_4902_p3 = ((tmp_253_1_7_i_fu_4897_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it11 : p_059_i_i_i32_3_1_6_i_fu_4892_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_16_fu_4921_p3 = ((tmp_253_1_8_i_reg_8853[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it12 : p_059_i_i_i32_3_1_7_i_reg_8847);

assign temp_0_i_i_i_i156_059_i_i_i32_17_fu_4937_p3 = ((tmp_253_1_9_i_fu_4932_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it12 : p_059_i_i_i32_3_1_8_i_fu_4926_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_18_fu_4983_p3 = ((tmp_253_2_i_fu_4978_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_9_fu_812 : p_059_i_i_i32_3_1_9_i_reg_8858);

assign temp_0_i_i_i_i156_059_i_i_i32_19_fu_5002_p3 = ((tmp_253_2_1_i_fu_4996_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_8_fu_808 : p_059_i_i_i32_3_2_i_fu_4990_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_1_fu_4545_p3 = ((tmp_253_0_2_i_reg_8720[0:0] === 1'b1) ? src_kernel_win_0_val_9_7_2_reg_8605 : p_059_i_i_i32_3_0_1_i_reg_8714);

assign temp_0_i_i_i_i156_059_i_i_i32_20_fu_5088_p3 = ((tmp_253_2_2_i_fu_5083_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_7_lo_2_reg_8901 : p_059_i_i_i32_3_2_1_i_fu_5078_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_21_fu_5107_p3 = ((tmp_253_2_3_i_reg_8923[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_2_reg_8895_pp0_it15 : p_059_i_i_i32_3_2_2_i_reg_8917);

assign temp_0_i_i_i_i156_059_i_i_i32_22_fu_5123_p3 = ((tmp_253_2_4_i_fu_5118_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_2_reg_8889_pp0_it15 : p_059_i_i_i32_3_2_3_i_fu_5112_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_23_fu_5141_p3 = ((tmp_253_2_5_i_fu_5137_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_2_reg_8883_pp0_it16 : p_059_i_i_i32_3_2_4_i_reg_8928);

assign temp_0_i_i_i_i156_059_i_i_i32_24_fu_5158_p3 = ((tmp_253_2_6_i_fu_5153_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_2_reg_8877_pp0_it16 : p_059_i_i_i32_3_2_5_i_fu_5147_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_25_fu_5175_p3 = ((tmp_253_2_7_i_fu_5170_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it17 : p_059_i_i_i32_3_2_6_i_fu_5165_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_26_fu_5194_p3 = ((tmp_253_2_8_i_reg_8951[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it18 : p_059_i_i_i32_3_2_7_i_reg_8945);

assign temp_0_i_i_i_i156_059_i_i_i32_27_fu_5210_p3 = ((tmp_253_2_9_i_fu_5205_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it18 : p_059_i_i_i32_3_2_8_i_fu_5199_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_28_fu_5256_p3 = ((tmp_253_3_i_fu_5251_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_9_fu_772 : p_059_i_i_i32_3_2_9_i_reg_8956);

assign temp_0_i_i_i_i156_059_i_i_i32_29_fu_5275_p3 = ((tmp_253_3_1_i_fu_5269_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_8_fu_768 : p_059_i_i_i32_3_3_i_fu_5263_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_2_fu_4561_p3 = ((tmp_253_0_3_i_fu_4556_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_6_2_reg_8610 : p_059_i_i_i32_3_0_2_i_fu_4550_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_30_fu_5361_p3 = ((tmp_253_3_2_i_fu_5356_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_7_lo_2_reg_8999 : p_059_i_i_i32_3_3_1_i_fu_5351_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_31_fu_5380_p3 = ((tmp_253_3_3_i_reg_9021[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_2_reg_8993_pp0_it21 : p_059_i_i_i32_3_3_2_i_reg_9015);

assign temp_0_i_i_i_i156_059_i_i_i32_32_fu_5396_p3 = ((tmp_253_3_4_i_fu_5391_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_2_reg_8987_pp0_it21 : p_059_i_i_i32_3_3_3_i_fu_5385_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_33_fu_5414_p3 = ((tmp_253_3_5_i_fu_5410_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_2_reg_8981_pp0_it22 : p_059_i_i_i32_3_3_4_i_reg_9026);

assign temp_0_i_i_i_i156_059_i_i_i32_34_fu_5431_p3 = ((tmp_253_3_6_i_fu_5426_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_2_reg_8975_pp0_it22 : p_059_i_i_i32_3_3_5_i_fu_5420_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_35_fu_5448_p3 = ((tmp_253_3_7_i_fu_5443_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it23 : p_059_i_i_i32_3_3_6_i_fu_5438_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_36_fu_5467_p3 = ((tmp_253_3_8_i_reg_9049[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it24 : p_059_i_i_i32_3_3_7_i_reg_9043);

assign temp_0_i_i_i_i156_059_i_i_i32_37_fu_5483_p3 = ((tmp_253_3_9_i_fu_5478_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it24 : p_059_i_i_i32_3_3_8_i_fu_5472_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_38_fu_5529_p3 = ((tmp_253_4_i_fu_5524_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_9_fu_732 : p_059_i_i_i32_3_3_9_i_reg_9054);

assign temp_0_i_i_i_i156_059_i_i_i32_39_fu_5548_p3 = ((tmp_253_4_1_i_fu_5542_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_8_fu_728 : p_059_i_i_i32_3_4_i_fu_5536_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_3_fu_4579_p3 = ((tmp_253_0_4_i_fu_4575_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_5_2_reg_8616_pp0_it3 : p_059_i_i_i32_3_0_3_i_reg_8725);

assign temp_0_i_i_i_i156_059_i_i_i32_40_fu_5634_p3 = ((tmp_253_4_2_i_fu_5629_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_7_lo_2_reg_9097 : p_059_i_i_i32_3_4_1_i_fu_5624_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_41_fu_5653_p3 = ((tmp_253_4_3_i_reg_9119[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_2_reg_9091_pp0_it27 : p_059_i_i_i32_3_4_2_i_reg_9113);

assign temp_0_i_i_i_i156_059_i_i_i32_42_fu_5669_p3 = ((tmp_253_4_4_i_fu_5664_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_2_reg_9085_pp0_it27 : p_059_i_i_i32_3_4_3_i_fu_5658_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_43_fu_5687_p3 = ((tmp_253_4_5_i_fu_5683_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_2_reg_9079_pp0_it28 : p_059_i_i_i32_3_4_4_i_reg_9124);

assign temp_0_i_i_i_i156_059_i_i_i32_44_fu_5704_p3 = ((tmp_253_4_6_i_fu_5699_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_2_reg_9073_pp0_it28 : p_059_i_i_i32_3_4_5_i_fu_5693_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_45_fu_5721_p3 = ((tmp_253_4_7_i_fu_5716_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it29 : p_059_i_i_i32_3_4_6_i_fu_5711_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_46_fu_5740_p3 = ((tmp_253_4_8_i_reg_9147[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it30 : p_059_i_i_i32_3_4_7_i_reg_9141);

assign temp_0_i_i_i_i156_059_i_i_i32_47_fu_5756_p3 = ((tmp_253_4_9_i_fu_5751_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it30 : p_059_i_i_i32_3_4_8_i_fu_5745_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_48_fu_5802_p3 = ((tmp_253_5_i_fu_5797_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_9_fu_692 : p_059_i_i_i32_3_4_9_i_reg_9152);

assign temp_0_i_i_i_i156_059_i_i_i32_49_fu_5821_p3 = ((tmp_253_5_1_i_fu_5815_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_8_fu_688 : p_059_i_i_i32_3_5_i_fu_5809_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_4_fu_4596_p3 = ((tmp_253_0_5_i_fu_4591_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_4_2_reg_8622_pp0_it3 : p_059_i_i_i32_3_0_4_i_fu_4585_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_50_fu_5907_p3 = ((tmp_253_5_2_i_fu_5902_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_7_lo_2_reg_9195 : p_059_i_i_i32_3_5_1_i_fu_5897_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_51_fu_5926_p3 = ((tmp_253_5_3_i_reg_9217[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_2_reg_9189_pp0_it33 : p_059_i_i_i32_3_5_2_i_reg_9211);

assign temp_0_i_i_i_i156_059_i_i_i32_52_fu_5942_p3 = ((tmp_253_5_4_i_fu_5937_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_2_reg_9183_pp0_it33 : p_059_i_i_i32_3_5_3_i_fu_5931_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_53_fu_5960_p3 = ((tmp_253_5_5_i_fu_5956_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_2_reg_9177_pp0_it34 : p_059_i_i_i32_3_5_4_i_reg_9222);

assign temp_0_i_i_i_i156_059_i_i_i32_54_fu_5977_p3 = ((tmp_253_5_6_i_fu_5972_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_2_reg_9171_pp0_it34 : p_059_i_i_i32_3_5_5_i_fu_5966_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_55_fu_5994_p3 = ((tmp_253_5_7_i_fu_5989_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it35 : p_059_i_i_i32_3_5_6_i_fu_5984_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_56_fu_6013_p3 = ((tmp_253_5_8_i_reg_9245[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it36 : p_059_i_i_i32_3_5_7_i_reg_9239);

assign temp_0_i_i_i_i156_059_i_i_i32_57_fu_6029_p3 = ((tmp_253_5_9_i_fu_6024_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it36 : p_059_i_i_i32_3_5_8_i_fu_6018_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_58_fu_6075_p3 = ((tmp_253_6_i_fu_6070_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_9_fu_652 : p_059_i_i_i32_3_5_9_i_reg_9250);

assign temp_0_i_i_i_i156_059_i_i_i32_59_fu_6094_p3 = ((tmp_253_6_1_i_fu_6088_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_8_fu_648 : p_059_i_i_i32_3_6_i_fu_6082_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_5_fu_4613_p3 = ((tmp_253_0_6_i_fu_4608_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_3_1_reg_8628_pp0_it4 : p_059_i_i_i32_3_0_5_i_fu_4603_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_60_fu_6180_p3 = ((tmp_253_6_2_i_fu_6175_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_7_lo_2_reg_9293 : p_059_i_i_i32_3_6_1_i_fu_6170_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_61_fu_6199_p3 = ((tmp_253_6_3_i_reg_9315[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_2_reg_9287_pp0_it39 : p_059_i_i_i32_3_6_2_i_reg_9309);

assign temp_0_i_i_i_i156_059_i_i_i32_62_fu_6215_p3 = ((tmp_253_6_4_i_fu_6210_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_2_reg_9281_pp0_it39 : p_059_i_i_i32_3_6_3_i_fu_6204_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_63_fu_6233_p3 = ((tmp_253_6_5_i_fu_6229_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_2_reg_9275_pp0_it40 : p_059_i_i_i32_3_6_4_i_reg_9320);

assign temp_0_i_i_i_i156_059_i_i_i32_64_fu_6250_p3 = ((tmp_253_6_6_i_fu_6245_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_2_reg_9269_pp0_it40 : p_059_i_i_i32_3_6_5_i_fu_6239_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_65_fu_6267_p3 = ((tmp_253_6_7_i_fu_6262_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it41 : p_059_i_i_i32_3_6_6_i_fu_6257_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_66_fu_6286_p3 = ((tmp_253_6_8_i_reg_9343[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it42 : p_059_i_i_i32_3_6_7_i_reg_9337);

assign temp_0_i_i_i_i156_059_i_i_i32_67_fu_6302_p3 = ((tmp_253_6_9_i_fu_6297_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it42 : p_059_i_i_i32_3_6_8_i_fu_6291_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_68_fu_6348_p3 = ((tmp_253_7_i_fu_6343_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_9_fu_616 : p_059_i_i_i32_3_6_9_i_reg_9348);

assign temp_0_i_i_i_i156_059_i_i_i32_69_fu_6367_p3 = ((tmp_253_7_1_i_fu_6361_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_8_fu_612 : p_059_i_i_i32_3_7_i_fu_6355_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_6_fu_4632_p3 = ((tmp_253_0_7_i_reg_8748[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it5 : p_059_i_i_i32_3_0_6_i_reg_8742);

assign temp_0_i_i_i_i156_059_i_i_i32_70_fu_6453_p3 = ((tmp_253_7_2_i_fu_6448_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_7_lo_2_reg_9391 : p_059_i_i_i32_3_7_1_i_fu_6443_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_71_fu_6472_p3 = ((tmp_253_7_3_i_reg_9413[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_2_reg_9385_pp0_it45 : p_059_i_i_i32_3_7_2_i_reg_9407);

assign temp_0_i_i_i_i156_059_i_i_i32_72_fu_6488_p3 = ((tmp_253_7_4_i_fu_6483_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_2_reg_9379_pp0_it45 : p_059_i_i_i32_3_7_3_i_fu_6477_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_73_fu_6506_p3 = ((tmp_253_7_5_i_fu_6502_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_2_reg_9373_pp0_it46 : p_059_i_i_i32_3_7_4_i_reg_9418);

assign temp_0_i_i_i_i156_059_i_i_i32_74_fu_6523_p3 = ((tmp_253_7_6_i_fu_6518_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_2_reg_9367_pp0_it46 : p_059_i_i_i32_3_7_5_i_fu_6512_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_75_fu_6540_p3 = ((tmp_253_7_7_i_fu_6535_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it47 : p_059_i_i_i32_3_7_6_i_fu_6530_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_76_fu_6559_p3 = ((tmp_253_7_8_i_reg_9441[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it48 : p_059_i_i_i32_3_7_7_i_reg_9435);

assign temp_0_i_i_i_i156_059_i_i_i32_77_fu_6575_p3 = ((tmp_253_7_9_i_fu_6570_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it48 : p_059_i_i_i32_3_7_8_i_fu_6564_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_78_fu_6621_p3 = ((tmp_253_8_i_fu_6616_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_9_fu_580 : p_059_i_i_i32_3_7_9_i_reg_9446);

assign temp_0_i_i_i_i156_059_i_i_i32_79_fu_6640_p3 = ((tmp_253_8_1_i_fu_6634_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_8_fu_576 : p_059_i_i_i32_3_8_i_fu_6628_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_7_fu_4648_p3 = ((tmp_253_0_8_i_fu_4643_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it5 : p_059_i_i_i32_3_0_7_i_fu_4637_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_80_fu_6726_p3 = ((tmp_253_8_2_i_fu_6721_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_7_lo_2_reg_9489 : p_059_i_i_i32_3_8_1_i_fu_6716_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_81_fu_6745_p3 = ((tmp_253_8_3_i_reg_9511[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_2_reg_9483_pp0_it51 : p_059_i_i_i32_3_8_2_i_reg_9505);

assign temp_0_i_i_i_i156_059_i_i_i32_82_fu_6761_p3 = ((tmp_253_8_4_i_fu_6756_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_2_reg_9477_pp0_it51 : p_059_i_i_i32_3_8_3_i_fu_6750_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_83_fu_6779_p3 = ((tmp_253_8_5_i_fu_6775_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_2_reg_9471_pp0_it52 : p_059_i_i_i32_3_8_4_i_reg_9516);

assign temp_0_i_i_i_i156_059_i_i_i32_84_fu_6796_p3 = ((tmp_253_8_6_i_fu_6791_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_2_reg_9465_pp0_it52 : p_059_i_i_i32_3_8_5_i_fu_6785_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_85_fu_6813_p3 = ((tmp_253_8_7_i_fu_6808_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it53 : p_059_i_i_i32_3_8_6_i_fu_6803_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_86_fu_6832_p3 = ((tmp_253_8_8_i_reg_9539[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it54 : p_059_i_i_i32_3_8_7_i_reg_9533);

assign temp_0_i_i_i_i156_059_i_i_i32_87_fu_6848_p3 = ((tmp_253_8_9_i_fu_6843_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it54 : p_059_i_i_i32_3_8_8_i_fu_6837_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_88_fu_6891_p3 = ((tmp_253_9_i_fu_6886_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_9_fu_544 : p_059_i_i_i32_3_8_9_i_reg_9544);

assign temp_0_i_i_i_i156_059_i_i_i32_89_fu_6910_p3 = ((tmp_253_9_1_i_fu_6904_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_8_fu_540 : p_059_i_i_i32_3_9_i_fu_6898_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_8_fu_4666_p3 = ((tmp_253_0_9_i_fu_4662_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it6 : p_059_i_i_i32_3_0_8_i_reg_8753);

assign temp_0_i_i_i_i156_059_i_i_i32_90_fu_6988_p3 = ((tmp_253_9_2_i_fu_6983_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_7_lo_2_reg_9581 : p_059_i_i_i32_3_9_1_i_fu_6978_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_91_fu_7007_p3 = ((tmp_253_9_3_i_reg_9603[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_2_reg_9575_pp0_it57 : p_059_i_i_i32_3_9_2_i_reg_9597);

assign temp_0_i_i_i_i156_059_i_i_i32_92_fu_7023_p3 = ((tmp_253_9_4_i_fu_7018_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_2_reg_9569_pp0_it57 : p_059_i_i_i32_3_9_3_i_fu_7012_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_93_fu_7041_p3 = ((tmp_253_9_5_i_fu_7037_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_2_reg_9563_pp0_it58 : p_059_i_i_i32_3_9_4_i_reg_9608);

assign temp_0_i_i_i_i156_059_i_i_i32_94_fu_7058_p3 = ((tmp_253_9_6_i_fu_7053_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_2_reg_9557_pp0_it58 : p_059_i_i_i32_3_9_5_i_fu_7047_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_95_fu_7075_p3 = ((tmp_253_9_7_i_fu_7070_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it59 : p_059_i_i_i32_3_9_6_i_fu_7065_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_96_fu_7094_p3 = ((tmp_253_9_8_i_reg_9631[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it60 : p_059_i_i_i32_3_9_7_i_reg_9625);

assign temp_0_i_i_i_i156_059_i_i_i32_97_fu_7110_p3 = ((tmp_253_9_9_i_fu_7105_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it60 : p_059_i_i_i32_3_9_8_i_fu_7099_p3);

assign temp_0_i_i_i_i156_059_i_i_i32_9_fu_4710_p3 = ((tmp_253_1_i_fu_4705_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_9_fu_852 : p_059_i_i_i32_3_0_9_i_reg_8760);

assign temp_0_i_i_i_i156_059_i_i_i32_fu_4729_p3 = ((tmp_253_1_1_i_fu_4723_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_8_fu_848 : p_059_i_i_i32_3_1_i_fu_4717_p3);

assign temp_0_i_i_i_i156_059_i_i_i_fu_4468_p3 = ((tmp_253_0_1_i_fu_4462_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_8_fu_696 : p_temp_0_i_fu_4455_p3);

assign tmp_117_5_i_fu_2590_p2 = (rows == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_1251_i_fu_3250_p2 = (p_014_0_i_i_i1_i_reg_2536 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_125_5_i_fu_3256_p2 = (y_i_cast_fu_2602_p1 == tmp_14_cast_i_cast_fu_3218_p1? 1'b1: 1'b0);

assign tmp_125_6_i_fu_3261_p2 = (p_014_0_i_i_i1_i_reg_2536 == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_125_7_i_fu_3267_p2 = (p_014_0_i_i_i1_i_reg_2536 == ap_const_lv11_2? 1'b1: 1'b0);

assign tmp_125_8_i_fu_3273_p2 = (p_014_0_i_i_i1_i_reg_2536 == ap_const_lv11_3? 1'b1: 1'b0);

assign tmp_125_9_i_fu_3279_p2 = (p_014_0_i_i_i1_i_reg_2536 == ap_const_lv11_4? 1'b1: 1'b0);

assign tmp_13_i_fu_2566_p2 = ($signed(ap_const_lv11_7FF) + $signed(cols));

assign tmp_14_cast_i_cast_fu_3218_p1 = p_014_0_i_i_i1_i_reg_2536;

assign tmp_17_i_fu_3233_p2 = (p_014_0_i_i_i1_i_reg_2536 < rows? 1'b1: 1'b0);

assign tmp_18_cast_i_cast_fu_3596_p1 = p_027_0_i_i_i1_i_reg_2547;

assign tmp_1951_i_fu_3285_p2 = (p_014_0_i_i_i1_i_reg_2536 > rows? 1'b1: 1'b0);

assign tmp_2001_i_fu_3290_p2 = ($signed(ap_const_lv12_FFF) + $signed(tmp_14_cast_i_cast_fu_3218_p1));

assign tmp_2021_i_fu_3296_p2 = ($signed(tmp_2001_i_fu_3290_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_1_i_fu_3323_p2 = ($signed(p_assign_6_1_i_fu_3317_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_2_i_fu_3350_p2 = ($signed(p_assign_6_2_i_fu_3344_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_3_i_fu_3377_p2 = ($signed(p_assign_6_3_i_fu_3371_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_4_i_fu_3404_p2 = ($signed(p_assign_6_4_i_fu_3398_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_5_i_fu_3431_p2 = ($signed(p_assign_6_5_i_fu_3425_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_6_i_fu_3458_p2 = ($signed(p_assign_6_6_i_fu_3452_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_7_i_fu_3485_p2 = ($signed(p_assign_6_7_i_fu_3479_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_8_i_fu_3512_p2 = ($signed(p_assign_6_8_i_fu_3506_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_202_9_i_fu_3553_p2 = ($signed(p_assign_6_9_i_fu_3533_p2) < $signed(tmp_28_cast_fu_2558_p1)? 1'b1: 1'b0);

assign tmp_241_0_1_i_fu_2612_p2 = (wdw_val_9_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_2_i_fu_2618_p2 = (wdw_val_9_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_3_i_fu_2624_p2 = (wdw_val_9_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_4_i_fu_2630_p2 = (wdw_val_9_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_5_i_fu_2636_p2 = (wdw_val_9_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_6_i_fu_2642_p2 = (wdw_val_9_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_7_i_fu_2648_p2 = (wdw_val_9_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_8_i_fu_2654_p2 = (wdw_val_9_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_9_i_fu_2660_p2 = (wdw_val_9_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_0_i_fu_2606_p2 = (wdw_val_9_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_1_i_fu_2672_p2 = (wdw_val_8_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_2_i_fu_2678_p2 = (wdw_val_8_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_3_i_fu_2684_p2 = (wdw_val_8_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_4_i_fu_2690_p2 = (wdw_val_8_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_5_i_fu_2696_p2 = (wdw_val_8_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_6_i_fu_2702_p2 = (wdw_val_8_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_7_i_fu_2708_p2 = (wdw_val_8_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_8_i_fu_2714_p2 = (wdw_val_8_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_9_i_fu_2720_p2 = (wdw_val_8_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_1_i_fu_2666_p2 = (wdw_val_8_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_1_i_fu_2732_p2 = (wdw_val_7_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_2_i_fu_2738_p2 = (wdw_val_7_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_3_i_fu_2744_p2 = (wdw_val_7_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_4_i_fu_2750_p2 = (wdw_val_7_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_5_i_fu_2756_p2 = (wdw_val_7_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_6_i_fu_2762_p2 = (wdw_val_7_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_7_i_fu_2768_p2 = (wdw_val_7_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_8_i_fu_2774_p2 = (wdw_val_7_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_9_i_fu_2780_p2 = (wdw_val_7_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_2_i_fu_2726_p2 = (wdw_val_7_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_1_i_fu_2792_p2 = (wdw_val_6_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_2_i_fu_2798_p2 = (wdw_val_6_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_3_i_fu_2804_p2 = (wdw_val_6_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_4_i_fu_2810_p2 = (wdw_val_6_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_5_i_fu_2816_p2 = (wdw_val_6_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_6_i_fu_2822_p2 = (wdw_val_6_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_7_i_fu_2828_p2 = (wdw_val_6_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_8_i_fu_2834_p2 = (wdw_val_6_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_9_i_fu_2840_p2 = (wdw_val_6_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_3_i_fu_2786_p2 = (wdw_val_6_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_1_i_fu_2852_p2 = (wdw_val_5_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_2_i_fu_2858_p2 = (wdw_val_5_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_3_i_fu_2864_p2 = (wdw_val_5_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_4_i_fu_2870_p2 = (wdw_val_5_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_5_i_fu_2876_p2 = (wdw_val_5_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_6_i_fu_2882_p2 = (wdw_val_5_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_7_i_fu_2888_p2 = (wdw_val_5_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_8_i_fu_2894_p2 = (wdw_val_5_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_9_i_fu_2900_p2 = (wdw_val_5_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_4_i_fu_2846_p2 = (wdw_val_5_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_1_i_fu_2912_p2 = (wdw_val_4_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_2_i_fu_2918_p2 = (wdw_val_4_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_3_i_fu_2924_p2 = (wdw_val_4_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_4_i_fu_2930_p2 = (wdw_val_4_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_5_i_fu_2936_p2 = (wdw_val_4_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_6_i_fu_2942_p2 = (wdw_val_4_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_7_i_fu_2948_p2 = (wdw_val_4_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_8_i_fu_2954_p2 = (wdw_val_4_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_9_i_fu_2960_p2 = (wdw_val_4_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_5_i_fu_2906_p2 = (wdw_val_4_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_1_i_fu_2972_p2 = (wdw_val_3_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_2_i_fu_2978_p2 = (wdw_val_3_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_3_i_fu_2984_p2 = (wdw_val_3_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_4_i_fu_2990_p2 = (wdw_val_3_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_5_i_fu_2996_p2 = (wdw_val_3_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_6_i_fu_3002_p2 = (wdw_val_3_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_7_i_fu_3008_p2 = (wdw_val_3_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_8_i_fu_3014_p2 = (wdw_val_3_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_9_i_fu_3020_p2 = (wdw_val_3_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_6_i_fu_2966_p2 = (wdw_val_3_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_1_i_fu_3032_p2 = (wdw_val_2_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_2_i_fu_3038_p2 = (wdw_val_2_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_3_i_fu_3044_p2 = (wdw_val_2_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_4_i_fu_3050_p2 = (wdw_val_2_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_5_i_fu_3056_p2 = (wdw_val_2_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_6_i_fu_3062_p2 = (wdw_val_2_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_7_i_fu_3068_p2 = (wdw_val_2_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_8_i_fu_3074_p2 = (wdw_val_2_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_9_i_fu_3080_p2 = (wdw_val_2_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_7_i_fu_3026_p2 = (wdw_val_2_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_1_i_fu_3092_p2 = (wdw_val_1_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_2_i_fu_3098_p2 = (wdw_val_1_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_3_i_fu_3104_p2 = (wdw_val_1_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_4_i_fu_3110_p2 = (wdw_val_1_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_5_i_fu_3116_p2 = (wdw_val_1_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_6_i_fu_3122_p2 = (wdw_val_1_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_7_i_fu_3128_p2 = (wdw_val_1_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_8_i_fu_3134_p2 = (wdw_val_1_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_9_i_fu_3140_p2 = (wdw_val_1_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_8_i_fu_3086_p2 = (wdw_val_1_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_1_i_fu_3152_p2 = (wdw_val_0_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_2_i_fu_3158_p2 = (wdw_val_0_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_3_i_fu_3164_p2 = (wdw_val_0_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_4_i_fu_3170_p2 = (wdw_val_0_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_5_i_fu_3176_p2 = (wdw_val_0_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_6_i_fu_3182_p2 = (wdw_val_0_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_7_i_fu_3188_p2 = (wdw_val_0_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_8_i_fu_3194_p2 = (wdw_val_0_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_9_i_fu_3200_p2 = (wdw_val_0_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_241_9_i_fu_3146_p2 = (wdw_val_0_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_24_i_fu_3611_p2 = (p_027_0_i_i_i1_i_reg_2547 > ap_const_lv11_8? 1'b1: 1'b0);

assign tmp_253_0_1_i_fu_4462_p2 = (src_kernel_win_0_val_9_8_fu_696 < p_temp_0_i_fu_4455_p3? 1'b1: 1'b0);

assign tmp_253_0_2_i_fu_4483_p2 = (src_kernel_win_0_val_9_7_fu_736 < p_059_i_i_i32_3_0_1_i_fu_4476_p3? 1'b1: 1'b0);

assign tmp_253_0_3_i_fu_4556_p2 = (src_kernel_win_0_val_9_6_2_reg_8610 < p_059_i_i_i32_3_0_2_i_fu_4550_p3? 1'b1: 1'b0);

assign tmp_253_0_4_i_fu_4575_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_5_2_reg_8616_pp0_it3 < p_059_i_i_i32_3_0_3_i_reg_8725? 1'b1: 1'b0);

assign tmp_253_0_5_i_fu_4591_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_4_2_reg_8622_pp0_it3 < p_059_i_i_i32_3_0_4_i_fu_4585_p3? 1'b1: 1'b0);

assign tmp_253_0_6_i_fu_4608_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_3_1_reg_8628_pp0_it4 < p_059_i_i_i32_3_0_5_i_fu_4603_p3? 1'b1: 1'b0);

assign tmp_253_0_7_i_fu_4627_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_2_lo_2_reg_8708_pp0_it4 < p_059_i_i_i32_3_0_6_i_fu_4620_p3? 1'b1: 1'b0);

assign tmp_253_0_8_i_fu_4643_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_2_reg_8702_pp0_it5 < p_059_i_i_i32_3_0_7_i_fu_4637_p3? 1'b1: 1'b0);

assign tmp_253_0_9_i_fu_4662_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8696_pp0_it6 < p_059_i_i_i32_3_0_8_i_reg_8753? 1'b1: 1'b0);

assign tmp_253_1_1_i_fu_4723_p2 = (src_kernel_win_0_val_8_8_fu_848 < p_059_i_i_i32_3_1_i_fu_4717_p3? 1'b1: 1'b0);

assign tmp_253_1_2_i_fu_4810_p2 = (src_kernel_win_0_val_8_7_lo_2_reg_8803 < p_059_i_i_i32_3_1_1_i_fu_4805_p3? 1'b1: 1'b0);

assign tmp_253_1_3_i_fu_4829_p2 = (src_kernel_win_0_val_8_6_lo_2_reg_8797 < p_059_i_i_i32_3_1_2_i_fu_4822_p3? 1'b1: 1'b0);

assign tmp_253_1_4_i_fu_4845_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_2_reg_8791_pp0_it9 < p_059_i_i_i32_3_1_3_i_fu_4839_p3? 1'b1: 1'b0);

assign tmp_253_1_5_i_fu_4864_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_2_reg_8785_pp0_it10 < p_059_i_i_i32_3_1_4_i_reg_8830? 1'b1: 1'b0);

assign tmp_253_1_6_i_fu_4880_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_2_reg_8779_pp0_it10 < p_059_i_i_i32_3_1_5_i_fu_4874_p3? 1'b1: 1'b0);

assign tmp_253_1_7_i_fu_4897_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_2_reg_8773_pp0_it11 < p_059_i_i_i32_3_1_6_i_fu_4892_p3? 1'b1: 1'b0);

assign tmp_253_1_8_i_fu_4916_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_2_reg_8767_pp0_it11 < p_059_i_i_i32_3_1_7_i_fu_4909_p3? 1'b1: 1'b0);

assign tmp_253_1_9_i_fu_4932_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8689_pp0_it12 < p_059_i_i_i32_3_1_8_i_fu_4926_p3? 1'b1: 1'b0);

assign tmp_253_1_i_fu_4705_p2 = (src_kernel_win_0_val_8_9_fu_852 < p_059_i_i_i32_3_0_9_i_reg_8760? 1'b1: 1'b0);

assign tmp_253_2_1_i_fu_4996_p2 = (src_kernel_win_0_val_7_8_fu_808 < p_059_i_i_i32_3_2_i_fu_4990_p3? 1'b1: 1'b0);

assign tmp_253_2_2_i_fu_5083_p2 = (src_kernel_win_0_val_7_7_lo_2_reg_8901 < p_059_i_i_i32_3_2_1_i_fu_5078_p3? 1'b1: 1'b0);

assign tmp_253_2_3_i_fu_5102_p2 = (src_kernel_win_0_val_7_6_lo_2_reg_8895 < p_059_i_i_i32_3_2_2_i_fu_5095_p3? 1'b1: 1'b0);

assign tmp_253_2_4_i_fu_5118_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_2_reg_8889_pp0_it15 < p_059_i_i_i32_3_2_3_i_fu_5112_p3? 1'b1: 1'b0);

assign tmp_253_2_5_i_fu_5137_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_2_reg_8883_pp0_it16 < p_059_i_i_i32_3_2_4_i_reg_8928? 1'b1: 1'b0);

assign tmp_253_2_6_i_fu_5153_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_2_reg_8877_pp0_it16 < p_059_i_i_i32_3_2_5_i_fu_5147_p3? 1'b1: 1'b0);

assign tmp_253_2_7_i_fu_5170_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_2_reg_8871_pp0_it17 < p_059_i_i_i32_3_2_6_i_fu_5165_p3? 1'b1: 1'b0);

assign tmp_253_2_8_i_fu_5189_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_2_reg_8865_pp0_it17 < p_059_i_i_i32_3_2_7_i_fu_5182_p3? 1'b1: 1'b0);

assign tmp_253_2_9_i_fu_5205_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8682_pp0_it18 < p_059_i_i_i32_3_2_8_i_fu_5199_p3? 1'b1: 1'b0);

assign tmp_253_2_i_fu_4978_p2 = (src_kernel_win_0_val_7_9_fu_812 < p_059_i_i_i32_3_1_9_i_reg_8858? 1'b1: 1'b0);

assign tmp_253_3_1_i_fu_5269_p2 = (src_kernel_win_0_val_6_8_fu_768 < p_059_i_i_i32_3_3_i_fu_5263_p3? 1'b1: 1'b0);

assign tmp_253_3_2_i_fu_5356_p2 = (src_kernel_win_0_val_6_7_lo_2_reg_8999 < p_059_i_i_i32_3_3_1_i_fu_5351_p3? 1'b1: 1'b0);

assign tmp_253_3_3_i_fu_5375_p2 = (src_kernel_win_0_val_6_6_lo_2_reg_8993 < p_059_i_i_i32_3_3_2_i_fu_5368_p3? 1'b1: 1'b0);

assign tmp_253_3_4_i_fu_5391_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_2_reg_8987_pp0_it21 < p_059_i_i_i32_3_3_3_i_fu_5385_p3? 1'b1: 1'b0);

assign tmp_253_3_5_i_fu_5410_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_2_reg_8981_pp0_it22 < p_059_i_i_i32_3_3_4_i_reg_9026? 1'b1: 1'b0);

assign tmp_253_3_6_i_fu_5426_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_2_reg_8975_pp0_it22 < p_059_i_i_i32_3_3_5_i_fu_5420_p3? 1'b1: 1'b0);

assign tmp_253_3_7_i_fu_5443_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_2_reg_8969_pp0_it23 < p_059_i_i_i32_3_3_6_i_fu_5438_p3? 1'b1: 1'b0);

assign tmp_253_3_8_i_fu_5462_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_2_reg_8963_pp0_it23 < p_059_i_i_i32_3_3_7_i_fu_5455_p3? 1'b1: 1'b0);

assign tmp_253_3_9_i_fu_5478_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8675_pp0_it24 < p_059_i_i_i32_3_3_8_i_fu_5472_p3? 1'b1: 1'b0);

assign tmp_253_3_i_fu_5251_p2 = (src_kernel_win_0_val_6_9_fu_772 < p_059_i_i_i32_3_2_9_i_reg_8956? 1'b1: 1'b0);

assign tmp_253_4_1_i_fu_5542_p2 = (src_kernel_win_0_val_5_8_fu_728 < p_059_i_i_i32_3_4_i_fu_5536_p3? 1'b1: 1'b0);

assign tmp_253_4_2_i_fu_5629_p2 = (src_kernel_win_0_val_5_7_lo_2_reg_9097 < p_059_i_i_i32_3_4_1_i_fu_5624_p3? 1'b1: 1'b0);

assign tmp_253_4_3_i_fu_5648_p2 = (src_kernel_win_0_val_5_6_lo_2_reg_9091 < p_059_i_i_i32_3_4_2_i_fu_5641_p3? 1'b1: 1'b0);

assign tmp_253_4_4_i_fu_5664_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_2_reg_9085_pp0_it27 < p_059_i_i_i32_3_4_3_i_fu_5658_p3? 1'b1: 1'b0);

assign tmp_253_4_5_i_fu_5683_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_2_reg_9079_pp0_it28 < p_059_i_i_i32_3_4_4_i_reg_9124? 1'b1: 1'b0);

assign tmp_253_4_6_i_fu_5699_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_2_reg_9073_pp0_it28 < p_059_i_i_i32_3_4_5_i_fu_5693_p3? 1'b1: 1'b0);

assign tmp_253_4_7_i_fu_5716_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_2_reg_9067_pp0_it29 < p_059_i_i_i32_3_4_6_i_fu_5711_p3? 1'b1: 1'b0);

assign tmp_253_4_8_i_fu_5735_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_2_reg_9061_pp0_it29 < p_059_i_i_i32_3_4_7_i_fu_5728_p3? 1'b1: 1'b0);

assign tmp_253_4_9_i_fu_5751_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8668_pp0_it30 < p_059_i_i_i32_3_4_8_i_fu_5745_p3? 1'b1: 1'b0);

assign tmp_253_4_i_fu_5524_p2 = (src_kernel_win_0_val_5_9_fu_732 < p_059_i_i_i32_3_3_9_i_reg_9054? 1'b1: 1'b0);

assign tmp_253_5_1_i_fu_5815_p2 = (src_kernel_win_0_val_4_8_fu_688 < p_059_i_i_i32_3_5_i_fu_5809_p3? 1'b1: 1'b0);

assign tmp_253_5_2_i_fu_5902_p2 = (src_kernel_win_0_val_4_7_lo_2_reg_9195 < p_059_i_i_i32_3_5_1_i_fu_5897_p3? 1'b1: 1'b0);

assign tmp_253_5_3_i_fu_5921_p2 = (src_kernel_win_0_val_4_6_lo_2_reg_9189 < p_059_i_i_i32_3_5_2_i_fu_5914_p3? 1'b1: 1'b0);

assign tmp_253_5_4_i_fu_5937_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_2_reg_9183_pp0_it33 < p_059_i_i_i32_3_5_3_i_fu_5931_p3? 1'b1: 1'b0);

assign tmp_253_5_5_i_fu_5956_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_2_reg_9177_pp0_it34 < p_059_i_i_i32_3_5_4_i_reg_9222? 1'b1: 1'b0);

assign tmp_253_5_6_i_fu_5972_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_2_reg_9171_pp0_it34 < p_059_i_i_i32_3_5_5_i_fu_5966_p3? 1'b1: 1'b0);

assign tmp_253_5_7_i_fu_5989_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_2_reg_9165_pp0_it35 < p_059_i_i_i32_3_5_6_i_fu_5984_p3? 1'b1: 1'b0);

assign tmp_253_5_8_i_fu_6008_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_2_reg_9159_pp0_it35 < p_059_i_i_i32_3_5_7_i_fu_6001_p3? 1'b1: 1'b0);

assign tmp_253_5_9_i_fu_6024_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8661_pp0_it36 < p_059_i_i_i32_3_5_8_i_fu_6018_p3? 1'b1: 1'b0);

assign tmp_253_5_i_fu_5797_p2 = (src_kernel_win_0_val_4_9_fu_692 < p_059_i_i_i32_3_4_9_i_reg_9152? 1'b1: 1'b0);

assign tmp_253_6_1_i_fu_6088_p2 = (src_kernel_win_0_val_3_8_fu_648 < p_059_i_i_i32_3_6_i_fu_6082_p3? 1'b1: 1'b0);

assign tmp_253_6_2_i_fu_6175_p2 = (src_kernel_win_0_val_3_7_lo_2_reg_9293 < p_059_i_i_i32_3_6_1_i_fu_6170_p3? 1'b1: 1'b0);

assign tmp_253_6_3_i_fu_6194_p2 = (src_kernel_win_0_val_3_6_lo_2_reg_9287 < p_059_i_i_i32_3_6_2_i_fu_6187_p3? 1'b1: 1'b0);

assign tmp_253_6_4_i_fu_6210_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_2_reg_9281_pp0_it39 < p_059_i_i_i32_3_6_3_i_fu_6204_p3? 1'b1: 1'b0);

assign tmp_253_6_5_i_fu_6229_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_2_reg_9275_pp0_it40 < p_059_i_i_i32_3_6_4_i_reg_9320? 1'b1: 1'b0);

assign tmp_253_6_6_i_fu_6245_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_2_reg_9269_pp0_it40 < p_059_i_i_i32_3_6_5_i_fu_6239_p3? 1'b1: 1'b0);

assign tmp_253_6_7_i_fu_6262_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_2_reg_9263_pp0_it41 < p_059_i_i_i32_3_6_6_i_fu_6257_p3? 1'b1: 1'b0);

assign tmp_253_6_8_i_fu_6281_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_2_reg_9257_pp0_it41 < p_059_i_i_i32_3_6_7_i_fu_6274_p3? 1'b1: 1'b0);

assign tmp_253_6_9_i_fu_6297_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8654_pp0_it42 < p_059_i_i_i32_3_6_8_i_fu_6291_p3? 1'b1: 1'b0);

assign tmp_253_6_i_fu_6070_p2 = (src_kernel_win_0_val_3_9_fu_652 < p_059_i_i_i32_3_5_9_i_reg_9250? 1'b1: 1'b0);

assign tmp_253_7_1_i_fu_6361_p2 = (src_kernel_win_0_val_2_8_fu_612 < p_059_i_i_i32_3_7_i_fu_6355_p3? 1'b1: 1'b0);

assign tmp_253_7_2_i_fu_6448_p2 = (src_kernel_win_0_val_2_7_lo_2_reg_9391 < p_059_i_i_i32_3_7_1_i_fu_6443_p3? 1'b1: 1'b0);

assign tmp_253_7_3_i_fu_6467_p2 = (src_kernel_win_0_val_2_6_lo_2_reg_9385 < p_059_i_i_i32_3_7_2_i_fu_6460_p3? 1'b1: 1'b0);

assign tmp_253_7_4_i_fu_6483_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_2_reg_9379_pp0_it45 < p_059_i_i_i32_3_7_3_i_fu_6477_p3? 1'b1: 1'b0);

assign tmp_253_7_5_i_fu_6502_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_2_reg_9373_pp0_it46 < p_059_i_i_i32_3_7_4_i_reg_9418? 1'b1: 1'b0);

assign tmp_253_7_6_i_fu_6518_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_2_reg_9367_pp0_it46 < p_059_i_i_i32_3_7_5_i_fu_6512_p3? 1'b1: 1'b0);

assign tmp_253_7_7_i_fu_6535_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_2_reg_9361_pp0_it47 < p_059_i_i_i32_3_7_6_i_fu_6530_p3? 1'b1: 1'b0);

assign tmp_253_7_8_i_fu_6554_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_2_reg_9355_pp0_it47 < p_059_i_i_i32_3_7_7_i_fu_6547_p3? 1'b1: 1'b0);

assign tmp_253_7_9_i_fu_6570_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8647_pp0_it48 < p_059_i_i_i32_3_7_8_i_fu_6564_p3? 1'b1: 1'b0);

assign tmp_253_7_i_fu_6343_p2 = (src_kernel_win_0_val_2_9_fu_616 < p_059_i_i_i32_3_6_9_i_reg_9348? 1'b1: 1'b0);

assign tmp_253_8_1_i_fu_6634_p2 = (src_kernel_win_0_val_1_8_fu_576 < p_059_i_i_i32_3_8_i_fu_6628_p3? 1'b1: 1'b0);

assign tmp_253_8_2_i_fu_6721_p2 = (src_kernel_win_0_val_1_7_lo_2_reg_9489 < p_059_i_i_i32_3_8_1_i_fu_6716_p3? 1'b1: 1'b0);

assign tmp_253_8_3_i_fu_6740_p2 = (src_kernel_win_0_val_1_6_lo_2_reg_9483 < p_059_i_i_i32_3_8_2_i_fu_6733_p3? 1'b1: 1'b0);

assign tmp_253_8_4_i_fu_6756_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_2_reg_9477_pp0_it51 < p_059_i_i_i32_3_8_3_i_fu_6750_p3? 1'b1: 1'b0);

assign tmp_253_8_5_i_fu_6775_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_2_reg_9471_pp0_it52 < p_059_i_i_i32_3_8_4_i_reg_9516? 1'b1: 1'b0);

assign tmp_253_8_6_i_fu_6791_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_2_reg_9465_pp0_it52 < p_059_i_i_i32_3_8_5_i_fu_6785_p3? 1'b1: 1'b0);

assign tmp_253_8_7_i_fu_6808_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_2_reg_9459_pp0_it53 < p_059_i_i_i32_3_8_6_i_fu_6803_p3? 1'b1: 1'b0);

assign tmp_253_8_8_i_fu_6827_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_2_reg_9453_pp0_it53 < p_059_i_i_i32_3_8_7_i_fu_6820_p3? 1'b1: 1'b0);

assign tmp_253_8_9_i_fu_6843_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8640_pp0_it54 < p_059_i_i_i32_3_8_8_i_fu_6837_p3? 1'b1: 1'b0);

assign tmp_253_8_i_fu_6616_p2 = (src_kernel_win_0_val_1_9_fu_580 < p_059_i_i_i32_3_7_9_i_reg_9446? 1'b1: 1'b0);

assign tmp_253_9_1_i_fu_6904_p2 = (src_kernel_win_0_val_0_8_fu_540 < p_059_i_i_i32_3_9_i_fu_6898_p3? 1'b1: 1'b0);

assign tmp_253_9_2_i_fu_6983_p2 = (src_kernel_win_0_val_0_7_lo_2_reg_9581 < p_059_i_i_i32_3_9_1_i_fu_6978_p3? 1'b1: 1'b0);

assign tmp_253_9_3_i_fu_7002_p2 = (src_kernel_win_0_val_0_6_lo_2_reg_9575 < p_059_i_i_i32_3_9_2_i_fu_6995_p3? 1'b1: 1'b0);

assign tmp_253_9_4_i_fu_7018_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_2_reg_9569_pp0_it57 < p_059_i_i_i32_3_9_3_i_fu_7012_p3? 1'b1: 1'b0);

assign tmp_253_9_5_i_fu_7037_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_2_reg_9563_pp0_it58 < p_059_i_i_i32_3_9_4_i_reg_9608? 1'b1: 1'b0);

assign tmp_253_9_6_i_fu_7053_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_2_reg_9557_pp0_it58 < p_059_i_i_i32_3_9_5_i_fu_7047_p3? 1'b1: 1'b0);

assign tmp_253_9_7_i_fu_7070_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_1_reg_9551_pp0_it59 < p_059_i_i_i32_3_9_6_i_fu_7065_p3? 1'b1: 1'b0);

assign tmp_253_9_8_i_fu_7089_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_2_reg_8598_pp0_it59 < p_059_i_i_i32_3_9_7_i_fu_7082_p3? 1'b1: 1'b0);

assign tmp_253_9_9_i_fu_7105_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8634_pp0_it60 < p_059_i_i_i32_3_9_8_i_fu_7099_p3? 1'b1: 1'b0);

assign tmp_253_9_i_fu_6886_p2 = (src_kernel_win_0_val_0_9_fu_544 < p_059_i_i_i32_3_8_9_i_reg_9544? 1'b1: 1'b0);

assign tmp_28_cast_fu_2558_p1 = rows;

assign tmp_28_i_fu_3641_p2 = ($signed(ImagLoc_x_fu_3617_p2) < $signed(tmp_30_cast_fu_2562_p1)? 1'b1: 1'b0);

assign tmp_30_cast_fu_2562_p1 = cols;

assign tmp_36_i_fu_3682_p1 = x_fu_3676_p3;

assign tmp_43_fu_3332_p3 = ((tmp_202_1_i_fu_3323_p2[0:0] === 1'b1) ? tmp_58_fu_3328_p1 : tmp_54_fu_2586_p1);

assign tmp_45_fu_3359_p3 = ((tmp_202_2_i_fu_3350_p2[0:0] === 1'b1) ? tmp_59_fu_3355_p1 : tmp_54_fu_2586_p1);

assign tmp_46_fu_3206_p2 = (ap_const_lv11_9 + cols);

assign tmp_47_fu_3386_p3 = ((tmp_202_3_i_fu_3377_p2[0:0] === 1'b1) ? tmp_61_fu_3382_p1 : tmp_54_fu_2586_p1);

assign tmp_48_fu_3212_p2 = (ap_const_lv11_5 + rows);

assign tmp_49_fu_3413_p3 = ((tmp_202_4_i_fu_3404_p2[0:0] === 1'b1) ? tmp_84_fu_3409_p1 : tmp_54_fu_2586_p1);

assign tmp_50_fu_3440_p3 = ((tmp_202_5_i_fu_3431_p2[0:0] === 1'b1) ? tmp_85_fu_3436_p1 : tmp_54_fu_2586_p1);

assign tmp_51_fu_3467_p3 = ((tmp_202_6_i_fu_3458_p2[0:0] === 1'b1) ? tmp_86_fu_3463_p1 : tmp_54_fu_2586_p1);

assign tmp_52_fu_2582_p1 = p_neg392_i_i_i1_i_fu_2576_p2[0:0];

assign tmp_53_fu_3494_p3 = ((tmp_202_7_i_fu_3485_p2[0:0] === 1'b1) ? tmp_87_fu_3490_p1 : tmp_54_fu_2586_p1);

assign tmp_54_fu_2586_p1 = p_neg392_i_i_i1_i_fu_2576_p2[3:0];

assign tmp_55_fu_3521_p3 = ((tmp_202_8_i_fu_3512_p2[0:0] === 1'b1) ? tmp_88_fu_3517_p1 : tmp_54_fu_2586_p1);

assign tmp_56_fu_3301_p1 = tmp_2001_i_fu_3290_p2[3:0];

assign tmp_57_fu_3576_p3 = ((tmp_90_fu_3564_p3[0:0] === 1'b1) ? ap_const_lv4_0 : tmp_54_fu_2586_p1);

assign tmp_58_fu_3328_p1 = p_assign_6_1_i_fu_3317_p2[3:0];

assign tmp_59_fu_3355_p1 = p_assign_6_2_i_fu_3344_p2[3:0];

assign tmp_60_fu_3583_p3 = ((or_cond_i411_i_i_i1_9_i_fu_3558_p2[0:0] === 1'b1) ? tmp_91_fu_3572_p1 : tmp_57_fu_3576_p3);

assign tmp_61_fu_3382_p1 = p_assign_6_3_i_fu_3371_p2[3:0];

assign tmp_61_not_i_fu_3238_p2 = (tmp_17_i_fu_3233_p2 ^ ap_const_lv1_1);

assign tmp_82_fu_7117_p3 = ((tmp_241_9_9_i_reg_8356[0:0] === 1'b1) ? p_059_i_i_i32_3_9_8_i_fu_7099_p3 : temp_0_i_i_i_i156_059_i_i_i32_97_fu_7110_p3);

assign tmp_84_fu_3409_p1 = p_assign_6_4_i_fu_3398_p2[3:0];

assign tmp_85_fu_3436_p1 = p_assign_6_5_i_fu_3425_p2[3:0];

assign tmp_86_fu_3463_p1 = p_assign_6_6_i_fu_3452_p2[3:0];

assign tmp_87_fu_3490_p1 = p_assign_6_7_i_fu_3479_p2[3:0];

assign tmp_88_fu_3517_p1 = p_assign_6_8_i_fu_3506_p2[3:0];

assign tmp_89_fu_3539_p3 = p_assign_6_9_i_fu_3533_p2[ap_const_lv32_B];

assign tmp_90_fu_3564_p3 = p_assign_6_9_i_fu_3533_p2[ap_const_lv32_B];

assign tmp_91_fu_3572_p1 = p_assign_6_9_i_fu_3533_p2[3:0];

assign tmp_92_fu_3623_p1 = ImagLoc_x_fu_3617_p2[10:0];

assign tmp_93_fu_3627_p3 = ImagLoc_x_fu_3617_p2[ap_const_lv32_B];

assign tmp_95_fu_3696_p1 = x_fu_3676_p3[3:0];

assign tmp_99_i_fu_3244_p2 = (p_014_0_i_i_i1_i_reg_2536 > ap_const_lv11_4? 1'b1: 1'b0);

assign tmp_fu_2572_p1 = tmp_13_i_fu_2566_p2[3:0];

assign tmp_s_fu_3305_p3 = ((tmp_2021_i_fu_3296_p2[0:0] === 1'b1) ? tmp_56_fu_3301_p1 : tmp_54_fu_2586_p1);

assign wdw_val_0_0_reload_out_din = wdw_val_0_0_reload_dout;

assign wdw_val_0_1_reload_out_din = wdw_val_0_1_reload_dout;

assign wdw_val_0_2_reload_out_din = wdw_val_0_2_reload_dout;

assign wdw_val_0_3_reload_out_din = wdw_val_0_3_reload_dout;

assign wdw_val_0_4_reload_out_din = wdw_val_0_4_reload_dout;

assign wdw_val_0_5_reload_out_din = wdw_val_0_5_reload_dout;

assign wdw_val_0_6_reload_out_din = wdw_val_0_6_reload_dout;

assign wdw_val_0_7_reload_out_din = wdw_val_0_7_reload_dout;

assign wdw_val_0_8_reload_out_din = wdw_val_0_8_reload_dout;

assign wdw_val_0_9_reload_out_din = wdw_val_0_9_reload_dout;

assign wdw_val_1_0_reload_out_din = wdw_val_1_0_reload_dout;

assign wdw_val_1_1_reload_out_din = wdw_val_1_1_reload_dout;

assign wdw_val_1_2_reload_out_din = wdw_val_1_2_reload_dout;

assign wdw_val_1_3_reload_out_din = wdw_val_1_3_reload_dout;

assign wdw_val_1_4_reload_out_din = wdw_val_1_4_reload_dout;

assign wdw_val_1_5_reload_out_din = wdw_val_1_5_reload_dout;

assign wdw_val_1_6_reload_out_din = wdw_val_1_6_reload_dout;

assign wdw_val_1_7_reload_out_din = wdw_val_1_7_reload_dout;

assign wdw_val_1_8_reload_out_din = wdw_val_1_8_reload_dout;

assign wdw_val_1_9_reload_out_din = wdw_val_1_9_reload_dout;

assign wdw_val_2_0_reload_out_din = wdw_val_2_0_reload_dout;

assign wdw_val_2_1_reload_out_din = wdw_val_2_1_reload_dout;

assign wdw_val_2_2_reload_out_din = wdw_val_2_2_reload_dout;

assign wdw_val_2_3_reload_out_din = wdw_val_2_3_reload_dout;

assign wdw_val_2_4_reload_out_din = wdw_val_2_4_reload_dout;

assign wdw_val_2_5_reload_out_din = wdw_val_2_5_reload_dout;

assign wdw_val_2_6_reload_out_din = wdw_val_2_6_reload_dout;

assign wdw_val_2_7_reload_out_din = wdw_val_2_7_reload_dout;

assign wdw_val_2_8_reload_out_din = wdw_val_2_8_reload_dout;

assign wdw_val_2_9_reload_out_din = wdw_val_2_9_reload_dout;

assign wdw_val_3_0_reload_out_din = wdw_val_3_0_reload_dout;

assign wdw_val_3_1_reload_out_din = wdw_val_3_1_reload_dout;

assign wdw_val_3_2_reload_out_din = wdw_val_3_2_reload_dout;

assign wdw_val_3_3_reload_out_din = wdw_val_3_3_reload_dout;

assign wdw_val_3_4_reload_out_din = wdw_val_3_4_reload_dout;

assign wdw_val_3_5_reload_out_din = wdw_val_3_5_reload_dout;

assign wdw_val_3_6_reload_out_din = wdw_val_3_6_reload_dout;

assign wdw_val_3_7_reload_out_din = wdw_val_3_7_reload_dout;

assign wdw_val_3_8_reload_out_din = wdw_val_3_8_reload_dout;

assign wdw_val_3_9_reload_out_din = wdw_val_3_9_reload_dout;

assign wdw_val_4_0_reload_out_din = wdw_val_4_0_reload_dout;

assign wdw_val_4_1_reload_out_din = wdw_val_4_1_reload_dout;

assign wdw_val_4_2_reload_out_din = wdw_val_4_2_reload_dout;

assign wdw_val_4_3_reload_out_din = wdw_val_4_3_reload_dout;

assign wdw_val_4_4_reload_out_din = wdw_val_4_4_reload_dout;

assign wdw_val_4_5_reload_out_din = wdw_val_4_5_reload_dout;

assign wdw_val_4_6_reload_out_din = wdw_val_4_6_reload_dout;

assign wdw_val_4_7_reload_out_din = wdw_val_4_7_reload_dout;

assign wdw_val_4_8_reload_out_din = wdw_val_4_8_reload_dout;

assign wdw_val_4_9_reload_out_din = wdw_val_4_9_reload_dout;

assign wdw_val_5_0_reload_out_din = wdw_val_5_0_reload_dout;

assign wdw_val_5_1_reload_out_din = wdw_val_5_1_reload_dout;

assign wdw_val_5_2_reload_out_din = wdw_val_5_2_reload_dout;

assign wdw_val_5_3_reload_out_din = wdw_val_5_3_reload_dout;

assign wdw_val_5_4_reload_out_din = wdw_val_5_4_reload_dout;

assign wdw_val_5_5_reload_out_din = wdw_val_5_5_reload_dout;

assign wdw_val_5_6_reload_out_din = wdw_val_5_6_reload_dout;

assign wdw_val_5_7_reload_out_din = wdw_val_5_7_reload_dout;

assign wdw_val_5_8_reload_out_din = wdw_val_5_8_reload_dout;

assign wdw_val_5_9_reload_out_din = wdw_val_5_9_reload_dout;

assign wdw_val_6_0_reload_out_din = wdw_val_6_0_reload_dout;

assign wdw_val_6_1_reload_out_din = wdw_val_6_1_reload_dout;

assign wdw_val_6_2_reload_out_din = wdw_val_6_2_reload_dout;

assign wdw_val_6_3_reload_out_din = wdw_val_6_3_reload_dout;

assign wdw_val_6_4_reload_out_din = wdw_val_6_4_reload_dout;

assign wdw_val_6_5_reload_out_din = wdw_val_6_5_reload_dout;

assign wdw_val_6_6_reload_out_din = wdw_val_6_6_reload_dout;

assign wdw_val_6_7_reload_out_din = wdw_val_6_7_reload_dout;

assign wdw_val_6_8_reload_out_din = wdw_val_6_8_reload_dout;

assign wdw_val_6_9_reload_out_din = wdw_val_6_9_reload_dout;

assign wdw_val_7_0_reload_out_din = wdw_val_7_0_reload_dout;

assign wdw_val_7_1_reload_out_din = wdw_val_7_1_reload_dout;

assign wdw_val_7_2_reload_out_din = wdw_val_7_2_reload_dout;

assign wdw_val_7_3_reload_out_din = wdw_val_7_3_reload_dout;

assign wdw_val_7_4_reload_out_din = wdw_val_7_4_reload_dout;

assign wdw_val_7_5_reload_out_din = wdw_val_7_5_reload_dout;

assign wdw_val_7_6_reload_out_din = wdw_val_7_6_reload_dout;

assign wdw_val_7_7_reload_out_din = wdw_val_7_7_reload_dout;

assign wdw_val_7_8_reload_out_din = wdw_val_7_8_reload_dout;

assign wdw_val_7_9_reload_out_din = wdw_val_7_9_reload_dout;

assign wdw_val_8_0_reload_out_din = wdw_val_8_0_reload_dout;

assign wdw_val_8_1_reload_out_din = wdw_val_8_1_reload_dout;

assign wdw_val_8_2_reload_out_din = wdw_val_8_2_reload_dout;

assign wdw_val_8_3_reload_out_din = wdw_val_8_3_reload_dout;

assign wdw_val_8_4_reload_out_din = wdw_val_8_4_reload_dout;

assign wdw_val_8_5_reload_out_din = wdw_val_8_5_reload_dout;

assign wdw_val_8_6_reload_out_din = wdw_val_8_6_reload_dout;

assign wdw_val_8_7_reload_out_din = wdw_val_8_7_reload_dout;

assign wdw_val_8_8_reload_out_din = wdw_val_8_8_reload_dout;

assign wdw_val_8_9_reload_out_din = wdw_val_8_9_reload_dout;

assign wdw_val_9_0_reload_out_din = wdw_val_9_0_reload_dout;

assign wdw_val_9_1_reload_out_din = wdw_val_9_1_reload_dout;

assign wdw_val_9_2_reload_out_din = wdw_val_9_2_reload_dout;

assign wdw_val_9_3_reload_out_din = wdw_val_9_3_reload_dout;

assign wdw_val_9_4_reload_out_din = wdw_val_9_4_reload_dout;

assign wdw_val_9_5_reload_out_din = wdw_val_9_5_reload_dout;

assign wdw_val_9_6_reload_out_din = wdw_val_9_6_reload_dout;

assign wdw_val_9_7_reload_out_din = wdw_val_9_7_reload_dout;

assign wdw_val_9_8_reload_out_din = wdw_val_9_8_reload_dout;

assign wdw_val_9_9_reload_out_din = wdw_val_9_9_reload_dout;

assign x_fu_3676_p3 = ((or_cond_i_i_i_i1_i_reg_8496[0:0] === 1'b1) ? tmp_92_reg_8491 : p_assign_2_fu_3670_p3);

assign y_i_cast_fu_2602_p1 = y_i_fu_2596_p2;

assign y_i_fu_2596_p2 = (tmp_117_5_i_fu_2590_p2 & tmp_52_fu_2582_p1);


endmodule //morphological_filter_Loop_loop_height_proc321

