<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     1393, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   163520 *, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    48241, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    50004, user inline pragmas are applied</column>
            <column name="">(4) simplification,    49864, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 5661027 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   135028 *, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   135031 *, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   135161 *, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   125563 *, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   123077 *, loop and instruction simplification</column>
            <column name="">(2) parallelization,   123056 *, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   123056 *, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   123056 *, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   123093 *, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   123185 *, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:266" col2="1393" col3="49864" col4="125563" col4_note="*" col5="123056" col5_note="*" col6="123185" col6_note="*">
                    <row id="7" col0="load_E" col1="code_generated.cpp:12" col2="69" col3="29" col4="7059" col5="7058" col6="7064"/>
                    <row id="8" col0="load_B" col1="code_generated.cpp:23" col2="69" col3="29" col4="550" col5="549" col6="555"/>
                    <row id="15" col0="load_A" col1="code_generated.cpp:34" col2="183" col3="59" col4="3037" col5="3036" col6="3054"/>
                    <row id="1" col0="load_F" col1="code_generated.cpp:51" col2="69" col3="29" col4="5019" col5="5018" col6="5024"/>
                    <row id="16" col0="load_D" col1="code_generated.cpp:62" col2="69" col3="29" col4="2529" col5="2528" col6="2534"/>
                    <row id="6" col0="load_C" col1="code_generated.cpp:73" col2="107" col3="39" col4="9129" col5="9128" col6="9138"/>
                    <row id="4" col0="load_G" col1="code_generated.cpp:86" col2="69" col3="29" col4="7059" col5="7058" col6="7064"/>
                    <row id="5" col0="task0" col1="code_generated.cpp:134" col2="57" col3="1911" col4="3611" col5="3611" col6="3618"/>
                    <row id="2" col0="task1" col1="code_generated.cpp:153" col2="90" col3="19724" col4="22316" col5="21416" col6="21426"/>
                    <row id="13" col0="task2" col1="code_generated.cpp:178" col2="57" col3="1491" col4="2811" col5="2811" col6="2818"/>
                    <row id="3" col0="task3" col1="code_generated.cpp:197" col2="90" col3="10701" col4="14668" col5="13968" col6="13978"/>
                    <row id="12" col0="task4" col1="code_generated.cpp:222" col2="57" col3="1918" col4="4518" col5="4518" col6="4528"/>
                    <row id="10" col0="task5" col1="code_generated.cpp:241" col2="90" col3="13721" col4="19120" col5="18220" col6="18230"/>
                    <row id="9" col0="store_E" col1="code_generated.cpp:97" col2="69" col3="29" col4="2019" col5="2019" col6="2022"/>
                    <row id="14" col0="store_F" col1="code_generated.cpp:109" col2="69" col3="29" col4="1459" col5="1459" col6="1462"/>
                    <row id="11" col0="store_G" col1="code_generated.cpp:121" col2="69" col3="29" col4="2019" col5="2019" col6="2022"/>
                </row>
            </rows>
            <notes>
                <note name="*" desc="Exceeded design size warning message threshold"/>
            </notes>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

