Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 07:33:54 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCD_wrapper_timing_summary_routed.rpt -pb BCD_wrapper_timing_summary_routed.pb -rpx BCD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     38          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line33/clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/clk_div_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line35/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line35/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line35/bcd_digit_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   90          inf        0.000                      0                   90           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line36/segs_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.646ns  (logic 4.155ns (62.515%)  route 2.491ns (37.485%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         LDCE                         0.000     0.000 r  nolabel_line36/segs_reg[4]/G
    SLICE_X43Y60         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nolabel_line36/segs_reg[4]/Q
                         net (fo=1, routed)           2.491     3.050    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596     6.646 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.646    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/segs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.093ns (66.497%)  route 2.062ns (33.503%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         LDCE                         0.000     0.000 r  nolabel_line36/segs_reg[2]/G
    SLICE_X43Y60         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nolabel_line36/segs_reg[2]/Q
                         net (fo=1, routed)           2.062     2.621    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534     6.154 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.154    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/segs_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.146ns  (logic 4.089ns (66.531%)  route 2.057ns (33.469%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         LDCE                         0.000     0.000 r  nolabel_line36/segs_reg[6]/G
    SLICE_X43Y61         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nolabel_line36/segs_reg[6]/Q
                         net (fo=1, routed)           2.057     2.616    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530     6.146 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.146    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/segs_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 4.072ns (68.098%)  route 1.908ns (31.902%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         LDCE                         0.000     0.000 r  nolabel_line36/segs_reg[3]/G
    SLICE_X43Y58         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nolabel_line36/segs_reg[3]/Q
                         net (fo=1, routed)           1.908     2.467    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513     5.980 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.980    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/segs_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.952ns  (logic 4.080ns (68.556%)  route 1.871ns (31.444%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         LDCE                         0.000     0.000 r  nolabel_line36/segs_reg[5]/G
    SLICE_X43Y58         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nolabel_line36/segs_reg[5]/Q
                         net (fo=1, routed)           1.871     2.430    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521     5.952 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.952    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/segs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.785ns  (logic 4.120ns (71.215%)  route 1.665ns (28.785%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         LDCE                         0.000     0.000 r  nolabel_line36/segs_reg[0]/G
    SLICE_X43Y60         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nolabel_line36/segs_reg[0]/Q
                         net (fo=1, routed)           1.665     2.224    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561     5.785 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.785    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line36/segs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.743ns  (logic 4.075ns (70.954%)  route 1.668ns (29.046%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         LDCE                         0.000     0.000 r  nolabel_line36/segs_reg[1]/G
    SLICE_X43Y60         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nolabel_line36/segs_reg[1]/Q
                         net (fo=1, routed)           1.668     2.227    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     5.743 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.743    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            nolabel_line34/count_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.369ns  (logic 1.583ns (36.229%)  route 2.786ns (63.771%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          2.786     4.369    nolabel_line34/AR[0]
    SLICE_X40Y60         FDCE                                         f  nolabel_line34/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            nolabel_line34/count_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.369ns  (logic 1.583ns (36.229%)  route 2.786ns (63.771%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          2.786     4.369    nolabel_line34/AR[0]
    SLICE_X40Y60         FDCE                                         f  nolabel_line34/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            nolabel_line34/count_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.369ns  (logic 1.583ns (36.229%)  route 2.786ns (63.771%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=40, routed)          2.786     4.369    nolabel_line34/AR[0]
    SLICE_X40Y60         FDCE                                         f  nolabel_line34/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE                         0.000     0.000 r  nolabel_line34/clk_div_reg/C
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line34/clk_div_reg/Q
                         net (fo=5, routed)           0.168     0.309    nolabel_line34/clk_div_reg_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  nolabel_line34/clk_div_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line34/clk_div_i_1__0_n_0
    SLICE_X41Y59         FDCE                                         r  nolabel_line34/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line35/bcd_digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE                         0.000     0.000 r  nolabel_line35/bcd_digit_reg[1]/C
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line35/bcd_digit_reg[1]/Q
                         net (fo=11, routed)          0.179     0.320    nolabel_line35/Q[1]
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.042     0.362 r  nolabel_line35/bcd_digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    nolabel_line35/bcd_digit[2]_i_1_n_0
    SLICE_X43Y59         FDCE                                         r  nolabel_line35/bcd_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line35/bcd_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE                         0.000     0.000 r  nolabel_line35/bcd_digit_reg[1]/C
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line35/bcd_digit_reg[1]/Q
                         net (fo=11, routed)          0.179     0.320    nolabel_line35/Q[1]
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  nolabel_line35/bcd_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line35/bcd_digit[1]_i_1_n_0
    SLICE_X43Y59         FDCE                                         r  nolabel_line35/bcd_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line33/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE                         0.000     0.000 r  nolabel_line33/clk_div_reg/C
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line33/clk_div_reg/Q
                         net (fo=18, routed)          0.180     0.321    nolabel_line33/clk_div_reg_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  nolabel_line33/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.366    nolabel_line33/clk_div_i_1_n_0
    SLICE_X43Y57         FDCE                                         r  nolabel_line33/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/bcd_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line35/bcd_digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE                         0.000     0.000 r  nolabel_line35/bcd_digit_reg[1]/C
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line35/bcd_digit_reg[1]/Q
                         net (fo=11, routed)          0.181     0.322    nolabel_line35/Q[1]
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.045     0.367 r  nolabel_line35/bcd_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    nolabel_line35/bcd_digit[3]_i_1_n_0
    SLICE_X43Y59         FDCE                                         r  nolabel_line35/bcd_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/bcd_digit_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line36/segs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.230ns (55.234%)  route 0.186ns (44.766%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE                         0.000     0.000 r  nolabel_line35/bcd_digit_reg[2]/C
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  nolabel_line35/bcd_digit_reg[2]/Q
                         net (fo=11, routed)          0.186     0.314    nolabel_line35/Q[2]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.102     0.416 r  nolabel_line35/segs_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.416    nolabel_line36/D[0]
    SLICE_X43Y60         LDCE                                         r  nolabel_line36/segs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  nolabel_line34/count_reg[11]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line34/count_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    nolabel_line34/count_reg[11]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.358 r  nolabel_line34/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.358    nolabel_line34/count[8]_i_2__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  nolabel_line34/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.421    nolabel_line34/count_reg[8]_i_1__0_n_4
    SLICE_X40Y59         FDCE                                         r  nolabel_line34/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE                         0.000     0.000 r  nolabel_line34/count_reg[15]/C
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line34/count_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    nolabel_line34/count_reg[15]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.358 r  nolabel_line34/count[12]_i_2__0/O
                         net (fo=1, routed)           0.000     0.358    nolabel_line34/count[12]_i_2__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  nolabel_line34/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.421    nolabel_line34/count_reg[12]_i_1__0_n_4
    SLICE_X40Y60         FDCE                                         r  nolabel_line34/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE                         0.000     0.000 r  nolabel_line34/count_reg[7]/C
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line34/count_reg[7]/Q
                         net (fo=2, routed)           0.172     0.313    nolabel_line34/count_reg[7]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.045     0.358 r  nolabel_line34/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.358    nolabel_line34/count[4]_i_2__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  nolabel_line34/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.421    nolabel_line34/count_reg[4]_i_1__0_n_4
    SLICE_X40Y58         FDCE                                         r  nolabel_line34/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line33/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE                         0.000     0.000 r  nolabel_line33/count_reg[11]/C
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line33/count_reg[11]/Q
                         net (fo=2, routed)           0.148     0.312    nolabel_line33/count_reg[11]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.045     0.357 r  nolabel_line33/count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.357    nolabel_line33/count[8]_i_2_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  nolabel_line33/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    nolabel_line33/count_reg[8]_i_1_n_4
    SLICE_X42Y58         FDCE                                         r  nolabel_line33/count_reg[11]/D
  -------------------------------------------------------------------    -------------------





