C:\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe  -osyn  C:\Users\FERNANDO\Desktop\P14-15-16-17\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_hdl_.srs  -top  topshiftRL00  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\FERNANDO\Desktop\P14-15-16-17\shiftRL00\shiftRL0\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work C:\Users\FERNANDO\Desktop\P14-15-16-17\topdiv00VHDL\div00.vhdl -lib work C:\Users\FERNANDO\Desktop\P14-15-16-17\topdiv00VHDL\osc00.vhdl -lib work C:\Users\FERNANDO\Desktop\P14-15-16-17\topdiv00VHDL\packagediv00.vhdl -lib work C:\Users\FERNANDO\Desktop\P14-15-16-17\topdiv00VHDL\topdiv00.vhdl -lib work C:\Users\FERNANDO\Desktop\P14-15-16-17\shiftRL00\shiftRL00.vhdl -lib work C:\Users\FERNANDO\Desktop\P14-15-16-17\shiftRL00\packageshiftRL00.vhdl -lib work C:\Users\FERNANDO\Desktop\P14-15-16-17\shiftRL00\topshiftRL00.vhdl  -log  C:\Users\FERNANDO\Desktop\P14-15-16-17\shiftRL00\shiftRL0\syntax.log  -fileorder  C:\Users\FERNANDO\Desktop\P14-15-16-17\shiftRL00\shiftRL0\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\shiftRL00_shiftRL0_hdl_.srs -top topshiftRL00 -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\..\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work ..\..\..\topdiv00VHDL\div00.vhdl -lib work ..\..\..\topdiv00VHDL\osc00.vhdl -lib work ..\..\..\topdiv00VHDL\packagediv00.vhdl -lib work ..\..\..\topdiv00VHDL\topdiv00.vhdl -lib work ..\..\shiftRL00.vhdl -lib work ..\..\packageshiftRL00.vhdl -lib work ..\..\topshiftRL00.vhdl -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:1
file:..\synwork\shiftRL00_shiftRL0_hdl_.srs|io:o|time:0|size:0|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1493331104|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\..\topdiv00VHDL\div00.vhdl|io:i|time:1550622243|size:2213|exec:0|csum:AE44DDC4C7866C90B007991C651F9EB9
file:..\..\..\topdiv00VHDL\osc00.vhdl|io:i|time:1550622230|size:509|exec:0|csum:A50C7FE2335D6AF40655976E7D99CB90
file:..\..\..\topdiv00VHDL\packagediv00.vhdl|io:i|time:1550622251|size:328|exec:0|csum:88F12117AB796982DB8B3880DD3E8BE3
file:..\..\..\topdiv00VHDL\topdiv00.vhdl|io:i|time:1550681792|size:433|exec:0|csum:24FA993FEEBD21DC04F7C7CCBF0E49EC
file:..\..\shiftRL00.vhdl|io:i|time:1551936109|size:1064|exec:0|csum:ACA57AB559D20F9668EDED6E700185B5
file:..\..\packageshiftRL00.vhdl|io:i|time:1550855697|size:428|exec:0|csum:12EC58FAB733B4D6197CAAFBCA36DAAA
file:..\..\topshiftRL00.vhdl|io:i|time:1550855707|size:618|exec:0|csum:11542F9D0A277978C1A740FB88626E77
file:..\syntax.log|io:o|time:1551936115|size:1009|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe|io:i|time:1501913710|size:5913600|exec:1|csum:93E5DE52AE488E4DC33E43C149B8DA6C
