Xilinx Platform Studio (XPS)
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Sep 11 20:15:10 2013
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze0/
rm -rf microblaze1/
rm -rf microblaze2/
rm -rf microblaze3/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f CoreTest/executable.elf 
rm -f MB_HWT0/executable.elf 
rm -f MB_HWT1/executable.elf 
rm -f MB_HWT2/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Sep 11 20:15:13 2013
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -lp /home/abazar63/hthread/src/hardware/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -lp
/home/abazar63/hthread/src/hardware/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 22  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   mpmc_0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value
   to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value
   to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value
   to 4

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze0
  (0000000000-0x00003fff) dlmb_cntlr0	dlmb0
  (0000000000-0x00003fff) ilmb_cntlr0	ilmb0
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x15040000-0x1504ffff) xps_intc_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x63000000-0x6300ffff) opb_hwti_0	main_bus->main_hwti_bridge_0->hwti_bus
  (0x63010000-0x6301ffff) opb_hwti_1	main_bus->main_hwti_bridge_0->hwti_bus
  (0x63020000-0x6302ffff) opb_hwti_2	main_bus->main_hwti_bridge_0->hwti_bus
  (0x70030000-0x7003ffff) main_core_bridge	main_bus
  (0x70040000-0x7004ffff) main_vhwti_bridge1	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) mdm_0	main_bus
  (0x84050000-0x8405ffff) xps_central_dma_0	main_bus
  (0x840a0000-0x840affff) plb_hthreads_timer_0	main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	main_bus
  (0x84200000-0x8420ffff) plb_hthread_reset_core_0	main_bus
  (0xa0000000-0xafffffff) mpmc_0	main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze0_IXCL
  (0xc0000000-0xc0003fff)
vhwti_global_cntlr1	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0010000-0xc0013fff)
vhwti_global_cntlr2	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0020000-0xc0023fff)
vhwti_global_cntlr3	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0000000-0xc007ffff) main_vhwti_bridge1	main_bus
  (0xe0000000-0xe000ffff) bramopb_cntlr_main	main_bus
  (0xe0010000-0xe001ffff) bramub1_cntlr_main	main_bus
  (0xe0020000-0xe002ffff) bramub2_cntlr_main	main_bus
  (0xe0030000-0xe003ffff) bramub3_cntlr_main	main_bus
Address Map for Processor microblaze1
  (0000000000-0x00003fff) dlmb_cntlr1	dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	ilmb1
  (0x11000000-0x1103ffff)
thread_manager	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group1_main_bridge	group1_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group1_bus->group1_main_bridge->main_bus
  (0x70000000-0x7000ffff) group1_main_bridge	group1_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group1_bus->group1_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group1_bus->group1_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group1_bus->group1_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group1_bus->group1_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group1_bus->group1_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group1_bus->group1_main_bridge->main_bus
  (0x84000000-0x84ffffff) group1_main_bridge	group1_bus
  (0xa0000000-0xafffffff) group1_main_bridge	group1_bus
  (0xa0000000-0xafffffff) mpmc_0	group1_bus->group1_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze1_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr1	group1_bus
  (0xe0010000-0xe001ffff) bramub1_cntlr	group1_bus
Address Map for Processor microblaze2
  (0000000000-0x0001ffff) dlmb_cntlr2	dlmb2
  (0000000000-0x0001ffff) ilmb_cntlr2	ilmb2
  (0x11000000-0x1103ffff)
thread_manager	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group2_main_bridge	group2_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group2_bus->group2_main_bridge->main_bus
  (0x70000000-0x7000ffff) group2_main_bridge	group2_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group2_bus->group2_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group2_bus->group2_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group2_bus->group2_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group2_bus->group2_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group2_bus->group2_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group2_bus->group2_main_bridge->main_bus
  (0x84000000-0x84ffffff) group2_main_bridge	group2_bus
  (0xa0000000-0xafffffff) group2_main_bridge	group2_bus
  (0xa0000000-0xafffffff) mpmc_0	group2_bus->group2_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze2_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr2	group2_bus
  (0xe0020000-0xe002ffff) bramub2_cntlr	group2_bus
Address Map for Processor microblaze3
  (0000000000-0x00003fff) dlmb_cntlr3	dlmb3
  (0000000000-0x00003fff) ilmb_cntlr3	ilmb3
  (0x11000000-0x1103ffff)
thread_manager	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group3_main_bridge	group3_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group3_bus->group3_main_bridge->main_bus
  (0x70000000-0x7000ffff) group3_main_bridge	group3_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group3_bus->group3_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group3_bus->group3_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group3_bus->group3_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group3_bus->group3_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group3_bus->group3_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group3_bus->group3_main_bridge->main_bus
  (0x84000000-0x84ffffff) group3_main_bridge	group3_bus
  (0xa0000000-0xafffffff) group3_main_bridge	group3_bus
  (0xa0000000-0xafffffff) mpmc_0	group3_bus->group3_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze3_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr3	group3_bus
  (0xe0030000-0xe003ffff) bramub3_cntlr	group3_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 408 - tool is overriding PARAMETER C_SPLB1_P2P value to
   0


WARNING:EDK:2137 - Peripheral bramopb_cntlr is not accessible from any processor
   in the system. Check Bus Interface connections and address parameters. 
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 14
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:host_bram0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group1_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group1_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group2_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group2_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x20000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group3_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group3_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line
   27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 406 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 407 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:opb_v20 INSTANCE:hwti_bus -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /opb_v20_v1_10_d/data/opb_v20_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_NUM_SLAVES value to 5
INFO:EDK:1560 - IPNAME:plbv46_opb_bridge INSTANCE:main_hwti_bridge_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plbv46_opb_bridge_v1_01_a/data/plbv46_opb_bridge_v2_1_0.mpd line 78 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:opb_plbv46_bridge INSTANCE:hwti_main_bridge_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /opb_plbv46_bridge_v1_01_a/data/opb_plbv46_bridge_v2_1_0.mpd line 77 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramopb -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 27 - 8 master(s) : 14 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 66 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 73 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group1_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 110 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 182 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 190 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 198 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 206 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 214 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 222 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 229 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group2_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 263 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 335 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 343 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 351 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 359 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 367 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 375 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 382 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group3_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 416 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 485 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 493 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 501 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 509 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 517 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 525 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 532 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 567 - 1 master(s) : 3 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 697 - 4 master(s) : 6 slave(s)
IPNAME:opb_v20 INSTANCE:hwti_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 972 - 4 master(s) : 5 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1039 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1047 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1055 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1063 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1071 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1111 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1119 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1127 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1135 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1143 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1180 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1188 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1196 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1204 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1212 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb0_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb0_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb0_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb0_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb0_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb0_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb2_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb2_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb2_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb2_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb2_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb2_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb3_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb3_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb3_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb3_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb3_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb3_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:Bus_Error_Det CONNECTOR:group1_bus_Bus_Error_Det -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 149 - No driver found.
   Port will be driven to GND!
WARNING:EDK:2098 - PORT:Bus_Error_Det CONNECTOR:group2_bus_Bus_Error_Det -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 149 - No driver found.
   Port will be driven to GND!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb1_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd1_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb1_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd1_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb1_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb2_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd2_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb2_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd2_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb2_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb3_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd3_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb3_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd3_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb3_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_goWait CONNECTOR:Tintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 51 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_goWait CONNECTOR:Tintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 51 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_function CONNECTOR:Tthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 54 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_function CONNECTOR:Tthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 54 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_opcode CONNECTOR:Tthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 55 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_opcode CONNECTOR:Tthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 55 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 763 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 765 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 799 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb3_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc0_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 12
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0xb0000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0xb0000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value
   to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 446 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 497 - tcl is overriding PARAMETER C_PIM3_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 548 - tcl is overriding PARAMETER C_PIM4_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 747 - tcl is overriding PARAMETER C_WR_TRAINING_PORT
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 756 - tcl is overriding PARAMETER C_NCK_PER_CLK value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 775 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 776 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 777 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 778 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 779 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 780 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 781 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 782 - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 783 - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 813 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 814 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 815 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 816 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 817 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 818 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 841 - tcl is overriding PARAMETER C_ZQCS_REPEAT_CNT
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value
   to 0x00f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value
   to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value
   to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value
   to 0x01c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value
   to 0x02b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value
   to 0x02c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value
   to 0x037
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value
   to 0x038
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value
   to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value
   to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value
   to 0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value
   to 0x054
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value
   to 0x063
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value
   to 0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value
   to 0x06f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value
   to 0x070
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value
   to 0x081
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value
   to 0x082
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value
   to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10
   value to 0x08f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10
   value to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11
   value to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11
   value to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12
   value to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12
   value to 0x0d3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13
   value to 0x0d4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13
   value to 0x0ec
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14
   value to 0x0ed
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14
   value to 0x106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 874 - tcl is overriding PARAMETER C_BASEADDR_CTRL16
   value to 0x108
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 875 - tcl is overriding PARAMETER C_HIGHADDR_CTRL16
   value to 0x110
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_22
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_21
   value to 0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_20
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1F
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1E
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D
   value to 0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C
   value to 0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B
   value to 0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   04_a/data/chipscope_icon_v2_1_0.mpd line 71 - tcl is overriding PARAMETER
   C_SYSTEM_CONTAINS_MDM value to 1

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_SynchManager_v1_0
   0_c/data/opb_SynchManager_v2_1_0.mpd line 22  is deprecated. Please use
   Option ARCH_SUPPORT_MAP instead. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze0 core has constraints automatically generated by XPS in
implementation/microblaze0_wrapper/microblaze0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb0 core has constraints automatically generated by XPS in
implementation/ilmb0_wrapper/ilmb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb0 core has constraints automatically generated by XPS in
implementation/dlmb0_wrapper/dlmb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze1 core has constraints automatically generated by XPS in
implementation/microblaze1_wrapper/microblaze1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd1_0 core has constraints automatically generated by XPS in
implementation/mb2thrd1_0_wrapper/mb2thrd1_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd1_1 core has constraints automatically generated by XPS in
implementation/mb2thrd1_1_wrapper/mb2thrd1_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb1_0 core has constraints automatically generated by XPS in
implementation/thrd2mb1_0_wrapper/thrd2mb1_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb1_1 core has constraints automatically generated by XPS in
implementation/thrd2mb1_1_wrapper/thrd2mb1_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb1_2 core has constraints automatically generated by XPS in
implementation/thrd2mb1_2_wrapper/thrd2mb1_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb1 core has constraints automatically generated by XPS in
implementation/ilmb1_wrapper/ilmb1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb1 core has constraints automatically generated by XPS in
implementation/dlmb1_wrapper/dlmb1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze2 core has constraints automatically generated by XPS in
implementation/microblaze2_wrapper/microblaze2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd2_0 core has constraints automatically generated by XPS in
implementation/mb2thrd2_0_wrapper/mb2thrd2_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd2_1 core has constraints automatically generated by XPS in
implementation/mb2thrd2_1_wrapper/mb2thrd2_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb2_0 core has constraints automatically generated by XPS in
implementation/thrd2mb2_0_wrapper/thrd2mb2_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb2_1 core has constraints automatically generated by XPS in
implementation/thrd2mb2_1_wrapper/thrd2mb2_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb2_2 core has constraints automatically generated by XPS in
implementation/thrd2mb2_2_wrapper/thrd2mb2_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb2 core has constraints automatically generated by XPS in
implementation/ilmb2_wrapper/ilmb2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb2 core has constraints automatically generated by XPS in
implementation/dlmb2_wrapper/dlmb2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze3 core has constraints automatically generated by XPS in
implementation/microblaze3_wrapper/microblaze3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd3_0 core has constraints automatically generated by XPS in
implementation/mb2thrd3_0_wrapper/mb2thrd3_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd3_1 core has constraints automatically generated by XPS in
implementation/mb2thrd3_1_wrapper/mb2thrd3_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb3_0 core has constraints automatically generated by XPS in
implementation/thrd2mb3_0_wrapper/thrd2mb3_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb3_1 core has constraints automatically generated by XPS in
implementation/thrd2mb3_1_wrapper/thrd2mb3_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb3_2 core has constraints automatically generated by XPS in
implementation/thrd2mb3_2_wrapper/thrd2mb3_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb3 core has constraints automatically generated by XPS in
implementation/ilmb3_wrapper/ilmb3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb3 core has constraints automatically generated by XPS in
implementation/dlmb3_wrapper/dlmb3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mpmc_0 core has constraints automatically generated by XPS in
implementation/mpmc_0_wrapper/mpmc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd0_0 core has constraints automatically generated by XPS in
implementation/intrfc2thrd0_0_wrapper/intrfc2thrd0_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd0_1 core has constraints automatically generated by XPS in
implementation/intrfc2thrd0_1_wrapper/intrfc2thrd0_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc0_0 core has constraints automatically generated by XPS in
implementation/thrd2intrfc0_0_wrapper/thrd2intrfc0_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc0_1 core has constraints automatically generated by XPS in
implementation/thrd2intrfc0_1_wrapper/thrd2intrfc0_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc0_2 core has constraints automatically generated by XPS in
implementation/thrd2intrfc0_2_wrapper/thrd2intrfc0_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd1_0 core has constraints automatically generated by XPS in
implementation/intrfc2thrd1_0_wrapper/intrfc2thrd1_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd1_1 core has constraints automatically generated by XPS in
implementation/intrfc2thrd1_1_wrapper/intrfc2thrd1_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc1_0 core has constraints automatically generated by XPS in
implementation/thrd2intrfc1_0_wrapper/thrd2intrfc1_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc1_1 core has constraints automatically generated by XPS in
implementation/thrd2intrfc1_1_wrapper/thrd2intrfc1_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc1_2 core has constraints automatically generated by XPS in
implementation/thrd2intrfc1_2_wrapper/thrd2intrfc1_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd2_0 core has constraints automatically generated by XPS in
implementation/intrfc2thrd2_0_wrapper/intrfc2thrd2_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd2_1 core has constraints automatically generated by XPS in
implementation/intrfc2thrd2_1_wrapper/intrfc2thrd2_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc2_0 core has constraints automatically generated by XPS in
implementation/thrd2intrfc2_0_wrapper/thrd2intrfc2_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc2_1 core has constraints automatically generated by XPS in
implementation/thrd2intrfc2_1_wrapper/thrd2intrfc2_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc2_2 core has constraints automatically generated by XPS in
implementation/thrd2intrfc2_2_wrapper/thrd2intrfc2_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1332 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1361 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1378 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1395 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1412 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1423 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:host_bram0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 98 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 254 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 407 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 557 - elaborating IP
IPNAME:bram_block INSTANCE:vhwti_bram1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 607 - elaborating IP
IPNAME:bram_block INSTANCE:vhwti_bram2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 634 - elaborating IP
IPNAME:bram_block INSTANCE:vhwti_bram3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 661 - elaborating IP
IPNAME:bram_block INSTANCE:bramub1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1242 - elaborating IP
IPNAME:bram_block INSTANCE:bramub2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1270 - elaborating IP
IPNAME:bram_block INSTANCE:bramub3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1298 - elaborating IP
IPNAME:bram_block INSTANCE:bramopb -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1325 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 911 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1332 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_0.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_0_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_ila_0_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1349 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_icon_0.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_icon_0_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_icon_0_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1361 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_1.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_1_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_ila_1_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1378 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_2.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_2_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_ila_2_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1395 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_3_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_3 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_3.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_3_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_ila_3 root...
Creating XST project for chipscope_ila_3...
Creating XST script file for chipscope_ila_3...
Creating XST instantiation file for chipscope_ila_3...
Running XST for chipscope_ila_3...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_3...
Skipping Verilog instantiation template for chipscope_ila_3...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_ila_3...
Skipping Verilog instantiation template for chipscope_ila_3...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_ila_3_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1412 - elaborating IP
**********************************************
**********************************************
Created elaborate directory
hdl/elaborate/chipscope_plbv46_iba_0_v1_03_a/synhdl/vhdl/
Adding chipscope_plbv46_iba_0.vhd to xst project
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_plbv46_iba_0.xco
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_plbv46_iba_0_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_plbv46_iba_0 root...
Creating XST project for chipscope_plbv46_iba_0...
Creating XST script file for chipscope_plbv46_iba_0...
Creating XST instantiation file for chipscope_plbv46_iba_0...
Running XST for chipscope_plbv46_iba_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_plbv46_iba_0...
Skipping Verilog instantiation template for chipscope_plbv46_iba_0...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_plbv46_iba_0...
Skipping Verilog instantiation template for chipscope_plbv46_iba_0...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_plbv46_iba_0_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
Successfully generated the Chipscope Core : chipscope_plbv46_iba_0
*************************************************************
**********************************************
**********************************************
IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1423 - elaborating IP
**********************************************
**********************************************
Created elaborate directory
hdl/elaborate/chipscope_plbv46_iba_1_v1_03_a/synhdl/vhdl/
Adding chipscope_plbv46_iba_1.vhd to xst project
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_plbv46_iba_1.xco
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_plbv46_iba_1_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_plbv46_iba_1 root...
Creating XST project for chipscope_plbv46_iba_1...
Creating XST script file for chipscope_plbv46_iba_1...
Creating XST instantiation file for chipscope_plbv46_iba_1...
Running XST for chipscope_plbv46_iba_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_plbv46_iba_1...
Skipping Verilog instantiation template for chipscope_plbv46_iba_1...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_plbv46_iba_1...
Skipping Verilog instantiation template for chipscope_plbv46_iba_1...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_plbv46_iba_1_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
Successfully generated the Chipscope Core : chipscope_plbv46_iba_1
*************************************************************
**********************************************
**********************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 27 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 38 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 66 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 80 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:host_bram0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 98 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group1_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group1_main_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 118 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_thvadd_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 190 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 206 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 214 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 236 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 245 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:lmb_bram1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 254 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group2_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group2_main_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 289 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_acc_two_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 322 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 343 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 351 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 359 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 367 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 375 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 389 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 398 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:lmb_bram2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 407 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group3_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 416 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group3_main_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 424 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 442 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_thcrc_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 475 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 485 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 493 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 501 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb3_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 517 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 525 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 532 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 539 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 548 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:lmb_bram3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 557 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_bus1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 567 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_vhwti_bridge1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 575 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_local_cntlr1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 587 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_global_cntlr1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 597 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_bram1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 607 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_local_cntlr2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 614 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_global_cntlr2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 624 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_bram2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 634 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_local_cntlr3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 641 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_global_cntlr3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 651 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_bram3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 661 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:core_main_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 671 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_core_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 685 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:core_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 697 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 705 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:scheduler -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 717 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 743 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sync_manager -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 768 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_intc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 783 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 793 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthreads_timer_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 812 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_timer_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 820 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mdm_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 829 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mpmc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 844 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 898 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 911 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 947 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 960 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwti_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 972 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_hwti_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 983 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwti_main_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 993 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:opb_hwti_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1008 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_thvadd_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1026 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1039 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1047 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1055 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1063 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc0_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1071 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:opb_hwti_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1080 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_acc_two_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1098 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1111 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1119 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:opb_hwti_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_thcrc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1188 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1196 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1212 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub1_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub1_cntlr_main -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub2_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1250 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub2_cntlr_main -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1270 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub3_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub3_cntlr_main -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1288 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1298 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramopb_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1306 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramopb_cntlr_main -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1315 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramopb -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1332 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_icon_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1349 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1361 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1378 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1395 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_plbv46_iba_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1412 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_plbv46_iba_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1423 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze0_wrapper INSTANCE:microblaze0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 38 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze0_wrapper.ucf -sd ..
microblaze0_wrapper.ngc ../microblaze0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/microblaze0_wrapper/microblaze0_wrapper.ngc" ...

Applying constraints in "microblaze0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb0_wrapper INSTANCE:ilmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 66 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb0_wrapper.ucf -sd ..
ilmb0_wrapper.ngc ../ilmb0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/ilmb0_wrapper/ilmb0_wrapper.ngc" ...

Applying constraints in "ilmb0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb0_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb0_wrapper INSTANCE:dlmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 73 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb0_wrapper.ucf -sd ..
dlmb0_wrapper.ngc ../dlmb0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/dlmb0_wrapper/dlmb0_wrapper.ngc" ...

Applying constraints in "dlmb0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze1_wrapper INSTANCE:microblaze1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 136 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze1_wrapper.ucf -sd ..
microblaze1_wrapper.ngc ../microblaze1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/microblaze1_wrapper/microblaze1_wrapper.ngc" ...

Applying constraints in "microblaze1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze1_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd1_0_wrapper INSTANCE:mb2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd1_0_wrapper.ucf -sd ..
mb2thrd1_0_wrapper.ngc ../mb2thrd1_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd1_0_wrapper/mb2thrd1_0_wrapper.ngc" ...

Applying constraints in "mb2thrd1_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd1_1_wrapper INSTANCE:mb2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 190 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd1_1_wrapper.ucf -sd ..
mb2thrd1_1_wrapper.ngc ../mb2thrd1_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd1_1_wrapper/mb2thrd1_1_wrapper.ngc" ...

Applying constraints in "mb2thrd1_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd1_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd1_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb1_0_wrapper INSTANCE:thrd2mb1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb1_0_wrapper.ucf -sd ..
thrd2mb1_0_wrapper.ngc ../thrd2mb1_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb1_0_wrapper/thrd2mb1_0_wrapper.ngc" ...

Applying constraints in "thrd2mb1_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb1_1_wrapper INSTANCE:thrd2mb1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 206 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb1_1_wrapper.ucf -sd ..
thrd2mb1_1_wrapper.ngc ../thrd2mb1_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb1_1_wrapper/thrd2mb1_1_wrapper.ngc" ...

Applying constraints in "thrd2mb1_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb1_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb1_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb1_2_wrapper INSTANCE:thrd2mb1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 214 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb1_2_wrapper.ucf -sd ..
thrd2mb1_2_wrapper.ngc ../thrd2mb1_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb1_2_wrapper/thrd2mb1_2_wrapper.ngc" ...

Applying constraints in "thrd2mb1_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb1_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb1_2_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb1_wrapper INSTANCE:ilmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 222 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb1_wrapper.ucf -sd ..
ilmb1_wrapper.ngc ../ilmb1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/ilmb1_wrapper/ilmb1_wrapper.ngc" ...

Applying constraints in "ilmb1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb1_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb1_wrapper INSTANCE:dlmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 229 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb1_wrapper.ucf -sd ..
dlmb1_wrapper.ngc ../dlmb1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/dlmb1_wrapper/dlmb1_wrapper.ngc" ...

Applying constraints in "dlmb1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb1_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze2_wrapper INSTANCE:microblaze2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 289 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze2_wrapper.ucf -sd ..
microblaze2_wrapper.ngc ../microblaze2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/microblaze2_wrapper/microblaze2_wrapper.ngc" ...

Applying constraints in "microblaze2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze2_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd2_0_wrapper INSTANCE:mb2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 335 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd2_0_wrapper.ucf -sd ..
mb2thrd2_0_wrapper.ngc ../mb2thrd2_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd2_0_wrapper/mb2thrd2_0_wrapper.ngc" ...

Applying constraints in "mb2thrd2_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd2_1_wrapper INSTANCE:mb2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 343 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd2_1_wrapper.ucf -sd ..
mb2thrd2_1_wrapper.ngc ../mb2thrd2_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd2_1_wrapper/mb2thrd2_1_wrapper.ngc" ...

Applying constraints in "mb2thrd2_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd2_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd2_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb2_0_wrapper INSTANCE:thrd2mb2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 351 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb2_0_wrapper.ucf -sd ..
thrd2mb2_0_wrapper.ngc ../thrd2mb2_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb2_0_wrapper/thrd2mb2_0_wrapper.ngc" ...

Applying constraints in "thrd2mb2_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb2_1_wrapper INSTANCE:thrd2mb2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 359 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb2_1_wrapper.ucf -sd ..
thrd2mb2_1_wrapper.ngc ../thrd2mb2_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb2_1_wrapper/thrd2mb2_1_wrapper.ngc" ...

Applying constraints in "thrd2mb2_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb2_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb2_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb2_2_wrapper INSTANCE:thrd2mb2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 367 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb2_2_wrapper.ucf -sd ..
thrd2mb2_2_wrapper.ngc ../thrd2mb2_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb2_2_wrapper/thrd2mb2_2_wrapper.ngc" ...

Applying constraints in "thrd2mb2_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb2_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb2_2_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb2_wrapper INSTANCE:ilmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 375 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb2_wrapper.ucf -sd ..
ilmb2_wrapper.ngc ../ilmb2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/ilmb2_wrapper/ilmb2_wrapper.ngc" ...

Applying constraints in "ilmb2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb2_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb2_wrapper INSTANCE:dlmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 382 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb2_wrapper.ucf -sd ..
dlmb2_wrapper.ngc ../dlmb2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/dlmb2_wrapper/dlmb2_wrapper.ngc" ...

Applying constraints in "dlmb2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb2_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze3_wrapper INSTANCE:microblaze3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 442 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze3_wrapper.ucf -sd ..
microblaze3_wrapper.ngc ../microblaze3_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/microblaze3_wrapper/microblaze3_wrapper.ngc" ...

Applying constraints in "microblaze3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze3_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd3_0_wrapper INSTANCE:mb2thrd3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 485 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd3_0_wrapper.ucf -sd ..
mb2thrd3_0_wrapper.ngc ../mb2thrd3_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd3_0_wrapper/mb2thrd3_0_wrapper.ngc" ...

Applying constraints in "mb2thrd3_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd3_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd3_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd3_1_wrapper INSTANCE:mb2thrd3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 493 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd3_1_wrapper.ucf -sd ..
mb2thrd3_1_wrapper.ngc ../mb2thrd3_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd3_1_wrapper/mb2thrd3_1_wrapper.ngc" ...

Applying constraints in "mb2thrd3_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd3_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd3_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb3_0_wrapper INSTANCE:thrd2mb3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 501 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb3_0_wrapper.ucf -sd ..
thrd2mb3_0_wrapper.ngc ../thrd2mb3_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb3_0_wrapper/thrd2mb3_0_wrapper.ngc" ...

Applying constraints in "thrd2mb3_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb3_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb3_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb3_1_wrapper INSTANCE:thrd2mb3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 509 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb3_1_wrapper.ucf -sd ..
thrd2mb3_1_wrapper.ngc ../thrd2mb3_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb3_1_wrapper/thrd2mb3_1_wrapper.ngc" ...

Applying constraints in "thrd2mb3_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb3_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb3_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb3_2_wrapper INSTANCE:thrd2mb3_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 517 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb3_2_wrapper.ucf -sd ..
thrd2mb3_2_wrapper.ngc ../thrd2mb3_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb3_2_wrapper/thrd2mb3_2_wrapper.ngc" ...

Applying constraints in "thrd2mb3_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb3_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb3_2_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb3_wrapper INSTANCE:ilmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 525 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb3_wrapper.ucf -sd ..
ilmb3_wrapper.ngc ../ilmb3_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/ilmb3_wrapper/ilmb3_wrapper.ngc" ...

Applying constraints in "ilmb3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb3_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb3_wrapper INSTANCE:dlmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 532 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb3_wrapper.ucf -sd ..
dlmb3_wrapper.ngc ../dlmb3_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/dlmb3_wrapper/dlmb3_wrapper.ngc" ...

Applying constraints in "dlmb3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb3_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 783 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mpmc_0_wrapper INSTANCE:mpmc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 844 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mpmc_0_wrapper.ucf -sd ..
mpmc_0_wrapper.ngc ../mpmc_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mpmc_0_wrapper/mpmc_0_wrapper.ngc" ...

Applying constraints in "mpmc_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpmc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpmc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 898 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator0_wrapper INSTANCE:clock_generator0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 911 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator0_wrapper.ngc
../clock_generator0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/clock_generator0_wrapper/clock_generator0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator0_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd0_0_wrapper INSTANCE:intrfc2thrd0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1039 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd0_0_wrapper.ucf -sd ..
intrfc2thrd0_0_wrapper.ngc ../intrfc2thrd0_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd0_0_wrapper/intrfc2thrd0_0_wrapper.ngc" ...

Applying constraints in "intrfc2thrd0_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd0_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd0_0_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd0_1_wrapper INSTANCE:intrfc2thrd0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1047 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd0_1_wrapper.ucf -sd ..
intrfc2thrd0_1_wrapper.ngc ../intrfc2thrd0_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd0_1_wrapper/intrfc2thrd0_1_wrapper.ngc" ...

Applying constraints in "intrfc2thrd0_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd0_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd0_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc0_0_wrapper INSTANCE:thrd2intrfc0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1055 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc0_0_wrapper.ucf -sd ..
thrd2intrfc0_0_wrapper.ngc ../thrd2intrfc0_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc0_0_wrapper/thrd2intrfc0_0_wrapper.ngc" ...

Applying constraints in "thrd2intrfc0_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc0_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc0_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc0_1_wrapper INSTANCE:thrd2intrfc0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1063 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc0_1_wrapper.ucf -sd ..
thrd2intrfc0_1_wrapper.ngc ../thrd2intrfc0_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc0_1_wrapper/thrd2intrfc0_1_wrapper.ngc" ...

Applying constraints in "thrd2intrfc0_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc0_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc0_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc0_2_wrapper INSTANCE:thrd2intrfc0_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1071 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc0_2_wrapper.ucf -sd ..
thrd2intrfc0_2_wrapper.ngc ../thrd2intrfc0_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc0_2_wrapper/thrd2intrfc0_2_wrapper.ngc" ...

Applying constraints in "thrd2intrfc0_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc0_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc0_2_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd1_0_wrapper INSTANCE:intrfc2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1111 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd1_0_wrapper.ucf -sd ..
intrfc2thrd1_0_wrapper.ngc ../intrfc2thrd1_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd1_0_wrapper/intrfc2thrd1_0_wrapper.ngc" ...

Applying constraints in "intrfc2thrd1_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd1_1_wrapper INSTANCE:intrfc2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1119 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd1_1_wrapper.ucf -sd ..
intrfc2thrd1_1_wrapper.ngc ../intrfc2thrd1_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd1_1_wrapper/intrfc2thrd1_1_wrapper.ngc" ...

Applying constraints in "intrfc2thrd1_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd1_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd1_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc1_0_wrapper INSTANCE:thrd2intrfc1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc1_0_wrapper.ucf -sd ..
thrd2intrfc1_0_wrapper.ngc ../thrd2intrfc1_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc1_0_wrapper/thrd2intrfc1_0_wrapper.ngc" ...

Applying constraints in "thrd2intrfc1_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc1_1_wrapper INSTANCE:thrd2intrfc1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1135 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc1_1_wrapper.ucf -sd ..
thrd2intrfc1_1_wrapper.ngc ../thrd2intrfc1_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc1_1_wrapper/thrd2intrfc1_1_wrapper.ngc" ...

Applying constraints in "thrd2intrfc1_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc1_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc1_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc1_2_wrapper INSTANCE:thrd2intrfc1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc1_2_wrapper.ucf -sd ..
thrd2intrfc1_2_wrapper.ngc ../thrd2intrfc1_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc1_2_wrapper/thrd2intrfc1_2_wrapper.ngc" ...

Applying constraints in "thrd2intrfc1_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc1_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc1_2_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd2_0_wrapper INSTANCE:intrfc2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd2_0_wrapper.ucf -sd ..
intrfc2thrd2_0_wrapper.ngc ../intrfc2thrd2_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd2_0_wrapper/intrfc2thrd2_0_wrapper.ngc" ...

Applying constraints in "intrfc2thrd2_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd2_1_wrapper INSTANCE:intrfc2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1188 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd2_1_wrapper.ucf -sd ..
intrfc2thrd2_1_wrapper.ngc ../intrfc2thrd2_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd2_1_wrapper/intrfc2thrd2_1_wrapper.ngc" ...

Applying constraints in "intrfc2thrd2_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd2_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd2_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc2_0_wrapper INSTANCE:thrd2intrfc2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1196 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc2_0_wrapper.ucf -sd ..
thrd2intrfc2_0_wrapper.ngc ../thrd2intrfc2_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc2_0_wrapper/thrd2intrfc2_0_wrapper.ngc" ...

Applying constraints in "thrd2intrfc2_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc2_1_wrapper INSTANCE:thrd2intrfc2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1204 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc2_1_wrapper.ucf -sd ..
thrd2intrfc2_1_wrapper.ngc ../thrd2intrfc2_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc2_1_wrapper/thrd2intrfc2_1_wrapper.ngc" ...

Applying constraints in "thrd2intrfc2_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc2_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc2_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc2_2_wrapper INSTANCE:thrd2intrfc2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1212 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc2_2_wrapper.ucf -sd ..
thrd2intrfc2_2_wrapper.ngc ../thrd2intrfc2_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc2_2_wrapper/thrd2intrfc2_2_wrapper.ngc" ...

Applying constraints in "thrd2intrfc2_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc2_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc2_2_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1332 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1349 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_1_wrapper INSTANCE:chipscope_ila_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1361 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_1_wrapper.ngc
../chipscope_ila_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_1_wrapper/chipscope_ila_1_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_1_wrapper/chipscope_ila_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_1_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_2_wrapper INSTANCE:chipscope_ila_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1378 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_2_wrapper.ngc
../chipscope_ila_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_2_wrapper/chipscope_ila_2_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_2_wrapper/chipscope_ila_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_2_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_3_wrapper INSTANCE:chipscope_ila_3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1395 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_3_wrapper.ngc
../chipscope_ila_3_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_3_wrapper/chipscope_ila_3_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_3_wrapper/chipscope_ila_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_3_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_plbv46_iba_0_wrapper INSTANCE:chipscope_plbv46_iba_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1412 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_plbv46_iba_0_wrapper.ngc
../chipscope_plbv46_iba_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_plbv46_iba_0_wrapper/chipscope_plbv46_iba_0_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_plbv46_iba_0_wrapper/chipscope_plbv46_iba_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_plbv46_iba_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_plbv46_iba_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_plbv46_iba_1_wrapper INSTANCE:chipscope_plbv46_iba_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1423 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_plbv46_iba_1_wrapper.ngc
../chipscope_plbv46_iba_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_plbv46_iba_1_wrapper/chipscope_plbv46_iba_1_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_plbv46_iba_1_wrapper/chipscope_plbv46_iba_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_plbv46_iba_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_plbv46_iba_1_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1404.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 12.3 - ngcbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/synthesi
s/system.ngc" ...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/clock_generator0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/main_bus_wrapper.ngc"...
Loading design module "../implementation/microblaze0_wrapper.ngc"...
Loading design module "../implementation/ilmb0_wrapper.ngc"...
Loading design module "../implementation/dlmb0_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr0_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr0_wrapper.ngc"...
Loading design module "../implementation/group1_bus_wrapper.ngc"...
Loading design module "../implementation/group1_main_bridge_wrapper.ngc"...
Loading design module "../implementation/microblaze1_wrapper.ngc"...
Loading design module "../implementation/hw_thvadd_1_wrapper.ngc"...
Loading design module "../implementation/mb2thrd1_0_wrapper.ngc"...
Loading design module "../implementation/mb2thrd1_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb1_0_wrapper.ngc"...
Loading design module "../implementation/thrd2mb1_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb1_2_wrapper.ngc"...
Loading design module "../implementation/ilmb1_wrapper.ngc"...
Loading design module "../implementation/dlmb1_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module "../implementation/group2_bus_wrapper.ngc"...
Loading design module "../implementation/group2_main_bridge_wrapper.ngc"...
Loading design module "../implementation/microblaze2_wrapper.ngc"...
Loading design module "../implementation/hw_acc_two_1_wrapper.ngc"...
Loading design module "../implementation/mb2thrd2_0_wrapper.ngc"...
Loading design module "../implementation/mb2thrd2_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb2_0_wrapper.ngc"...
Loading design module "../implementation/thrd2mb2_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb2_2_wrapper.ngc"...
Loading design module "../implementation/ilmb2_wrapper.ngc"...
Loading design module "../implementation/dlmb2_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr2_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr2_wrapper.ngc"...
Loading design module "../implementation/group3_bus_wrapper.ngc"...
Loading design module "../implementation/group3_main_bridge_wrapper.ngc"...
Loading design module "../implementation/microblaze3_wrapper.ngc"...
Loading design module "../implementation/hw_thcrc_1_wrapper.ngc"...
Loading design module "../implementation/mb2thrd3_0_wrapper.ngc"...
Loading design module "../implementation/mb2thrd3_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb3_0_wrapper.ngc"...
Loading design module "../implementation/thrd2mb3_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb3_2_wrapper.ngc"...
Loading design module "../implementation/ilmb3_wrapper.ngc"...
Loading design module "../implementation/dlmb3_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr3_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr3_wrapper.ngc"...
Loading design module "../implementation/vhwti_bus1_wrapper.ngc"...
Loading design module "../implementation/main_vhwti_bridge1_wrapper.ngc"...
Loading design module "../implementation/vhwti_local_cntlr1_wrapper.ngc"...
Loading design module "../implementation/vhwti_global_cntlr1_wrapper.ngc"...
Loading design module "../implementation/vhwti_local_cntlr2_wrapper.ngc"...
Loading design module "../implementation/vhwti_global_cntlr2_wrapper.ngc"...
Loading design module "../implementation/vhwti_local_cntlr3_wrapper.ngc"...
Loading design module "../implementation/vhwti_global_cntlr3_wrapper.ngc"...
Loading design module "../implementation/core_main_bridge_wrapper.ngc"...
Loading design module "../implementation/main_core_bridge_wrapper.ngc"...
Loading design module "../implementation/core_bus_wrapper.ngc"...
Loading design module "../implementation/cond_vars_wrapper.ngc"...
Loading design module "../implementation/scheduler_wrapper.ngc"...
Loading design module "../implementation/thread_manager_wrapper.ngc"...
Loading design module "../implementation/sync_manager_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"../implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module "../implementation/plb_hthreads_timer_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/mpmc_0_wrapper.ngc"...
Loading design module "../implementation/xps_central_dma_0_wrapper.ngc"...
Loading design module "../implementation/hwti_bus_wrapper.ngc"...
Loading design module "../implementation/main_hwti_bridge_0_wrapper.ngc"...
Loading design module "../implementation/hwti_main_bridge_0_wrapper.ngc"...
Loading design module "../implementation/opb_hwti_0_wrapper.ngc"...
Loading design module "../implementation/hw_thvadd_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd0_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd0_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc0_0_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc0_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc0_2_wrapper.ngc"...
Loading design module "../implementation/opb_hwti_1_wrapper.ngc"...
Loading design module "../implementation/hw_acc_two_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd1_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd1_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc1_0_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc1_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc1_2_wrapper.ngc"...
Loading design module "../implementation/opb_hwti_2_wrapper.ngc"...
Loading design module "../implementation/hw_thcrc_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd2_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd2_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc2_0_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc2_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc2_2_wrapper.ngc"...
Loading design module "../implementation/bramub1_cntlr_wrapper.ngc"...
Loading design module "../implementation/bramub1_cntlr_main_wrapper.ngc"...
Loading design module "../implementation/bramub2_cntlr_wrapper.ngc"...
Loading design module "../implementation/bramub2_cntlr_main_wrapper.ngc"...
Loading design module "../implementation/bramub3_cntlr_wrapper.ngc"...
Loading design module "../implementation/bramub3_cntlr_main_wrapper.ngc"...
Loading design module "../implementation/bramopb_cntlr_wrapper.ngc"...
Loading design module "../implementation/bramopb_cntlr_main_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_1_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_2_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_3_wrapper.ngc"...
Loading design module "../implementation/chipscope_plbv46_iba_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_plbv46_iba_1_wrapper.ngc"...
Loading design module "../implementation/host_bram0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram1_wrapper.ngc"...
Loading design module "../implementation/lmb_bram2_wrapper.ngc"...
Loading design module "../implementation/lmb_bram3_wrapper.ngc"...
Loading design module "../implementation/vhwti_bram1_wrapper.ngc"...
Loading design module "../implementation/vhwti_bram2_wrapper.ngc"...
Loading design module "../implementation/vhwti_bram3_wrapper.ngc"...
Loading design module "../implementation/chipscope_icon_0_wrapper.ngc"...
Loading design module "../implementation/bramub1_wrapper.ngc"...
Loading design module "../implementation/bramub2_wrapper.ngc"...
Loading design module "../implementation/bramub3_wrapper.ngc"...
Loading design module "../implementation/bramopb_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/12.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation 

Using Flow File:
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/fpga.flw 
Using Option File(s): 
 /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin *
   0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin *
   2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSO
   P_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_E
   RROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSO
   P_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_E
   RROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSO
   P_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_E
   RROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSO
   P_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_E
   RROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'vhwti_global_cntlr1/vhwti_global_cntlr1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'vhwti_global_cntlr2/vhwti_global_cntlr2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'vhwti_global_cntlr3/vhwti_global_cntlr3/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[5].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[5].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[5].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[5].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[6].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[6].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[6].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[6].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[7].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[7].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[7].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[7].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[5].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[5].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[5].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[5].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[6].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[6].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[6].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[6].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[7].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[7].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[7].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[7].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwti_main_bridge_0/hwti_main_bridge_0/x_plbv46_master_burst/I_RD_WR_CONTROL/
   I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bramub1_cntlr_main/bramub1_cntlr_main/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_AT
   TACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bramub2_cntlr_main/bramub2_cntlr_main/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_AT
   TACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bramub3_cntlr_main/bramub3_cntlr_main/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_AT
   TACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bramopb_cntlr_main/bramopb_cntlr_main/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_AT
   TACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 540

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mcount_G
   EN_FAST_MODE_BURSTXFER.data_cycle_cnt_vect_xor<4>1_f7" and its I1 input
   driver
   "main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mmux_GEN
   _FAST_MODE_BURSTXFER.be_burst_size21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 8 secs 
Total CPU  time at the beginning of Placer: 2 mins 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f50ed7e) REAL time: 2 mins 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f50ed7e) REAL time: 2 mins 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9b9c42a0) REAL time: 2 mins 34 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9b9c42a0) REAL time: 2 mins 34 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

.....


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 1 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 1/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    8   |    0   |   210 |     8 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   641 |    25 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 7 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" driven by "BUFIODQS_X1Y12"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt" LOC
= "BUFIODQS_X1Y12" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" driven by "BUFIODQS_X2Y15"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt" LOC
= "BUFIODQS_X2Y15" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" driven by "BUFIODQS_X2Y12"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" driven by "BUFIODQS_X2Y14"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt" LOC
= "BUFIODQS_X2Y14" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" driven by "BUFR_X1Y6"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync" LOC
= "BUFR_X1Y6" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" RANGE = CLOCKREGION_X0Y3,
CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


# Regional-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC
= "BUFR_X2Y6" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:37b08f7c) REAL time: 3 mins 14 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:37b08f7c) REAL time: 3 mins 14 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:37b08f7c) REAL time: 3 mins 14 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:37b08f7c) REAL time: 3 mins 15 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:37b08f7c) REAL time: 3 mins 16 secs 

Phase 10.8  Global Placement
.............................
.....................................................................................
.........................................
.............................................................................
............................
Phase 10.8  Global Placement (Checksum:de8f8537) REAL time: 7 mins 17 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:de8f8537) REAL time: 7 mins 22 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:ecb5ddc3) REAL time: 9 mins 33 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:ecb5ddc3) REAL time: 9 mins 34 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:f63b02db) REAL time: 9 mins 35 secs 

Total REAL time to Placer completion: 9 mins 40 secs 
Total CPU  time to Placer completion: 9 mins 38 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  108
Slice Logic Utilization:
  Number of Slice Registers:                28,593 out of 301,440    9%
    Number used as Flip Flops:              28,360
    Number used as Latches:                      8
    Number used as Latch-thrus:                217
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                     42,867 out of 150,720   28%
    Number used as logic:                   38,500 out of 150,720   25%
      Number using O6 output only:          29,525
      Number using O5 output only:           2,334
      Number using O5 and O6:                6,641
      Number used as ROM:                        0
    Number used as Memory:                   3,132 out of  58,400    5%
      Number used as Dual Port RAM:            524
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                512
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,608
        Number using O6 output only:         2,308
        Number using O5 output only:             8
        Number using O5 and O6:                292
    Number used exclusively as route-thrus:  1,235
      Number with same-slice register load:  1,023
      Number with same-slice carry load:       203
      Number with other load:                    9

Slice Logic Distribution:
  Number of occupied Slices:                16,164 out of  37,680   42%
  Number of LUT Flip Flop pairs used:       50,073
    Number with an unused Flip Flop:        24,184 out of  50,073   48%
    Number with an unused LUT:               7,206 out of  50,073   14%
    Number of fully used LUT-FF pairs:      18,683 out of  50,073   37%
    Number of unique control sets:           1,926
    Number of slice register sites lost
      to control set restrictions:           7,808 out of 301,440    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     600   12%
    Number of LOCed IOBs:                       74 out of      74  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                223 out of     416   53%
    Number using RAMB36E1 only:                223
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                34 out of     720    4%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                75 out of     720   10%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFOs:                               0 out of      36    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            9 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:           72
Average Fanout of Non-Clock Nets:                4.18

Peak Memory Usage:  2120 MB
Total REAL time to MAP completion:  10 mins 14 secs 
Total CPU time to MAP completion:   10 mins 11 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - par M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.09 2010-09-15".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                28,593 out of 301,440    9%
    Number used as Flip Flops:              28,360
    Number used as Latches:                      8
    Number used as Latch-thrus:                217
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                     42,867 out of 150,720   28%
    Number used as logic:                   38,500 out of 150,720   25%
      Number using O6 output only:          29,525
      Number using O5 output only:           2,334
      Number using O5 and O6:                6,641
      Number used as ROM:                        0
    Number used as Memory:                   3,132 out of  58,400    5%
      Number used as Dual Port RAM:            524
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                512
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,608
        Number using O6 output only:         2,308
        Number using O5 output only:             8
        Number using O5 and O6:                292
    Number used exclusively as route-thrus:  1,235
      Number with same-slice register load:  1,023
      Number with same-slice carry load:       203
      Number with other load:                    9

Slice Logic Distribution:
  Number of occupied Slices:                16,164 out of  37,680   42%
  Number of LUT Flip Flop pairs used:       50,073
    Number with an unused Flip Flop:        24,184 out of  50,073   48%
    Number with an unused LUT:               7,206 out of  50,073   14%
    Number of fully used LUT-FF pairs:      18,683 out of  50,073   37%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     600   12%
    Number of LOCed IOBs:                       74 out of      74  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                223 out of     416   53%
    Number using RAMB36E1 only:                223
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                34 out of     720    4%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                75 out of     720   10%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            9 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 52 secs 
Finished initial Timing Analysis.  REAL time: 53 secs 

WARNING:Par:288 - The signal mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb3_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub3_dma_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub3_dma_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb3_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub2_dma_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub2_dma_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb0_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb2_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb2_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr2_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr2_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr3_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr3_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb0_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramopb_dma_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramopb_dma_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_abus_reg<30> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_abus_reg<31> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group2_bus_PLB_masterID has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group2_bus_PLB_wrPrim<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_abus_reg<30> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_abus_reg<31> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal Bramub1_dma_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub1_dma_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group1_bus_PLB_wrPrim<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb1_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group1_bus_PLB_masterID has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb1_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 298955 unrouted;      REAL time: 59 secs 

Phase  2  : 244839 unrouted;      REAL time: 1 mins 16 secs 

Phase  3  : 91404 unrouted;      REAL time: 2 mins 14 secs 

Phase  4  : 91454 unrouted; (Setup:215, Hold:20412, Component Switching Limit:0)     REAL time: 2 mins 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:215, Hold:19057, Component Switching Limit:0)     REAL time: 3 mins 40 secs 

Phase  6  : 0 unrouted; (Setup:215, Hold:19057, Component Switching Limit:0)     REAL time: 3 mins 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:18998, Component Switching Limit:0)     REAL time: 4 mins 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:18998, Component Switching Limit:0)     REAL time: 4 mins 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 47 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 5 secs 
Total REAL time to Router completion: 5 mins 5 secs 
Total CPU time to Router completion: 5 mins 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|Bramopb_acc_port_BRA |              |      |      |            |             |
|               M_Clk | BUFGCTRL_X0Y0| No   | 9454 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   | 1730 |  0.460     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|            rsync<1> |  Regional Clk|Yes   |   96 |  0.112     |  0.967      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|            rsync<0> |  Regional Clk|Yes   |  289 |  0.204     |  1.042      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze0_mdm_Dbg_ |              |      |      |            |             |
|                 Clk |BUFGCTRL_X0Y30| No   |  208 |  0.372     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y31| No   |  310 |  0.290     |  1.890      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |  106 |  0.164     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.208      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_plbv46_iba |              |      |      |            |             |
|    _0_icon_ctrl<13> |         Local|      |    4 |  0.000     |  1.004      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   42 |  6.280     |  7.036      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  3.393      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_plbv46_iba |              |      |      |            |             |
|    _1_icon_ctrl<13> |         Local|      |    4 |  0.000     |  0.731      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_3_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  0.581      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_2_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  0.512      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_1_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  0.525      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  0.706      |
+---------------------+--------------+------+------+------------+-------------+
|         access_intr |         Local|      |    1 |  0.000     |  0.365      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_231_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.000     |  0.360      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator0/clo |              |      |      |            |             |
|ck_generator0/MMCM0_ |              |      |      |            |             |
|INST/MMCM_ADV_inst_M |              |      |      |            |             |
|            L_NEW_I1 |         Local|      |    3 |  0.000     |  1.506      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator0/clo |              |      |      |            |             |
|ck_generator0/MMCM0_ |              |      |      |            |             |
|INST/MMCM_ADV_inst_M |              |      |      |            |             |
|           L_NEW_OUT |         Local|      |    2 |  0.000     |  0.423      |
+---------------------+--------------+------+------+------------+-------------+
|sync_manager/sync_ma |              |      |      |            |             |
|nager/master_logic_i |              |      |      |            |             |
|          /mst_cmplt |         Local|      |    2 |  0.000     |  0.478      |
+---------------------+--------------+------+------+------------+-------------+
|          sched_intr |         Local|      |    1 |  0.000     |  1.744      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|              cpt<3> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|              cpt<2> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|              cpt<0> |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|              cpt<1> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    6 |  0.153     |  1.414      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator0_clock_generator0_SIG_ | SETUP       |     0.004ns|     4.996ns|       0|           0
  MMCM0_CLKOUT1 = PERIOD TIMEGRP         "c | HOLD        |     0.005ns|            |       0|           0
  lock_generator0_clock_generator0_SIG_MMCM |             |            |            |        |            
  0_CLKOUT1" TS_sys_clk_pin         HIGH 50 |             |            |            |        |            
  % |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator0_clock_generator0_SIG_ | SETUP       |     0.064ns|     9.936ns|       0|           0
  MMCM0_CLKOUT0 = PERIOD TIMEGRP         "c | HOLD        |     0.002ns|            |       0|           0
  lock_generator0_clock_generator0_SIG_MMCM |             |            |            |        |            
  0_CLKOUT0" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rs | SETUP       |     0.568ns|     4.432ns|       0|           0
  ync" 5 ns HIGH 50% | HOLD        |     0.076ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator0_clock_generator0_SIG_ | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  MMCM0_CLKOUT2 = PERIOD TIMEGRP         "c |             |            |            |        |            
  lock_generator0_clock_generator0_SIG_MMCM |             |            |            |        |            
  0_CLKOUT2" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync_rise_to_fall = MAXDELAY FROM | SETUP       |     2.511ns|     2.489ns|       0|           0
   TIMEGRP "TG_clk_rsync_rise" TO         T | HOLD        |     0.431ns|            |       0|           0
  IMEGRP "TG_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGR | SETUP       |     2.560ns|     7.440ns|       0|           0
  P "TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"     | HOLD        |     0.327ns|            |       0|           0
       10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.494ns|     2.506ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.454ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.369ns|     0.631ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.113ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    20.588ns|     9.412ns|       0|           0
  IGH 50% | HOLD        |     0.064ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_ila_2chipscope_ila_2i_chi | MAXDELAY    |    25.391ns|     4.609ns|       0|           0
  pscope_ila_2U0I_NO_DU_ILAU_STATU_DIRTY_LD | HOLD        |     0.543ns|            |       0|           0
  C         = MAXDELAY TO TIMEGRP         " |             |            |            |        |            
  TO_chipscope_ila_2chipscope_ila_2i_chipsc |             |            |            |        |            
  ope_ila_2U0I_NO_DU_ILAU_STATU_DIRTY_LDC"  |             |            |            |        |            
          TS_J_CLK DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_plbv46_iba_0chipscope_plb | MAXDELAY    |    25.408ns|     4.592ns|       0|           0
  v46_iba_0i_chipscope_plbv46_iba_0U0I_NO_D | HOLD        |     0.563ns|            |       0|           0
  U_ILAU_STATU_DIRTY_LDC         = MAXDELAY |             |            |            |        |            
   TO TIMEGRP         "TO_chipscope_plbv46_ |             |            |            |        |            
  iba_0chipscope_plbv46_iba_0i_chipscope_pl |             |            |            |        |            
  bv46_iba_0U0I_NO_DU_ILAU_STATU_DIRTY_LDC" |             |            |            |        |            
           TS_J_CLK DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_ila_1chipscope_ila_1i_chi | MAXDELAY    |    25.606ns|     4.394ns|       0|           0
  pscope_ila_1U0I_NO_DU_ILAU_STATU_DIRTY_LD | HOLD        |     0.477ns|            |       0|           0
  C         = MAXDELAY TO TIMEGRP         " |             |            |            |        |            
  TO_chipscope_ila_1chipscope_ila_1i_chipsc |             |            |            |        |            
  ope_ila_1U0I_NO_DU_ILAU_STATU_DIRTY_LDC"  |             |            |            |        |            
          TS_J_CLK DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_ila_0chipscope_ila_0i_chi | MAXDELAY    |    25.780ns|     4.220ns|       0|           0
  pscope_ila_0U0I_NO_DU_ILAU_STATU_DIRTY_LD | HOLD        |     0.716ns|            |       0|           0
  C         = MAXDELAY TO TIMEGRP         " |             |            |            |        |            
  TO_chipscope_ila_0chipscope_ila_0i_chipsc |             |            |            |        |            
  ope_ila_0U0I_NO_DU_ILAU_STATU_DIRTY_LDC"  |             |            |            |        |            
          TS_J_CLK DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_ila_3chipscope_ila_3i_chi | MAXDELAY    |    25.815ns|     4.185ns|       0|           0
  pscope_ila_3U0I_NO_DU_ILAU_STATU_DIRTY_LD | HOLD        |     0.434ns|            |       0|           0
  C         = MAXDELAY TO TIMEGRP         " |             |            |            |        |            
  TO_chipscope_ila_3chipscope_ila_3i_chipsc |             |            |            |        |            
  ope_ila_3U0I_NO_DU_ILAU_STATU_DIRTY_LDC"  |             |            |            |        |            
          TS_J_CLK DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_plbv46_iba_1chipscope_plb | MAXDELAY    |    25.877ns|     4.123ns|       0|           0
  v46_iba_1i_chipscope_plbv46_iba_1U0I_NO_D | HOLD        |     1.142ns|            |       0|           0
  U_ILAU_STATU_DIRTY_LDC         = MAXDELAY |             |            |            |        |            
   TO TIMEGRP         "TO_chipscope_plbv46_ |             |            |            |        |            
  iba_1chipscope_plbv46_iba_1i_chipscope_pl |             |            |            |        |            
  bv46_iba_1U0I_NO_DU_ILAU_STATU_DIRTY_LDC" |             |            |            |        |            
           TS_J_CLK DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.732ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     7.261ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_J_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_J_CLK                       |     30.000ns|      9.412ns|      4.609ns|            0|            0|        14930|           72|
| TS_TO_chipscope_ila_0chipscope|     30.000ns|      4.220ns|          N/A|            0|            0|           12|            0|
| _ila_0i_chipscope_ila_0U0I_NO_|             |             |             |             |             |             |             |
| DU_ILAU_STATU_DIRTY_LDC       |             |             |             |             |             |             |             |
| TS_TO_chipscope_ila_1chipscope|     30.000ns|      4.394ns|          N/A|            0|            0|           12|            0|
| _ila_1i_chipscope_ila_1U0I_NO_|             |             |             |             |             |             |             |
| DU_ILAU_STATU_DIRTY_LDC       |             |             |             |             |             |             |             |
| TS_TO_chipscope_ila_2chipscope|     30.000ns|      4.609ns|          N/A|            0|            0|           12|            0|
| _ila_2i_chipscope_ila_2U0I_NO_|             |             |             |             |             |             |             |
| DU_ILAU_STATU_DIRTY_LDC       |             |             |             |             |             |             |             |
| TS_TO_chipscope_ila_3chipscope|     30.000ns|      4.185ns|          N/A|            0|            0|           12|            0|
| _ila_3i_chipscope_ila_3U0I_NO_|             |             |             |             |             |             |             |
| DU_ILAU_STATU_DIRTY_LDC       |             |             |             |             |             |             |             |
| TS_TO_chipscope_plbv46_iba_0ch|     30.000ns|      4.592ns|          N/A|            0|            0|           12|            0|
| ipscope_plbv46_iba_0i_chipscop|             |             |             |             |             |             |             |
| e_plbv46_iba_0U0I_NO_DU_ILAU_S|             |             |             |             |             |             |             |
| TATU_DIRTY_LDC                |             |             |             |             |             |             |             |
| TS_TO_chipscope_plbv46_iba_1ch|     30.000ns|      4.123ns|          N/A|            0|            0|           12|            0|
| ipscope_plbv46_iba_1i_chipscop|             |             |             |             |             |             |             |
| e_plbv46_iba_1U0I_NO_DU_ILAU_S|             |             |             |             |             |             |             |
| TATU_DIRTY_LDC                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.996ns|            0|            0|            0|      4666662|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator0_clock_gene|      5.000ns|      4.996ns|          N/A|            0|            0|        44131|            0|
| rator0_SIG_MMCM0_CLKOUT1      |             |             |             |             |             |             |             |
| TS_clock_generator0_clock_gene|     10.000ns|      9.936ns|          N/A|            0|            0|      4622531|            0|
| rator0_SIG_MMCM0_CLKOUT0      |             |             |             |             |             |             |             |
| TS_clock_generator0_clock_gene|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| rator0_SIG_MMCM0_CLKOUT2      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 98 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 20 secs 
Total CPU time to PAR completion: 5 mins 55 secs 

Peak Memory Usage:  2094 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 100
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.3 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.09 2010-09-15, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 4697810 paths, 0 nets, and 238604 connections

Design statistics:
   Minimum period:   9.936ns (Maximum frequency: 100.644MHz)
   Maximum path delay from/to any node:   7.440ns


Analysis completed Wed Sep 11 21:00:32 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 15 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.3 - Bitgen M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Wed Sep 11 21:00:51 2013


INFO:Data2MEM:100 - BRAM 'host_bram0/host_bram0/ramb36e1_0' at 'RAMB36_X3Y32' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'host_bram0/host_bram0/ramb36e1_1' at 'RAMB36_X2Y32' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'host_bram0/host_bram0/ramb36e1_2' at 'RAMB36_X3Y33' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'host_bram0/host_bram0/ramb36e1_3' at 'RAMB36_X3Y34' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_0' at 'RAMB36_X4Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_1' at 'RAMB36_X5Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_2' at 'RAMB36_X6Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_3' at 'RAMB36_X5Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_0' at 'RAMB36_X4Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_1' at 'RAMB36_X3Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_2' at 'RAMB36_X2Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_3' at 'RAMB36_X3Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_0' at 'RAMB36_X3Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_1' at 'RAMB36_X3Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_2' at 'RAMB36_X2Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_3' at 'RAMB36_X3Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_0' at 'RAMB36_X4Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_1' at 'RAMB36_X3Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_2' at 'RAMB36_X4Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_3' at 'RAMB36_X4Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_4' at 'RAMB36_X4Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_5' at 'RAMB36_X4Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_6' at 'RAMB36_X4Y33' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_7' at 'RAMB36_X4Y32' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_8' at 'RAMB36_X4Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_9' at 'RAMB36_X4Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_10' at 'RAMB36_X2Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_11' at 'RAMB36_X2Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_12' at 'RAMB36_X2Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_13' at 'RAMB36_X3Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_14' at 'RAMB36_X3Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_15' at 'RAMB36_X3Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_0' at 'RAMB36_X7Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_1' at 'RAMB36_X5Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_2' at 'RAMB36_X7Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_3' at 'RAMB36_X7Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_4' at 'RAMB36_X8Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_5' at 'RAMB36_X7Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_6' at 'RAMB36_X6Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_7' at 'RAMB36_X8Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_8' at 'RAMB36_X7Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_9' at 'RAMB36_X8Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_10' at 'RAMB36_X6Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_11' at 'RAMB36_X6Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_12' at 'RAMB36_X5Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_13' at 'RAMB36_X5Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_14' at 'RAMB36_X5Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_15' at 'RAMB36_X5Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_0' at 'RAMB36_X3Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_1' at 'RAMB36_X3Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_2' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_3' at 'RAMB36_X4Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_4' at 'RAMB36_X4Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_5' at 'RAMB36_X3Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_6' at 'RAMB36_X2Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_7' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_8' at 'RAMB36_X2Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_9' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_10' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_11' at 'RAMB36_X3Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_12' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_13' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_14' at 'RAMB36_X2Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_15' at 'RAMB36_X2Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_0' at 'RAMB36_X0Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_1' at 'RAMB36_X0Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_2' at 'RAMB36_X0Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_3' at 'RAMB36_X0Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_4' at 'RAMB36_X2Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_5' at 'RAMB36_X2Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_6' at 'RAMB36_X2Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_7' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_8' at 'RAMB36_X1Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_9' at 'RAMB36_X1Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_10' at 'RAMB36_X1Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_11' at 'RAMB36_X1Y34' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_12' at 'RAMB36_X0Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_13' at 'RAMB36_X1Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_14' at 'RAMB36_X1Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_15' at 'RAMB36_X0Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram1/lmb_bram1/ramb36e1_0' at 'RAMB36_X6Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram1/lmb_bram1/ramb36e1_1' at 'RAMB36_X7Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram1/lmb_bram1/ramb36e1_2' at 'RAMB36_X6Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram1/lmb_bram1/ramb36e1_3' at 'RAMB36_X7Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_0' at 'RAMB36_X4Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_1' at 'RAMB36_X5Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_2' at 'RAMB36_X6Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_3' at 'RAMB36_X5Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_0' at 'RAMB36_X7Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_1' at 'RAMB36_X5Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_2' at 'RAMB36_X7Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_3' at 'RAMB36_X7Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_4' at 'RAMB36_X8Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_5' at 'RAMB36_X7Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_6' at 'RAMB36_X6Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_7' at 'RAMB36_X8Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_8' at 'RAMB36_X7Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_9' at 'RAMB36_X8Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_10' at 'RAMB36_X6Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_11' at 'RAMB36_X6Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_12' at 'RAMB36_X5Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_13' at 'RAMB36_X5Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_14' at 'RAMB36_X5Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_15' at 'RAMB36_X5Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_0' at 'RAMB36_X3Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_1' at 'RAMB36_X3Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_2' at 'RAMB36_X3Y7' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_3' at 'RAMB36_X2Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_4' at 'RAMB36_X3Y8' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_5' at 'RAMB36_X0Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_6' at 'RAMB36_X0Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_7' at 'RAMB36_X1Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_8' at 'RAMB36_X1Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_9' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_10' at 'RAMB36_X2Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_11' at 'RAMB36_X2Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_12' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_13' at 'RAMB36_X3Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_14' at 'RAMB36_X2Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_15' at 'RAMB36_X1Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_16' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_17' at 'RAMB36_X4Y2' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_18' at 'RAMB36_X3Y1' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_19' at 'RAMB36_X4Y4' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_20' at 'RAMB36_X2Y4' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_21' at 'RAMB36_X3Y0' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_22' at 'RAMB36_X4Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_23' at 'RAMB36_X4Y3' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_24' at 'RAMB36_X4Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_25' at 'RAMB36_X2Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_26' at 'RAMB36_X3Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_27' at 'RAMB36_X3Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_28' at 'RAMB36_X3Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_29' at 'RAMB36_X3Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_30' at 'RAMB36_X4Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_31' at 'RAMB36_X4Y8' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_0' at 'RAMB36_X4Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_1' at 'RAMB36_X3Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_2' at 'RAMB36_X2Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_3' at 'RAMB36_X3Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_0' at 'RAMB36_X3Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_1' at 'RAMB36_X3Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_2' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_3' at 'RAMB36_X4Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_4' at 'RAMB36_X4Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_5' at 'RAMB36_X3Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_6' at 'RAMB36_X2Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_7' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_8' at 'RAMB36_X2Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_9' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_10' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_11' at 'RAMB36_X3Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_12' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_13' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_14' at 'RAMB36_X2Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_15' at 'RAMB36_X2Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram3/lmb_bram3/ramb36e1_0' at 'RAMB36_X1Y33' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram3/lmb_bram3/ramb36e1_1' at 'RAMB36_X1Y31' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram3/lmb_bram3/ramb36e1_2' at 'RAMB36_X1Y32' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram3/lmb_bram3/ramb36e1_3' at 'RAMB36_X1Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_0' at 'RAMB36_X3Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_1' at 'RAMB36_X3Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_2' at 'RAMB36_X2Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_3' at 'RAMB36_X3Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_0' at 'RAMB36_X0Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_1' at 'RAMB36_X0Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_2' at 'RAMB36_X0Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_3' at 'RAMB36_X0Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_4' at 'RAMB36_X2Y30' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_5' at 'RAMB36_X2Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_6' at 'RAMB36_X2Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_7' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_8' at 'RAMB36_X1Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_9' at 'RAMB36_X1Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_10' at 'RAMB36_X1Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_11' at 'RAMB36_X1Y34' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_12' at 'RAMB36_X0Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_13' at 'RAMB36_X1Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_14' at 'RAMB36_X1Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_15' at 'RAMB36_X0Y24' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_plbv46_iba_0_icon_ctrl<13> is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_plbv46_iba_1_icon_ctrl<13> is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_3_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_2_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_1_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net access_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sched_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq
   s[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq
   s[1].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq
   s[2].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq
   s[3].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb3_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub3_dma_port_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub3_dma_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb3_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub2_dma_port_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub2_dma_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb0_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb2_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb2_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr2_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr2_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr3_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr3_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb0_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramopb_dma_port_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramopb_dma_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_
   abus_reg<30>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_
   abus_reg<31>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <group2_bus_PLB_masterID> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <group2_bus_PLB_wrPrim<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_
   abus_reg<30>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_
   abus_reg<31>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <Bramub1_dma_port_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub1_dma_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <group1_bus_PLB_wrPrim<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb1_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <group1_bus_PLB_masterID> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb1_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator0/clock_generator0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT pins
   that do not drive the same kind of BUFFER load. Routing from the different
   buffer types will not be phase aligned. 
DRC detected 0 errors and 107 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6vlx240tff1156-1 -lp /home/abazar63/hthread/src/hardware/  -msg __xps/ise/xmsgprops.lst     system.mss
libgen
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6vlx240tff1156-1 -lp
/home/abazar63/hthread/src/hardware/ -msg __xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.3 - psf2Edward EDK_MS3.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hvm_core_v1_00_a/data
   /hvm_core_v2_1_0.mpd line 7  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_SynchManager_v1_0
   0_c/data/opb_SynchManager_v2_1_0.mpd line 22  is deprecated. Please use
   Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 22  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "ARCH_SUPPORT" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/util_intr_split_v1_00
   _a/data/util_intr_split_v2_1_0.mpd line 26  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/util_intr_split_v1_00
   _a/data/util_intr_split_v2_1_0.mpd line 28  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/opb_ac97_v1_00_a
   /data/opb_ac97_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/opb_ac97_v2_00_a
   /data/opb_ac97_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2137 - Peripheral bramopb_cntlr is not accessible from any processor
   in the system. Check Bus Interface connections and address parameters. 

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 27 - 8 master(s) : 14 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 66 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 73 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group1_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 110 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 182 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 190 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 198 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 206 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 214 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 222 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 229 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group2_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 263 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 335 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 343 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 351 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 359 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 367 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 375 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 382 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group3_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 416 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 485 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 493 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 501 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 509 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 517 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 525 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 532 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 567 - 1 master(s) : 3 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 697 - 4 master(s) : 6 slave(s)
IPNAME:opb_v20 INSTANCE:hwti_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 972 - 4 master(s) : 5 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1039 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1047 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1055 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1063 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1071 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1111 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1119 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1127 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1135 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1143 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1180 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1188 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1196 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1204 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1212 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb0_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb0_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb0_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb0_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb0_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb0_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb2_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb2_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb2_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb2_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb2_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb2_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb3_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb3_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb3_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb3_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb3_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb3_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:Bus_Error_Det CONNECTOR:group1_bus_Bus_Error_Det -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 149 - No driver found.
   Port will be driven to GND!
WARNING:EDK:2098 - PORT:Bus_Error_Det CONNECTOR:group2_bus_Bus_Error_Det -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 149 - No driver found.
   Port will be driven to GND!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb1_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd1_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb1_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd1_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb1_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb2_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd2_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb2_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd2_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb2_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb3_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd3_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb3_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd3_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb3_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_goWait CONNECTOR:Tintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 51 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_goWait CONNECTOR:Tintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 51 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_function CONNECTOR:Tthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 54 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_function CONNECTOR:Tthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 54 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_opcode CONNECTOR:Tthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 55 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_opcode CONNECTOR:Tthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 55 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 763 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 765 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 799 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling uartlite
Compiling mpmc
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.

-- Generating libraries for processor: microblaze1 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling uartlite
Compiling mpmc
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.

-- Generating libraries for processor: microblaze2 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling uartlite
Compiling mpmc
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.

-- Generating libraries for processor: microblaze3 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling uartlite
Compiling mpmc
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.
mb-gcc -O2 CoreTest.c  -o CoreTest/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a   -g    -I./microblaze0/include/  -L./microblaze0/lib/  \
	  
mb-size CoreTest/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   7262	    356	   1064	   8682	   21ea	CoreTest/executable.elf

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT0/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a   -g    -I./microblaze1/include/  -Imy_sw/  -L./microblaze1/lib/  \
	  
mb-size MB_HWT0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2278	    296	   1064	   3638	    e36	MB_HWT0/executable.elf

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a   -g    -I./microblaze2/include/  -Imy_sw/  -L./microblaze2/lib/  \
	  
mb-size MB_HWT1/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2278	    296	   1064	   3638	    e36	MB_HWT1/executable.elf

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a   -g    -I./microblaze3/include/  -Imy_sw/  -L./microblaze3/lib/  \
	  
mb-size MB_HWT2/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2278	    296	   1064	   3638	    e36	MB_HWT2/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6vlx240tff1156-1 system.mhs -lp /home/abazar63/hthread/src/hardware/  -pe microblaze0 CoreTest/executable.elf  -pe microblaze1 MB_HWT0/executable.elf  -pe microblaze2 MB_HWT1/executable.elf  -pe microblaze3 MB_HWT2/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 22  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   mpmc_0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value
   to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value
   to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value
   to 4

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze0
  (0000000000-0x00003fff) dlmb_cntlr0	dlmb0
  (0000000000-0x00003fff) ilmb_cntlr0	ilmb0
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x15040000-0x1504ffff) xps_intc_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x63000000-0x6300ffff) opb_hwti_0	main_bus->main_hwti_bridge_0->hwti_bus
  (0x63010000-0x6301ffff) opb_hwti_1	main_bus->main_hwti_bridge_0->hwti_bus
  (0x63020000-0x6302ffff) opb_hwti_2	main_bus->main_hwti_bridge_0->hwti_bus
  (0x70030000-0x7003ffff) main_core_bridge	main_bus
  (0x70040000-0x7004ffff) main_vhwti_bridge1	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) mdm_0	main_bus
  (0x84050000-0x8405ffff) xps_central_dma_0	main_bus
  (0x840a0000-0x840affff) plb_hthreads_timer_0	main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	main_bus
  (0x84200000-0x8420ffff) plb_hthread_reset_core_0	main_bus
  (0xa0000000-0xafffffff) mpmc_0	main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze0_IXCL
  (0xc0000000-0xc0003fff)
vhwti_global_cntlr1	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0010000-0xc0013fff)
vhwti_global_cntlr2	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0020000-0xc0023fff)
vhwti_global_cntlr3	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0000000-0xc007ffff) main_vhwti_bridge1	main_bus
  (0xe0000000-0xe000ffff) bramopb_cntlr_main	main_bus
  (0xe0010000-0xe001ffff) bramub1_cntlr_main	main_bus
  (0xe0020000-0xe002ffff) bramub2_cntlr_main	main_bus
  (0xe0030000-0xe003ffff) bramub3_cntlr_main	main_bus
Address Map for Processor microblaze1
  (0000000000-0x00003fff) dlmb_cntlr1	dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	ilmb1
  (0x11000000-0x1103ffff)
thread_manager	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group1_main_bridge	group1_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group1_bus->group1_main_bridge->main_bus
  (0x70000000-0x7000ffff) group1_main_bridge	group1_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group1_bus->group1_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group1_bus->group1_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group1_bus->group1_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group1_bus->group1_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group1_bus->group1_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group1_bus->group1_main_bridge->main_bus
  (0x84000000-0x84ffffff) group1_main_bridge	group1_bus
  (0xa0000000-0xafffffff) group1_main_bridge	group1_bus
  (0xa0000000-0xafffffff) mpmc_0	group1_bus->group1_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze1_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr1	group1_bus
  (0xe0010000-0xe001ffff) bramub1_cntlr	group1_bus
Address Map for Processor microblaze2
  (0000000000-0x0001ffff) dlmb_cntlr2	dlmb2
  (0000000000-0x0001ffff) ilmb_cntlr2	ilmb2
  (0x11000000-0x1103ffff)
thread_manager	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group2_main_bridge	group2_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group2_bus->group2_main_bridge->main_bus
  (0x70000000-0x7000ffff) group2_main_bridge	group2_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group2_bus->group2_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group2_bus->group2_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group2_bus->group2_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group2_bus->group2_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group2_bus->group2_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group2_bus->group2_main_bridge->main_bus
  (0x84000000-0x84ffffff) group2_main_bridge	group2_bus
  (0xa0000000-0xafffffff) group2_main_bridge	group2_bus
  (0xa0000000-0xafffffff) mpmc_0	group2_bus->group2_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze2_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr2	group2_bus
  (0xe0020000-0xe002ffff) bramub2_cntlr	group2_bus
Address Map for Processor microblaze3
  (0000000000-0x00003fff) dlmb_cntlr3	dlmb3
  (0000000000-0x00003fff) ilmb_cntlr3	ilmb3
  (0x11000000-0x1103ffff)
thread_manager	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group3_main_bridge	group3_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group3_bus->group3_main_bridge->main_bus
  (0x70000000-0x7000ffff) group3_main_bridge	group3_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group3_bus->group3_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group3_bus->group3_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group3_bus->group3_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group3_bus->group3_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group3_bus->group3_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group3_bus->group3_main_bridge->main_bus
  (0x84000000-0x84ffffff) group3_main_bridge	group3_bus
  (0xa0000000-0xafffffff) group3_main_bridge	group3_bus
  (0xa0000000-0xafffffff) mpmc_0	group3_bus->group3_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze3_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr3	group3_bus
  (0xe0030000-0xe003ffff) bramub3_cntlr	group3_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 408 - tool is overriding PARAMETER C_SPLB1_P2P value to
   0


WARNING:EDK:2137 - Peripheral bramopb_cntlr is not accessible from any processor
   in the system. Check Bus Interface connections and address parameters. 
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 14
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:host_bram0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group1_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group1_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group2_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group2_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x20000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group3_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group3_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line
   27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 406 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 407 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:opb_v20 INSTANCE:hwti_bus -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /opb_v20_v1_10_d/data/opb_v20_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_NUM_SLAVES value to 5
INFO:EDK:1560 - IPNAME:plbv46_opb_bridge INSTANCE:main_hwti_bridge_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plbv46_opb_bridge_v1_01_a/data/plbv46_opb_bridge_v2_1_0.mpd line 78 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:opb_plbv46_bridge INSTANCE:hwti_main_bridge_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /opb_plbv46_bridge_v1_01_a/data/opb_plbv46_bridge_v2_1_0.mpd line 77 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramopb -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6vlx240tff1156-1 -bt
implementation/system.bit  -bd CoreTest/executable.elf tag microblaze0  -bd
MB_HWT0/executable.elf tag microblaze1  -bd MB_HWT1/executable.elf tag
microblaze2  -bd MB_HWT2/executable.elf tag microblaze3  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/__xps/system.filters
Done writing Tab View settings to:
	/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/__xps/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral bramopb_cntlr is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/__xps/system.filters
Done writing Tab View settings to:
	/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/__xps/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral bramopb_cntlr is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Fri Oct 11 16:28:02 2013
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -lp /home/abazar63/hthread/src/hardware/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -lp
/home/abazar63/hthread/src/hardware/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 22  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   mpmc_0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value
   to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value
   to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value
   to 4

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze0
  (0000000000-0x00003fff) dlmb_cntlr0	dlmb0
  (0000000000-0x00003fff) ilmb_cntlr0	ilmb0
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x15040000-0x1504ffff) xps_intc_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x63000000-0x6300ffff) opb_hwti_0	main_bus->main_hwti_bridge_0->hwti_bus
  (0x63010000-0x6301ffff) opb_hwti_1	main_bus->main_hwti_bridge_0->hwti_bus
  (0x63020000-0x6302ffff) opb_hwti_2	main_bus->main_hwti_bridge_0->hwti_bus
  (0x70030000-0x7003ffff) main_core_bridge	main_bus
  (0x70040000-0x7004ffff) main_vhwti_bridge1	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) mdm_0	main_bus
  (0x84050000-0x8405ffff) xps_central_dma_0	main_bus
  (0x840a0000-0x840affff) plb_hthreads_timer_0	main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	main_bus
  (0x84200000-0x8420ffff) plb_hthread_reset_core_0	main_bus
  (0xa0000000-0xafffffff) mpmc_0	main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze0_IXCL
  (0xc0000000-0xc0003fff)
vhwti_global_cntlr1	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0010000-0xc0013fff)
vhwti_global_cntlr2	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0020000-0xc0023fff)
vhwti_global_cntlr3	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0000000-0xc007ffff) main_vhwti_bridge1	main_bus
  (0xe0000000-0xe000ffff) bramopb_cntlr_main	main_bus
  (0xe0010000-0xe001ffff) bramub1_cntlr_main	main_bus
  (0xe0020000-0xe002ffff) bramub2_cntlr_main	main_bus
  (0xe0030000-0xe003ffff) bramub3_cntlr_main	main_bus
Address Map for Processor microblaze1
  (0000000000-0x00003fff) dlmb_cntlr1	dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	ilmb1
  (0x11000000-0x1103ffff)
thread_manager	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group1_main_bridge	group1_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group1_bus->group1_main_bridge->main_bus
  (0x70000000-0x7000ffff) group1_main_bridge	group1_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group1_bus->group1_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group1_bus->group1_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group1_bus->group1_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group1_bus->group1_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group1_bus->group1_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group1_bus->group1_main_bridge->main_bus
  (0x84000000-0x84ffffff) group1_main_bridge	group1_bus
  (0xa0000000-0xafffffff) group1_main_bridge	group1_bus
  (0xa0000000-0xafffffff) mpmc_0	group1_bus->group1_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze1_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr1	group1_bus
  (0xe0010000-0xe001ffff) bramub1_cntlr	group1_bus
Address Map for Processor microblaze2
  (0000000000-0x0001ffff) dlmb_cntlr2	dlmb2
  (0000000000-0x0001ffff) ilmb_cntlr2	ilmb2
  (0x11000000-0x1103ffff)
thread_manager	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group2_main_bridge	group2_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group2_bus->group2_main_bridge->main_bus
  (0x70000000-0x7000ffff) group2_main_bridge	group2_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group2_bus->group2_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group2_bus->group2_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group2_bus->group2_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group2_bus->group2_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group2_bus->group2_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group2_bus->group2_main_bridge->main_bus
  (0x84000000-0x84ffffff) group2_main_bridge	group2_bus
  (0xa0000000-0xafffffff) group2_main_bridge	group2_bus
  (0xa0000000-0xafffffff) mpmc_0	group2_bus->group2_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze2_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr2	group2_bus
  (0xe0020000-0xe002ffff) bramub2_cntlr	group2_bus
Address Map for Processor microblaze3
  (0000000000-0x00003fff) dlmb_cntlr3	dlmb3
  (0000000000-0x00003fff) ilmb_cntlr3	ilmb3
  (0x11000000-0x1103ffff)
thread_manager	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group3_main_bridge	group3_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group3_bus->group3_main_bridge->main_bus
  (0x70000000-0x7000ffff) group3_main_bridge	group3_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group3_bus->group3_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group3_bus->group3_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group3_bus->group3_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group3_bus->group3_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group3_bus->group3_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group3_bus->group3_main_bridge->main_bus
  (0x84000000-0x84ffffff) group3_main_bridge	group3_bus
  (0xa0000000-0xafffffff) group3_main_bridge	group3_bus
  (0xa0000000-0xafffffff) mpmc_0	group3_bus->group3_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze3_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr3	group3_bus
  (0xe0030000-0xe003ffff) bramub3_cntlr	group3_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 408 - tool is overriding PARAMETER C_SPLB1_P2P value to
   0


WARNING:EDK:2137 - Peripheral bramopb_cntlr is not accessible from any processor
   in the system. Check Bus Interface connections and address parameters. 
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 14
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:host_bram0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group1_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group1_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group2_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group2_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x20000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group3_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group3_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line
   27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 406 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 407 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:opb_v20 INSTANCE:hwti_bus -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /opb_v20_v1_10_d/data/opb_v20_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_NUM_SLAVES value to 5
INFO:EDK:1560 - IPNAME:plbv46_opb_bridge INSTANCE:main_hwti_bridge_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plbv46_opb_bridge_v1_01_a/data/plbv46_opb_bridge_v2_1_0.mpd line 78 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:opb_plbv46_bridge INSTANCE:hwti_main_bridge_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /opb_plbv46_bridge_v1_01_a/data/opb_plbv46_bridge_v2_1_0.mpd line 77 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramopb -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 27 - 8 master(s) : 14 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 66 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 73 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group1_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 110 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 182 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 190 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 198 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 206 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 214 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 222 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 229 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group2_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 263 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 335 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 343 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 351 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 359 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 367 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 375 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 382 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group3_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 416 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 485 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 493 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 501 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 509 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 517 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 525 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 532 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 567 - 1 master(s) : 3 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 697 - 4 master(s) : 6 slave(s)
IPNAME:opb_v20 INSTANCE:hwti_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 972 - 4 master(s) : 5 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1039 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1047 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1055 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1063 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1071 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1111 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1119 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1127 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1135 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1143 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1180 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1188 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1196 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1204 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1212 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb0_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb0_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb0_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb0_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb0_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb0_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb2_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb2_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb2_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb2_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb2_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb2_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb3_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb3_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb3_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb3_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb3_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb3_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:Bus_Error_Det CONNECTOR:group1_bus_Bus_Error_Det -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 149 - No driver found.
   Port will be driven to GND!
WARNING:EDK:2098 - PORT:Bus_Error_Det CONNECTOR:group2_bus_Bus_Error_Det -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 149 - No driver found.
   Port will be driven to GND!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb1_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd1_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb1_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd1_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb1_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb2_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd2_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb2_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd2_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb2_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb3_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd3_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb3_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd3_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb3_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_goWait CONNECTOR:Tintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 51 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_goWait CONNECTOR:Tintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 51 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_function CONNECTOR:Tthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 54 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_function CONNECTOR:Tthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 54 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_opcode CONNECTOR:Tthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 55 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_opcode CONNECTOR:Tthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 55 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 763 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 765 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 799 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   mb2thrd3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2mb3_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc0_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   intrfc2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   thrd2intrfc2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 12
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0xb0000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0xb0000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 15
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding
   PARAMETER C_MASK value to 0x90000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 3
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 288 - tcl is overriding PARAMETER C_MEM_CAS_LATENCY
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value
   to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 446 - tcl is overriding PARAMETER C_PIM2_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 497 - tcl is overriding PARAMETER C_PIM3_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 548 - tcl is overriding PARAMETER C_PIM4_SUBTYPE value
   to IXCL
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 747 - tcl is overriding PARAMETER C_WR_TRAINING_PORT
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 756 - tcl is overriding PARAMETER C_NCK_PER_CLK value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 775 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 776 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 777 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 778 - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 779 - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 780 - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 781 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 782 - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 783 - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 784 - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 813 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 814 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 815 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 816 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 817 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 818 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value
   to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 841 - tcl is overriding PARAMETER C_ZQCS_REPEAT_CNT
   value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value
   to 0x00f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value
   to 0x010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value
   to 0x01b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value
   to 0x01c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value
   to 0x02b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value
   to 0x02c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value
   to 0x037
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value
   to 0x038
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value
   to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value
   to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value
   to 0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value
   to 0x054
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value
   to 0x063
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value
   to 0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value
   to 0x06f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value
   to 0x070
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value
   to 0x081
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value
   to 0x082
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value
   to 0x08e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10
   value to 0x08f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10
   value to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11
   value to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11
   value to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12
   value to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12
   value to 0x0d3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13
   value to 0x0d4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13
   value to 0x0ec
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14
   value to 0x0ed
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14
   value to 0x106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15
   value to 0x107
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 874 - tcl is overriding PARAMETER C_BASEADDR_CTRL16
   value to 0x108
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 875 - tcl is overriding PARAMETER C_HIGHADDR_CTRL16
   value to 0x110
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 905 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_22
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_21
   value to 0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_20
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1F
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1E
   value to 0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D
   value to 0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C
   value to 0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B
   value to 0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   04_a/data/chipscope_icon_v2_1_0.mpd line 71 - tcl is overriding PARAMETER
   C_SYSTEM_CONTAINS_MDM value to 1

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_SynchManager_v1_0
   0_c/data/opb_SynchManager_v2_1_0.mpd line 22  is deprecated. Please use
   Option ARCH_SUPPORT_MAP instead. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze0 core has constraints automatically generated by XPS in
implementation/microblaze0_wrapper/microblaze0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb0 core has constraints automatically generated by XPS in
implementation/ilmb0_wrapper/ilmb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb0 core has constraints automatically generated by XPS in
implementation/dlmb0_wrapper/dlmb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze1 core has constraints automatically generated by XPS in
implementation/microblaze1_wrapper/microblaze1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd1_0 core has constraints automatically generated by XPS in
implementation/mb2thrd1_0_wrapper/mb2thrd1_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd1_1 core has constraints automatically generated by XPS in
implementation/mb2thrd1_1_wrapper/mb2thrd1_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb1_0 core has constraints automatically generated by XPS in
implementation/thrd2mb1_0_wrapper/thrd2mb1_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb1_1 core has constraints automatically generated by XPS in
implementation/thrd2mb1_1_wrapper/thrd2mb1_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb1_2 core has constraints automatically generated by XPS in
implementation/thrd2mb1_2_wrapper/thrd2mb1_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb1 core has constraints automatically generated by XPS in
implementation/ilmb1_wrapper/ilmb1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb1 core has constraints automatically generated by XPS in
implementation/dlmb1_wrapper/dlmb1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze2 core has constraints automatically generated by XPS in
implementation/microblaze2_wrapper/microblaze2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd2_0 core has constraints automatically generated by XPS in
implementation/mb2thrd2_0_wrapper/mb2thrd2_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd2_1 core has constraints automatically generated by XPS in
implementation/mb2thrd2_1_wrapper/mb2thrd2_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb2_0 core has constraints automatically generated by XPS in
implementation/thrd2mb2_0_wrapper/thrd2mb2_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb2_1 core has constraints automatically generated by XPS in
implementation/thrd2mb2_1_wrapper/thrd2mb2_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb2_2 core has constraints automatically generated by XPS in
implementation/thrd2mb2_2_wrapper/thrd2mb2_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb2 core has constraints automatically generated by XPS in
implementation/ilmb2_wrapper/ilmb2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb2 core has constraints automatically generated by XPS in
implementation/dlmb2_wrapper/dlmb2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze3 core has constraints automatically generated by XPS in
implementation/microblaze3_wrapper/microblaze3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd3_0 core has constraints automatically generated by XPS in
implementation/mb2thrd3_0_wrapper/mb2thrd3_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2thrd3_1 core has constraints automatically generated by XPS in
implementation/mb2thrd3_1_wrapper/mb2thrd3_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb3_0 core has constraints automatically generated by XPS in
implementation/thrd2mb3_0_wrapper/thrd2mb3_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb3_1 core has constraints automatically generated by XPS in
implementation/thrd2mb3_1_wrapper/thrd2mb3_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2mb3_2 core has constraints automatically generated by XPS in
implementation/thrd2mb3_2_wrapper/thrd2mb3_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb3 core has constraints automatically generated by XPS in
implementation/ilmb3_wrapper/ilmb3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb3 core has constraints automatically generated by XPS in
implementation/dlmb3_wrapper/dlmb3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mpmc_0 core has constraints automatically generated by XPS in
implementation/mpmc_0_wrapper/mpmc_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd0_0 core has constraints automatically generated by XPS in
implementation/intrfc2thrd0_0_wrapper/intrfc2thrd0_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd0_1 core has constraints automatically generated by XPS in
implementation/intrfc2thrd0_1_wrapper/intrfc2thrd0_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc0_0 core has constraints automatically generated by XPS in
implementation/thrd2intrfc0_0_wrapper/thrd2intrfc0_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc0_1 core has constraints automatically generated by XPS in
implementation/thrd2intrfc0_1_wrapper/thrd2intrfc0_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc0_2 core has constraints automatically generated by XPS in
implementation/thrd2intrfc0_2_wrapper/thrd2intrfc0_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd1_0 core has constraints automatically generated by XPS in
implementation/intrfc2thrd1_0_wrapper/intrfc2thrd1_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd1_1 core has constraints automatically generated by XPS in
implementation/intrfc2thrd1_1_wrapper/intrfc2thrd1_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc1_0 core has constraints automatically generated by XPS in
implementation/thrd2intrfc1_0_wrapper/thrd2intrfc1_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc1_1 core has constraints automatically generated by XPS in
implementation/thrd2intrfc1_1_wrapper/thrd2intrfc1_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc1_2 core has constraints automatically generated by XPS in
implementation/thrd2intrfc1_2_wrapper/thrd2intrfc1_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd2_0 core has constraints automatically generated by XPS in
implementation/intrfc2thrd2_0_wrapper/intrfc2thrd2_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The intrfc2thrd2_1 core has constraints automatically generated by XPS in
implementation/intrfc2thrd2_1_wrapper/intrfc2thrd2_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc2_0 core has constraints automatically generated by XPS in
implementation/thrd2intrfc2_0_wrapper/thrd2intrfc2_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc2_1 core has constraints automatically generated by XPS in
implementation/thrd2intrfc2_1_wrapper/thrd2intrfc2_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The thrd2intrfc2_2 core has constraints automatically generated by XPS in
implementation/thrd2intrfc2_2_wrapper/thrd2intrfc2_2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1332 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1361 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1378 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1395 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1412 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1423 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:host_bram0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 98 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 254 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 407 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 557 - elaborating IP
IPNAME:bram_block INSTANCE:vhwti_bram1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 607 - elaborating IP
IPNAME:bram_block INSTANCE:vhwti_bram2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 634 - elaborating IP
IPNAME:bram_block INSTANCE:vhwti_bram3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 661 - elaborating IP
IPNAME:bram_block INSTANCE:bramub1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1242 - elaborating IP
IPNAME:bram_block INSTANCE:bramub2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1270 - elaborating IP
IPNAME:bram_block INSTANCE:bramub3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1298 - elaborating IP
IPNAME:bram_block INSTANCE:bramopb -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1325 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 911 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1332 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_0.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_0_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_ila_0_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1349 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_icon_0.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_icon_0_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_icon_0_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1361 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_1_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_1 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_1.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_1_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_ila_1 root...
Creating XST project for chipscope_ila_1...
Creating XST script file for chipscope_ila_1...
Creating XST instantiation file for chipscope_ila_1...
Running XST for chipscope_ila_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_ila_1...
Skipping Verilog instantiation template for chipscope_ila_1...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_ila_1_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1378 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_2_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_2 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_2.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_2_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_ila_2 root...
Creating XST project for chipscope_ila_2...
Creating XST script file for chipscope_ila_2...
Creating XST instantiation file for chipscope_ila_2...
Running XST for chipscope_ila_2...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_ila_2...
Skipping Verilog instantiation template for chipscope_ila_2...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_ila_2_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1395 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_3_v1_03_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_3 ...
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_3.xco
Release 12.3 - Xilinx CORE Generator M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_ila_3_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_ila_3 root...
Creating XST project for chipscope_ila_3...
Creating XST script file for chipscope_ila_3...
Creating XST instantiation file for chipscope_ila_3...
Running XST for chipscope_ila_3...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_3...
Skipping Verilog instantiation template for chipscope_ila_3...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_ila_3...
Skipping Verilog instantiation template for chipscope_ila_3...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_ila_3_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1412 - elaborating IP
**********************************************
**********************************************
Created elaborate directory
hdl/elaborate/chipscope_plbv46_iba_0_v1_03_a/synhdl/vhdl/
Adding chipscope_plbv46_iba_0.vhd to xst project
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_plbv46_iba_0.xco
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_plbv46_iba_0_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_plbv46_iba_0 root...
Creating XST project for chipscope_plbv46_iba_0...
Creating XST script file for chipscope_plbv46_iba_0...
Creating XST instantiation file for chipscope_plbv46_iba_0...
Running XST for chipscope_plbv46_iba_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_plbv46_iba_0...
Skipping Verilog instantiation template for chipscope_plbv46_iba_0...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_plbv46_iba_0...
Skipping Verilog instantiation template for chipscope_plbv46_iba_0...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_plbv46_iba_0_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
Successfully generated the Chipscope Core : chipscope_plbv46_iba_0
*************************************************************
**********************************************
**********************************************
IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1423 - elaborating IP
**********************************************
**********************************************
Created elaborate directory
hdl/elaborate/chipscope_plbv46_iba_1_v1_03_a/synhdl/vhdl/
Adding chipscope_plbv46_iba_1.vhd to xst project
ChipScope Core Generator command: coregen -b
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_plbv46_iba_1.xco
All runtime messages will be recorded in
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/chipscope_plbv46_iba_1_wrapper/coregen.log
Updating project device from '6vlx240t' to 'xc6vlx240t'.
Wrote file for project 'coregen'.
Initializing IP model...
Finished initialising IP model.
Generating IP...
Gathering HDL files for chipscope_plbv46_iba_1 root...
Creating XST project for chipscope_plbv46_iba_1...
Creating XST script file for chipscope_plbv46_iba_1...
Creating XST instantiation file for chipscope_plbv46_iba_1...
Running XST for chipscope_plbv46_iba_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_plbv46_iba_1...
Skipping Verilog instantiation template for chipscope_plbv46_iba_1...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Skipping VHDL instantiation template for chipscope_plbv46_iba_1...
Skipping Verilog instantiation template for chipscope_plbv46_iba_1...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Creating readme './tmp/_cg/chipscope_plbv46_iba_1_readme.txt'.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
Successfully generated the Chipscope Core : chipscope_plbv46_iba_1
*************************************************************
**********************************************
**********************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 27 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 38 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 66 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 80 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:host_bram0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 98 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group1_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group1_main_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 118 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_thvadd_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 190 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 206 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 214 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 236 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 245 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:lmb_bram1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 254 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group2_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 263 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group2_main_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 271 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 289 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_acc_two_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 322 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 335 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 343 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 351 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 359 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 367 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 375 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 389 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 398 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:lmb_bram2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 407 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group3_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 416 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group3_main_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 424 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 442 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_thcrc_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 475 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 485 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb2thrd3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 493 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 501 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 509 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2mb3_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 517 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 525 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 532 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ilmb_cntlr3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 539 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:dlmb_cntlr3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 548 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:lmb_bram3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 557 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_bus1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 567 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_vhwti_bridge1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 575 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_local_cntlr1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 587 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_global_cntlr1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 597 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_bram1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 607 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_local_cntlr2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 614 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_global_cntlr2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 624 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_bram2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 634 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_local_cntlr3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 641 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_global_cntlr3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 651 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:vhwti_bram3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 661 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:core_main_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 671 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_core_bridge -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 685 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:core_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 697 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 705 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:scheduler -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 717 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 743 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sync_manager -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 768 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_intc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 783 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 793 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthreads_timer_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 812 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_timer_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 820 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mdm_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 829 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mpmc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 844 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 898 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 911 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 947 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_central_dma_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 960 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwti_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 972 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_hwti_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 983 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwti_main_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 993 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:opb_hwti_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1008 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_thvadd_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1026 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1039 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1047 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1055 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1063 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc0_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1071 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:opb_hwti_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1080 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_acc_two_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1098 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1111 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1119 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:opb_hwti_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_thcrc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:intrfc2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1188 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1196 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thrd2intrfc2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1212 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub1_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub1_cntlr_main -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub2_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1250 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub2_cntlr_main -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1270 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub3_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub3_cntlr_main -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1288 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramub3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1298 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramopb_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1306 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramopb_cntlr_main -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1315 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramopb -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1332 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_icon_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1349 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1361 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1378 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_ila_3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1395 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_plbv46_iba_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1412 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:chipscope_plbv46_iba_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1423 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:microblaze0_wrapper INSTANCE:microblaze0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 38 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze0_wrapper.ucf -sd ..
microblaze0_wrapper.ngc ../microblaze0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/microblaze0_wrapper/microblaze0_wrapper.ngc" ...

Applying constraints in "microblaze0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb0_wrapper INSTANCE:ilmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 66 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb0_wrapper.ucf -sd ..
ilmb0_wrapper.ngc ../ilmb0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/ilmb0_wrapper/ilmb0_wrapper.ngc" ...

Applying constraints in "ilmb0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb0_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb0_wrapper INSTANCE:dlmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 73 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb0_wrapper.ucf -sd ..
dlmb0_wrapper.ngc ../dlmb0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/dlmb0_wrapper/dlmb0_wrapper.ngc" ...

Applying constraints in "dlmb0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze1_wrapper INSTANCE:microblaze1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 136 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze1_wrapper.ucf -sd ..
microblaze1_wrapper.ngc ../microblaze1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/microblaze1_wrapper/microblaze1_wrapper.ngc" ...

Applying constraints in "microblaze1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze1_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd1_0_wrapper INSTANCE:mb2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd1_0_wrapper.ucf -sd ..
mb2thrd1_0_wrapper.ngc ../mb2thrd1_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd1_0_wrapper/mb2thrd1_0_wrapper.ngc" ...

Applying constraints in "mb2thrd1_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd1_1_wrapper INSTANCE:mb2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 190 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd1_1_wrapper.ucf -sd ..
mb2thrd1_1_wrapper.ngc ../mb2thrd1_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd1_1_wrapper/mb2thrd1_1_wrapper.ngc" ...

Applying constraints in "mb2thrd1_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd1_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd1_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb1_0_wrapper INSTANCE:thrd2mb1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb1_0_wrapper.ucf -sd ..
thrd2mb1_0_wrapper.ngc ../thrd2mb1_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb1_0_wrapper/thrd2mb1_0_wrapper.ngc" ...

Applying constraints in "thrd2mb1_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb1_1_wrapper INSTANCE:thrd2mb1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 206 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb1_1_wrapper.ucf -sd ..
thrd2mb1_1_wrapper.ngc ../thrd2mb1_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb1_1_wrapper/thrd2mb1_1_wrapper.ngc" ...

Applying constraints in "thrd2mb1_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb1_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb1_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb1_2_wrapper INSTANCE:thrd2mb1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 214 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb1_2_wrapper.ucf -sd ..
thrd2mb1_2_wrapper.ngc ../thrd2mb1_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb1_2_wrapper/thrd2mb1_2_wrapper.ngc" ...

Applying constraints in "thrd2mb1_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb1_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb1_2_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb1_wrapper INSTANCE:ilmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 222 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb1_wrapper.ucf -sd ..
ilmb1_wrapper.ngc ../ilmb1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/ilmb1_wrapper/ilmb1_wrapper.ngc" ...

Applying constraints in "ilmb1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb1_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb1_wrapper INSTANCE:dlmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 229 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb1_wrapper.ucf -sd ..
dlmb1_wrapper.ngc ../dlmb1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/dlmb1_wrapper/dlmb1_wrapper.ngc" ...

Applying constraints in "dlmb1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb1_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze2_wrapper INSTANCE:microblaze2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 289 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze2_wrapper.ucf -sd ..
microblaze2_wrapper.ngc ../microblaze2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/microblaze2_wrapper/microblaze2_wrapper.ngc" ...

Applying constraints in "microblaze2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze2_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd2_0_wrapper INSTANCE:mb2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 335 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd2_0_wrapper.ucf -sd ..
mb2thrd2_0_wrapper.ngc ../mb2thrd2_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd2_0_wrapper/mb2thrd2_0_wrapper.ngc" ...

Applying constraints in "mb2thrd2_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd2_1_wrapper INSTANCE:mb2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 343 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd2_1_wrapper.ucf -sd ..
mb2thrd2_1_wrapper.ngc ../mb2thrd2_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd2_1_wrapper/mb2thrd2_1_wrapper.ngc" ...

Applying constraints in "mb2thrd2_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd2_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd2_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb2_0_wrapper INSTANCE:thrd2mb2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 351 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb2_0_wrapper.ucf -sd ..
thrd2mb2_0_wrapper.ngc ../thrd2mb2_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb2_0_wrapper/thrd2mb2_0_wrapper.ngc" ...

Applying constraints in "thrd2mb2_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb2_1_wrapper INSTANCE:thrd2mb2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 359 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb2_1_wrapper.ucf -sd ..
thrd2mb2_1_wrapper.ngc ../thrd2mb2_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb2_1_wrapper/thrd2mb2_1_wrapper.ngc" ...

Applying constraints in "thrd2mb2_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb2_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb2_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb2_2_wrapper INSTANCE:thrd2mb2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 367 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb2_2_wrapper.ucf -sd ..
thrd2mb2_2_wrapper.ngc ../thrd2mb2_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb2_2_wrapper/thrd2mb2_2_wrapper.ngc" ...

Applying constraints in "thrd2mb2_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb2_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb2_2_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb2_wrapper INSTANCE:ilmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 375 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb2_wrapper.ucf -sd ..
ilmb2_wrapper.ngc ../ilmb2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/ilmb2_wrapper/ilmb2_wrapper.ngc" ...

Applying constraints in "ilmb2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb2_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb2_wrapper INSTANCE:dlmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 382 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb2_wrapper.ucf -sd ..
dlmb2_wrapper.ngc ../dlmb2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/dlmb2_wrapper/dlmb2_wrapper.ngc" ...

Applying constraints in "dlmb2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb2_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze3_wrapper INSTANCE:microblaze3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 442 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc microblaze3_wrapper.ucf -sd ..
microblaze3_wrapper.ngc ../microblaze3_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/microblaze3_wrapper/microblaze3_wrapper.ngc" ...

Applying constraints in "microblaze3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze3_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd3_0_wrapper INSTANCE:mb2thrd3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 485 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd3_0_wrapper.ucf -sd ..
mb2thrd3_0_wrapper.ngc ../mb2thrd3_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd3_0_wrapper/mb2thrd3_0_wrapper.ngc" ...

Applying constraints in "mb2thrd3_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd3_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd3_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mb2thrd3_1_wrapper INSTANCE:mb2thrd3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 493 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mb2thrd3_1_wrapper.ucf -sd ..
mb2thrd3_1_wrapper.ngc ../mb2thrd3_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mb2thrd3_1_wrapper/mb2thrd3_1_wrapper.ngc" ...

Applying constraints in "mb2thrd3_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mb2thrd3_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mb2thrd3_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb3_0_wrapper INSTANCE:thrd2mb3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 501 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb3_0_wrapper.ucf -sd ..
thrd2mb3_0_wrapper.ngc ../thrd2mb3_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb3_0_wrapper/thrd2mb3_0_wrapper.ngc" ...

Applying constraints in "thrd2mb3_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb3_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb3_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb3_1_wrapper INSTANCE:thrd2mb3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 509 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb3_1_wrapper.ucf -sd ..
thrd2mb3_1_wrapper.ngc ../thrd2mb3_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb3_1_wrapper/thrd2mb3_1_wrapper.ngc" ...

Applying constraints in "thrd2mb3_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb3_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb3_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2mb3_2_wrapper INSTANCE:thrd2mb3_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 517 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2mb3_2_wrapper.ucf -sd ..
thrd2mb3_2_wrapper.ngc ../thrd2mb3_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2mb3_2_wrapper/thrd2mb3_2_wrapper.ngc" ...

Applying constraints in "thrd2mb3_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2mb3_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2mb3_2_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb3_wrapper INSTANCE:ilmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 525 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc ilmb3_wrapper.ucf -sd ..
ilmb3_wrapper.ngc ../ilmb3_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/ilmb3_wrapper/ilmb3_wrapper.ngc" ...

Applying constraints in "ilmb3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb3_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb3_wrapper INSTANCE:dlmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 532 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc dlmb3_wrapper.ucf -sd ..
dlmb3_wrapper.ngc ../dlmb3_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/dlmb3_wrapper/dlmb3_wrapper.ngc" ...

Applying constraints in "dlmb3_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb3_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 783 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mpmc_0_wrapper INSTANCE:mpmc_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 844 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc mpmc_0_wrapper.ucf -sd ..
mpmc_0_wrapper.ngc ../mpmc_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/mpmc_0_wrapper/mpmc_0_wrapper.ngc" ...

Applying constraints in "mpmc_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpmc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpmc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 898 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator0_wrapper INSTANCE:clock_generator0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 911 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. clock_generator0_wrapper.ngc
../clock_generator0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/clock_generator0_wrapper/clock_generator0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator0_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd0_0_wrapper INSTANCE:intrfc2thrd0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1039 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd0_0_wrapper.ucf -sd ..
intrfc2thrd0_0_wrapper.ngc ../intrfc2thrd0_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd0_0_wrapper/intrfc2thrd0_0_wrapper.ngc" ...

Applying constraints in "intrfc2thrd0_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd0_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd0_0_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd0_1_wrapper INSTANCE:intrfc2thrd0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1047 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd0_1_wrapper.ucf -sd ..
intrfc2thrd0_1_wrapper.ngc ../intrfc2thrd0_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd0_1_wrapper/intrfc2thrd0_1_wrapper.ngc" ...

Applying constraints in "intrfc2thrd0_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd0_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd0_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc0_0_wrapper INSTANCE:thrd2intrfc0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1055 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc0_0_wrapper.ucf -sd ..
thrd2intrfc0_0_wrapper.ngc ../thrd2intrfc0_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc0_0_wrapper/thrd2intrfc0_0_wrapper.ngc" ...

Applying constraints in "thrd2intrfc0_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc0_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc0_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc0_1_wrapper INSTANCE:thrd2intrfc0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1063 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc0_1_wrapper.ucf -sd ..
thrd2intrfc0_1_wrapper.ngc ../thrd2intrfc0_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc0_1_wrapper/thrd2intrfc0_1_wrapper.ngc" ...

Applying constraints in "thrd2intrfc0_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc0_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc0_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc0_2_wrapper INSTANCE:thrd2intrfc0_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1071 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc0_2_wrapper.ucf -sd ..
thrd2intrfc0_2_wrapper.ngc ../thrd2intrfc0_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc0_2_wrapper/thrd2intrfc0_2_wrapper.ngc" ...

Applying constraints in "thrd2intrfc0_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc0_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc0_2_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd1_0_wrapper INSTANCE:intrfc2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1111 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd1_0_wrapper.ucf -sd ..
intrfc2thrd1_0_wrapper.ngc ../intrfc2thrd1_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd1_0_wrapper/intrfc2thrd1_0_wrapper.ngc" ...

Applying constraints in "intrfc2thrd1_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd1_1_wrapper INSTANCE:intrfc2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1119 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd1_1_wrapper.ucf -sd ..
intrfc2thrd1_1_wrapper.ngc ../intrfc2thrd1_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd1_1_wrapper/intrfc2thrd1_1_wrapper.ngc" ...

Applying constraints in "intrfc2thrd1_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd1_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd1_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc1_0_wrapper INSTANCE:thrd2intrfc1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc1_0_wrapper.ucf -sd ..
thrd2intrfc1_0_wrapper.ngc ../thrd2intrfc1_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc1_0_wrapper/thrd2intrfc1_0_wrapper.ngc" ...

Applying constraints in "thrd2intrfc1_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc1_1_wrapper INSTANCE:thrd2intrfc1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1135 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc1_1_wrapper.ucf -sd ..
thrd2intrfc1_1_wrapper.ngc ../thrd2intrfc1_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc1_1_wrapper/thrd2intrfc1_1_wrapper.ngc" ...

Applying constraints in "thrd2intrfc1_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc1_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc1_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc1_2_wrapper INSTANCE:thrd2intrfc1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc1_2_wrapper.ucf -sd ..
thrd2intrfc1_2_wrapper.ngc ../thrd2intrfc1_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc1_2_wrapper/thrd2intrfc1_2_wrapper.ngc" ...

Applying constraints in "thrd2intrfc1_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc1_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc1_2_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd2_0_wrapper INSTANCE:intrfc2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd2_0_wrapper.ucf -sd ..
intrfc2thrd2_0_wrapper.ngc ../intrfc2thrd2_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd2_0_wrapper/intrfc2thrd2_0_wrapper.ngc" ...

Applying constraints in "intrfc2thrd2_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:intrfc2thrd2_1_wrapper INSTANCE:intrfc2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1188 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc intrfc2thrd2_1_wrapper.ucf -sd ..
intrfc2thrd2_1_wrapper.ngc ../intrfc2thrd2_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/intrfc2thrd2_1_wrapper/intrfc2thrd2_1_wrapper.ngc" ...

Applying constraints in "intrfc2thrd2_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../intrfc2thrd2_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../intrfc2thrd2_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc2_0_wrapper INSTANCE:thrd2intrfc2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1196 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc2_0_wrapper.ucf -sd ..
thrd2intrfc2_0_wrapper.ngc ../thrd2intrfc2_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc2_0_wrapper/thrd2intrfc2_0_wrapper.ngc" ...

Applying constraints in "thrd2intrfc2_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc2_1_wrapper INSTANCE:thrd2intrfc2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1204 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc2_1_wrapper.ucf -sd ..
thrd2intrfc2_1_wrapper.ngc ../thrd2intrfc2_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc2_1_wrapper/thrd2intrfc2_1_wrapper.ngc" ...

Applying constraints in "thrd2intrfc2_1_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc2_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc2_1_wrapper.blc"...

NGCBUILD done.
IPNAME:thrd2intrfc2_2_wrapper INSTANCE:thrd2intrfc2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1212 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -uc thrd2intrfc2_2_wrapper.ucf -sd ..
thrd2intrfc2_2_wrapper.ngc ../thrd2intrfc2_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/thrd2intrfc2_2_wrapper/thrd2intrfc2_2_wrapper.ngc" ...

Applying constraints in "thrd2intrfc2_2_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../thrd2intrfc2_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../thrd2intrfc2_2_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1332 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_0_wrapper/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1349 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_icon_0_wrapper/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_1_wrapper INSTANCE:chipscope_ila_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1361 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_1_wrapper.ngc
../chipscope_ila_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_1_wrapper/chipscope_ila_1_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_1_wrapper/chipscope_ila_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_1_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_2_wrapper INSTANCE:chipscope_ila_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1378 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_2_wrapper.ngc
../chipscope_ila_2_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_2_wrapper/chipscope_ila_2_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_2_wrapper/chipscope_ila_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_2_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_3_wrapper INSTANCE:chipscope_ila_3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1395 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_ila_3_wrapper.ngc
../chipscope_ila_3_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_3_wrapper/chipscope_ila_3_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_ila_3_wrapper/chipscope_ila_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_3_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_plbv46_iba_0_wrapper INSTANCE:chipscope_plbv46_iba_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1412 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_plbv46_iba_0_wrapper.ngc
../chipscope_plbv46_iba_0_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_plbv46_iba_0_wrapper/chipscope_plbv46_iba_0_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_plbv46_iba_0_wrapper/chipscope_plbv46_iba_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_plbv46_iba_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_plbv46_iba_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_plbv46_iba_1_wrapper INSTANCE:chipscope_plbv46_iba_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1423 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. chipscope_plbv46_iba_1_wrapper.ngc
../chipscope_plbv46_iba_1_wrapper.ngc

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_plbv46_iba_1_wrapper/chipscope_plbv46_iba_1_wrapper.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/chipscope_plbv46_iba_1_wrapper/chipscope_plbv46_iba_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_plbv46_iba_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_plbv46_iba_1_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 1412.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
Release 12.3 - ngcbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/synthesi
s/system.ngc" ...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/clock_generator0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/main_bus_wrapper.ngc"...
Loading design module "../implementation/microblaze0_wrapper.ngc"...
Loading design module "../implementation/ilmb0_wrapper.ngc"...
Loading design module "../implementation/dlmb0_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr0_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr0_wrapper.ngc"...
Loading design module "../implementation/group1_bus_wrapper.ngc"...
Loading design module "../implementation/group1_main_bridge_wrapper.ngc"...
Loading design module "../implementation/microblaze1_wrapper.ngc"...
Loading design module "../implementation/hw_thvadd_1_wrapper.ngc"...
Loading design module "../implementation/mb2thrd1_0_wrapper.ngc"...
Loading design module "../implementation/mb2thrd1_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb1_0_wrapper.ngc"...
Loading design module "../implementation/thrd2mb1_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb1_2_wrapper.ngc"...
Loading design module "../implementation/ilmb1_wrapper.ngc"...
Loading design module "../implementation/dlmb1_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module "../implementation/group2_bus_wrapper.ngc"...
Loading design module "../implementation/group2_main_bridge_wrapper.ngc"...
Loading design module "../implementation/microblaze2_wrapper.ngc"...
Loading design module "../implementation/hw_acc_two_1_wrapper.ngc"...
Loading design module "../implementation/mb2thrd2_0_wrapper.ngc"...
Loading design module "../implementation/mb2thrd2_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb2_0_wrapper.ngc"...
Loading design module "../implementation/thrd2mb2_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb2_2_wrapper.ngc"...
Loading design module "../implementation/ilmb2_wrapper.ngc"...
Loading design module "../implementation/dlmb2_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr2_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr2_wrapper.ngc"...
Loading design module "../implementation/group3_bus_wrapper.ngc"...
Loading design module "../implementation/group3_main_bridge_wrapper.ngc"...
Loading design module "../implementation/microblaze3_wrapper.ngc"...
Loading design module "../implementation/hw_thcrc_1_wrapper.ngc"...
Loading design module "../implementation/mb2thrd3_0_wrapper.ngc"...
Loading design module "../implementation/mb2thrd3_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb3_0_wrapper.ngc"...
Loading design module "../implementation/thrd2mb3_1_wrapper.ngc"...
Loading design module "../implementation/thrd2mb3_2_wrapper.ngc"...
Loading design module "../implementation/ilmb3_wrapper.ngc"...
Loading design module "../implementation/dlmb3_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr3_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr3_wrapper.ngc"...
Loading design module "../implementation/vhwti_bus1_wrapper.ngc"...
Loading design module "../implementation/main_vhwti_bridge1_wrapper.ngc"...
Loading design module "../implementation/vhwti_local_cntlr1_wrapper.ngc"...
Loading design module "../implementation/vhwti_global_cntlr1_wrapper.ngc"...
Loading design module "../implementation/vhwti_local_cntlr2_wrapper.ngc"...
Loading design module "../implementation/vhwti_global_cntlr2_wrapper.ngc"...
Loading design module "../implementation/vhwti_local_cntlr3_wrapper.ngc"...
Loading design module "../implementation/vhwti_global_cntlr3_wrapper.ngc"...
Loading design module "../implementation/core_main_bridge_wrapper.ngc"...
Loading design module "../implementation/main_core_bridge_wrapper.ngc"...
Loading design module "../implementation/core_bus_wrapper.ngc"...
Loading design module "../implementation/cond_vars_wrapper.ngc"...
Loading design module "../implementation/scheduler_wrapper.ngc"...
Loading design module "../implementation/thread_manager_wrapper.ngc"...
Loading design module "../implementation/sync_manager_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"../implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module "../implementation/plb_hthreads_timer_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/mpmc_0_wrapper.ngc"...
Loading design module "../implementation/xps_central_dma_0_wrapper.ngc"...
Loading design module "../implementation/hwti_bus_wrapper.ngc"...
Loading design module "../implementation/main_hwti_bridge_0_wrapper.ngc"...
Loading design module "../implementation/hwti_main_bridge_0_wrapper.ngc"...
Loading design module "../implementation/opb_hwti_0_wrapper.ngc"...
Loading design module "../implementation/hw_thvadd_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd0_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd0_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc0_0_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc0_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc0_2_wrapper.ngc"...
Loading design module "../implementation/opb_hwti_1_wrapper.ngc"...
Loading design module "../implementation/hw_acc_two_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd1_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd1_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc1_0_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc1_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc1_2_wrapper.ngc"...
Loading design module "../implementation/opb_hwti_2_wrapper.ngc"...
Loading design module "../implementation/hw_thcrc_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd2_0_wrapper.ngc"...
Loading design module "../implementation/intrfc2thrd2_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc2_0_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc2_1_wrapper.ngc"...
Loading design module "../implementation/thrd2intrfc2_2_wrapper.ngc"...
Loading design module "../implementation/bramub1_cntlr_wrapper.ngc"...
Loading design module "../implementation/bramub1_cntlr_main_wrapper.ngc"...
Loading design module "../implementation/bramub2_cntlr_wrapper.ngc"...
Loading design module "../implementation/bramub2_cntlr_main_wrapper.ngc"...
Loading design module "../implementation/bramub3_cntlr_wrapper.ngc"...
Loading design module "../implementation/bramub3_cntlr_main_wrapper.ngc"...
Loading design module "../implementation/bramopb_cntlr_wrapper.ngc"...
Loading design module "../implementation/bramopb_cntlr_main_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_1_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_2_wrapper.ngc"...
Loading design module "../implementation/chipscope_ila_3_wrapper.ngc"...
Loading design module "../implementation/chipscope_plbv46_iba_0_wrapper.ngc"...
Loading design module "../implementation/chipscope_plbv46_iba_1_wrapper.ngc"...
Loading design module "../implementation/host_bram0_wrapper.ngc"...
Loading design module "../implementation/lmb_bram1_wrapper.ngc"...
Loading design module "../implementation/lmb_bram2_wrapper.ngc"...
Loading design module "../implementation/lmb_bram3_wrapper.ngc"...
Loading design module "../implementation/vhwti_bram1_wrapper.ngc"...
Loading design module "../implementation/vhwti_bram2_wrapper.ngc"...
Loading design module "../implementation/vhwti_bram3_wrapper.ngc"...
Loading design module "../implementation/chipscope_icon_0_wrapper.ngc"...
Loading design module "../implementation/bramub1_wrapper.ngc"...
Loading design module "../implementation/bramub2_wrapper.ngc"...
Loading design module "../implementation/bramub3_wrapper.ngc"...
Loading design module "../implementation/bramopb_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/12.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation 

Using Flow File:
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/fpga.flw 
Using Option File(s): 
 /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implement
ation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/implemen
tation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin *
   0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator0_clock_generator0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin *
   2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSO
   P_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group1_main_bridge/group1_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_E
   RROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSO
   P_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group2_main_bridge/group2_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_E
   RROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[3].GEN_USER_CE.GEN_ALL_CEs[18].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSO
   P_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'group3_main_bridge/group3_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_E
   RROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DE
   CODER/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_
   FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSO
   P_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_vhwti_bridge1/main_vhwti_bridge1/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_E
   RROR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'vhwti_global_cntlr1/vhwti_global_cntlr1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'vhwti_global_cntlr2/vhwti_global_cntlr2/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'vhwti_global_cntlr3/vhwti_global_cntlr3/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[2].GEN_USER_CE.GEN_ALL_CEs[17].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'core_main_bridge/core_main_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE2_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[1].GEN_USER_CE.GEN_ALL_CEs[16].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[15].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[14].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[13].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[12].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[11].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[10].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[9].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[8].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[7].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[6].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[5].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[4].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[3].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[2].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[1].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_WRCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_RDCE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_CE_ASSIGNMENTS[0].GEN_INTRPT_CE.GEN_ALL_CEs[0].I_BKend_CE_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/MEM_DECODE_GEN[0].I_BKend_CS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[5].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/I_DECODE
   R/GEN_S_H_ADDR_REG[4].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST
   _MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_RDSOP_RE
   G' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_core_bridge/main_core_bridge/X_PLBV46_MASTER/I_RD_WR_CONTROL/I_MD_ERROR
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[5].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[5].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[5].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[5].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[6].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[6].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[6].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[6].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[7].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[7].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[7].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[7].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mp
   mc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_br
   ams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[5].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[5].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[5].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[5].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[6].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[6].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[6].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[6].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[7].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[7].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[7].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[7].gen_fifos.m
   pmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_b
   rams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'main_hwti_bridge_0/main_hwti_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_
   I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'hwti_main_bridge_0/hwti_main_bridge_0/x_plbv46_master_burst/I_RD_WR_CONTROL/
   I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_0/opb_hwti_0/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_1/opb_hwti_1/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_
   MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GE
   N[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_hwti_2/opb_hwti_2/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SI
   ZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bramub1_cntlr_main/bramub1_cntlr_main/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_AT
   TACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bramub2_cntlr_main/bramub2_cntlr_main/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_AT
   TACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bramub3_cntlr_main/bramub3_cntlr_main/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_AT
   TACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'bramopb_cntlr_main/bramopb_cntlr_main/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_AT
   TACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 540

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mcount_G
   EN_FAST_MODE_BURSTXFER.data_cycle_cnt_vect_xor<4>1_f7" and its I1 input
   driver
   "main_core_bridge/main_core_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/Mmux_GEN
   _FAST_MODE_BURSTXFER.be_burst_size21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 12 secs 
Total CPU  time at the beginning of Placer: 2 mins 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5319e7b7) REAL time: 2 mins 29 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5319e7b7) REAL time: 2 mins 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:40161b0a) REAL time: 2 mins 38 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:40161b0a) REAL time: 2 mins 38 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

.....


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 1 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 1/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    8   |    0   |   210 |     8 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   641 |    25 |     0 |   0  |   0  |  0  |   0  | "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 7 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" driven by "BUFIODQS_X1Y12"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt" LOC
= "BUFIODQS_X1Y12" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" driven by "BUFIODQS_X2Y15"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt" LOC
= "BUFIODQS_X2Y15" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" driven by "BUFIODQS_X2Y12"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" driven by "BUFIODQS_X2Y14"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt" LOC
= "BUFIODQS_X2Y14" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync" LOC
= "BUFR_X2Y6" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" driven by "BUFR_X1Y6"
INST "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync" LOC
= "BUFR_X1Y6" ;
NET "mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" TNM_NET =
"TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
TIMEGRP "TN_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" AREA_GROUP =
"CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
AREA_GROUP "CLKAG_mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" RANGE = CLOCKREGION_X0Y3,
CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:aa51795d) REAL time: 3 mins 20 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:aa51795d) REAL time: 3 mins 20 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:aa51795d) REAL time: 3 mins 20 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:aa51795d) REAL time: 3 mins 21 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:aa51795d) REAL time: 3 mins 22 secs 

Phase 10.8  Global Placement
..............................
......................................................................
........................................................................
................................................
.......................................
Phase 10.8  Global Placement (Checksum:7f25b959) REAL time: 7 mins 22 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:7f25b959) REAL time: 7 mins 26 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:c863264) REAL time: 9 mins 37 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:c863264) REAL time: 9 mins 38 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:d298e842) REAL time: 9 mins 40 secs 

Total REAL time to Placer completion: 9 mins 45 secs 
Total CPU  time to Placer completion: 9 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  108
Slice Logic Utilization:
  Number of Slice Registers:                28,531 out of 301,440    9%
    Number used as Flip Flops:              28,358
    Number used as Latches:                      8
    Number used as Latch-thrus:                157
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                     42,166 out of 150,720   27%
    Number used as logic:                   37,863 out of 150,720   25%
      Number using O6 output only:          29,076
      Number using O5 output only:           2,231
      Number using O5 and O6:                6,556
      Number used as ROM:                        0
    Number used as Memory:                   3,132 out of  58,400    5%
      Number used as Dual Port RAM:            524
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                512
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,608
        Number using O6 output only:         2,308
        Number using O5 output only:             8
        Number using O5 and O6:                292
    Number used exclusively as route-thrus:  1,171
      Number with same-slice register load:    963
      Number with same-slice carry load:       199
      Number with other load:                    9

Slice Logic Distribution:
  Number of occupied Slices:                15,839 out of  37,680   42%
  Number of LUT Flip Flop pairs used:       49,484
    Number with an unused Flip Flop:        23,678 out of  49,484   47%
    Number with an unused LUT:               7,318 out of  49,484   14%
    Number of fully used LUT-FF pairs:      18,488 out of  49,484   37%
    Number of unique control sets:           1,924
    Number of slice register sites lost
      to control set restrictions:           7,794 out of 301,440    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     600   12%
    Number of LOCed IOBs:                       74 out of      74  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                223 out of     416   53%
    Number using RAMB36E1 only:                223
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                34 out of     720    4%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                75 out of     720   10%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFOs:                               0 out of      36    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            9 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:           72
Average Fanout of Non-Clock Nets:                4.19

Peak Memory Usage:  2111 MB
Total REAL time to MAP completion:  10 mins 18 secs 
Total CPU time to MAP completion:   10 mins 16 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - par M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.09 2010-09-15".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                28,531 out of 301,440    9%
    Number used as Flip Flops:              28,358
    Number used as Latches:                      8
    Number used as Latch-thrus:                157
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                     42,166 out of 150,720   27%
    Number used as logic:                   37,863 out of 150,720   25%
      Number using O6 output only:          29,076
      Number using O5 output only:           2,231
      Number using O5 and O6:                6,556
      Number used as ROM:                        0
    Number used as Memory:                   3,132 out of  58,400    5%
      Number used as Dual Port RAM:            524
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                512
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,608
        Number using O6 output only:         2,308
        Number using O5 output only:             8
        Number using O5 and O6:                292
    Number used exclusively as route-thrus:  1,171
      Number with same-slice register load:    963
      Number with same-slice carry load:       199
      Number with other load:                    9

Slice Logic Distribution:
  Number of occupied Slices:                15,839 out of  37,680   42%
  Number of LUT Flip Flop pairs used:       49,484
    Number with an unused Flip Flop:        23,678 out of  49,484   47%
    Number with an unused LUT:               7,318 out of  49,484   14%
    Number of fully used LUT-FF pairs:      18,488 out of  49,484   37%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     600   12%
    Number of LOCed IOBs:                       74 out of      74  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                223 out of     416   53%
    Number using RAMB36E1 only:                223
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     832    1%
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                34 out of     720    4%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                75 out of     720   10%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            9 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 52 secs 
Finished initial Timing Analysis.  REAL time: 53 secs 

WARNING:Par:288 - The signal mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb1_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb1_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group1_bus_PLB_wrPrim<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group1_bus_PLB_masterID has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_abus_reg<30> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_abus_reg<31> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal Bramub1_dma_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub1_dma_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub2_dma_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub2_dma_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb2_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb2_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group2_bus_PLB_masterID has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_abus_reg<30> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_abus_reg<31> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal group2_bus_PLB_wrPrim<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub3_dma_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramub3_dma_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr2_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr2_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr3_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vhwti_global_cntlr3_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb0_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb0_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramopb_dma_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Bramopb_dma_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb3_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb3_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 295806 unrouted;      REAL time: 59 secs 

Phase  2  : 242000 unrouted;      REAL time: 1 mins 16 secs 

Phase  3  : 90011 unrouted;      REAL time: 2 mins 14 secs 

Phase  4  : 90015 unrouted; (Setup:0, Hold:26969, Component Switching Limit:0)     REAL time: 2 mins 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:24764, Component Switching Limit:0)     REAL time: 3 mins 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:24764, Component Switching Limit:0)     REAL time: 3 mins 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:24764, Component Switching Limit:0)     REAL time: 3 mins 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:24764, Component Switching Limit:0)     REAL time: 3 mins 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 33 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 51 secs 
Total REAL time to Router completion: 3 mins 51 secs 
Total CPU time to Router completion: 4 mins 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|Bramopb_acc_port_BRA |              |      |      |            |             |
|               M_Clk | BUFGCTRL_X0Y0| No   | 9396 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   | 1738 |  0.419     |  2.007      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|            rsync<0> |  Regional Clk|Yes   |  282 |  0.159     |  0.997      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y31| No   |  307 |  0.296     |  1.876      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze0_mdm_Dbg_ |              |      |      |            |             |
|                 Clk |BUFGCTRL_X0Y30| No   |  208 |  0.325     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|            rsync<1> |  Regional Clk|Yes   |   96 |  0.147     |  1.002      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |  106 |  0.164     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_plbv46_iba |              |      |      |            |             |
|    _1_icon_ctrl<13> |         Local|      |    4 |  0.000     |  0.365      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_plbv46_iba |              |      |      |            |             |
|    _0_icon_ctrl<13> |         Local|      |    4 |  0.000     |  0.596      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_3_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  0.362      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_2_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  1.149      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_1_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  0.621      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  0.225      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   41 |  3.889     |  4.526      |
+---------------------+--------------+------+------+------------+-------------+
|         access_intr |         Local|      |    1 |  0.000     |  1.035      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_231_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.121     |  0.484      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator0/clo |              |      |      |            |             |
|ck_generator0/MMCM0_ |              |      |      |            |             |
|INST/MMCM_ADV_inst_M |              |      |      |            |             |
|            L_NEW_I1 |         Local|      |    3 |  0.000     |  0.987      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator0/clo |              |      |      |            |             |
|ck_generator0/MMCM0_ |              |      |      |            |             |
|INST/MMCM_ADV_inst_M |              |      |      |            |             |
|           L_NEW_OUT |         Local|      |    2 |  0.000     |  0.719      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer0_Interrupt |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.921      |
+---------------------+--------------+------+------+------------+-------------+
|sync_manager/sync_ma |              |      |      |            |             |
|nager/master_logic_i |              |      |      |            |             |
|          /mst_cmplt |         Local|      |    2 |  0.000     |  0.364      |
+---------------------+--------------+------+------+------------+-------------+
|          sched_intr |         Local|      |    1 |  0.000     |  1.515      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|              cpt<3> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|              cpt<2> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|              cpt<0> |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.185      |
+---------------------+--------------+------+------+------------+-------------+
|mpmc_0/mpmc_0/mpmc_c |              |      |      |            |             |
|ore_0/gen_v6_ddr3_ph |              |      |      |            |             |
|y.mpmc_phy_if_0/clk_ |              |      |      |            |             |
|              cpt<1> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    6 |  0.153     |  1.414      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator0_clock_generator0_SIG_ | SETUP       |     0.006ns|     4.994ns|       0|           0
  MMCM0_CLKOUT1 = PERIOD TIMEGRP         "c | HOLD        |     0.000ns|            |       0|           0
  lock_generator0_clock_generator0_SIG_MMCM |             |            |            |        |            
  0_CLKOUT1" TS_sys_clk_pin         HIGH 50 |             |            |            |        |            
  % |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator0_clock_generator0_SIG_ | SETUP       |     0.032ns|     9.968ns|       0|           0
  MMCM0_CLKOUT0 = PERIOD TIMEGRP         "c | HOLD        |     0.008ns|            |       0|           0
  lock_generator0_clock_generator0_SIG_MMCM |             |            |            |        |            
  0_CLKOUT0" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator0_clock_generator0_SIG_ | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  MMCM0_CLKOUT2 = PERIOD TIMEGRP         "c |             |            |            |        |            
  lock_generator0_clock_generator0_SIG_MMCM |             |            |            |        |            
  0_CLKOUT2" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rs | SETUP       |     1.115ns|     3.885ns|       0|           0
  ync" 5 ns HIGH 50% | HOLD        |     0.067ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync_rise_to_fall = MAXDELAY FROM | SETUP       |     2.507ns|     2.493ns|       0|           0
   TIMEGRP "TG_clk_rsync_rise" TO         T | HOLD        |     0.238ns|            |       0|           0
  IMEGRP "TG_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGR | SETUP       |     5.513ns|     4.487ns|       0|           0
  P "TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"     | HOLD        |     0.175ns|            |       0|           0
       10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    11.583ns|     3.417ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.888ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.372ns|     0.628ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.110ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    22.299ns|     7.701ns|       0|           0
  IGH 50% | HOLD        |     0.057ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_ila_2chipscope_ila_2i_chi | MAXDELAY    |    24.170ns|     5.830ns|       0|           0
  pscope_ila_2U0I_NO_DU_ILAU_STATU_DIRTY_LD | HOLD        |     0.591ns|            |       0|           0
  C         = MAXDELAY TO TIMEGRP         " |             |            |            |        |            
  TO_chipscope_ila_2chipscope_ila_2i_chipsc |             |            |            |        |            
  ope_ila_2U0I_NO_DU_ILAU_STATU_DIRTY_LDC"  |             |            |            |        |            
          TS_J_CLK DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_plbv46_iba_0chipscope_plb | MAXDELAY    |    25.971ns|     4.029ns|       0|           0
  v46_iba_0i_chipscope_plbv46_iba_0U0I_NO_D | HOLD        |     0.845ns|            |       0|           0
  U_ILAU_STATU_DIRTY_LDC         = MAXDELAY |             |            |            |        |            
   TO TIMEGRP         "TO_chipscope_plbv46_ |             |            |            |        |            
  iba_0chipscope_plbv46_iba_0i_chipscope_pl |             |            |            |        |            
  bv46_iba_0U0I_NO_DU_ILAU_STATU_DIRTY_LDC" |             |            |            |        |            
           TS_J_CLK DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_ila_0chipscope_ila_0i_chi | MAXDELAY    |    26.033ns|     3.967ns|       0|           0
  pscope_ila_0U0I_NO_DU_ILAU_STATU_DIRTY_LD | HOLD        |     0.669ns|            |       0|           0
  C         = MAXDELAY TO TIMEGRP         " |             |            |            |        |            
  TO_chipscope_ila_0chipscope_ila_0i_chipsc |             |            |            |        |            
  ope_ila_0U0I_NO_DU_ILAU_STATU_DIRTY_LDC"  |             |            |            |        |            
          TS_J_CLK DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_ila_1chipscope_ila_1i_chi | MAXDELAY    |    26.908ns|     3.092ns|       0|           0
  pscope_ila_1U0I_NO_DU_ILAU_STATU_DIRTY_LD | HOLD        |     0.447ns|            |       0|           0
  C         = MAXDELAY TO TIMEGRP         " |             |            |            |        |            
  TO_chipscope_ila_1chipscope_ila_1i_chipsc |             |            |            |        |            
  ope_ila_1U0I_NO_DU_ILAU_STATU_DIRTY_LDC"  |             |            |            |        |            
          TS_J_CLK DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_ila_3chipscope_ila_3i_chi | MAXDELAY    |    27.184ns|     2.816ns|       0|           0
  pscope_ila_3U0I_NO_DU_ILAU_STATU_DIRTY_LD | HOLD        |     0.614ns|            |       0|           0
  C         = MAXDELAY TO TIMEGRP         " |             |            |            |        |            
  TO_chipscope_ila_3chipscope_ila_3i_chipsc |             |            |            |        |            
  ope_ila_3U0I_NO_DU_ILAU_STATU_DIRTY_LDC"  |             |            |            |        |            
          TS_J_CLK DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_chipscope_plbv46_iba_1chipscope_plb | MAXDELAY    |    27.438ns|     2.562ns|       0|           0
  v46_iba_1i_chipscope_plbv46_iba_1U0I_NO_D | HOLD        |     0.518ns|            |       0|           0
  U_ILAU_STATU_DIRTY_LDC         = MAXDELAY |             |            |            |        |            
   TO TIMEGRP         "TO_chipscope_plbv46_ |             |            |            |        |            
  iba_1chipscope_plbv46_iba_1i_chipscope_pl |             |            |            |        |            
  bv46_iba_1U0I_NO_DU_ILAU_STATU_DIRTY_LDC" |             |            |            |        |            
           TS_J_CLK DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.274ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     6.971ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_J_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_J_CLK                       |     30.000ns|      7.701ns|      5.830ns|            0|            0|        14930|           72|
| TS_TO_chipscope_ila_0chipscope|     30.000ns|      3.967ns|          N/A|            0|            0|           12|            0|
| _ila_0i_chipscope_ila_0U0I_NO_|             |             |             |             |             |             |             |
| DU_ILAU_STATU_DIRTY_LDC       |             |             |             |             |             |             |             |
| TS_TO_chipscope_ila_1chipscope|     30.000ns|      3.092ns|          N/A|            0|            0|           12|            0|
| _ila_1i_chipscope_ila_1U0I_NO_|             |             |             |             |             |             |             |
| DU_ILAU_STATU_DIRTY_LDC       |             |             |             |             |             |             |             |
| TS_TO_chipscope_ila_2chipscope|     30.000ns|      5.830ns|          N/A|            0|            0|           12|            0|
| _ila_2i_chipscope_ila_2U0I_NO_|             |             |             |             |             |             |             |
| DU_ILAU_STATU_DIRTY_LDC       |             |             |             |             |             |             |             |
| TS_TO_chipscope_ila_3chipscope|     30.000ns|      2.816ns|          N/A|            0|            0|           12|            0|
| _ila_3i_chipscope_ila_3U0I_NO_|             |             |             |             |             |             |             |
| DU_ILAU_STATU_DIRTY_LDC       |             |             |             |             |             |             |             |
| TS_TO_chipscope_plbv46_iba_0ch|     30.000ns|      4.029ns|          N/A|            0|            0|           12|            0|
| ipscope_plbv46_iba_0i_chipscop|             |             |             |             |             |             |             |
| e_plbv46_iba_0U0I_NO_DU_ILAU_S|             |             |             |             |             |             |             |
| TATU_DIRTY_LDC                |             |             |             |             |             |             |             |
| TS_TO_chipscope_plbv46_iba_1ch|     30.000ns|      2.562ns|          N/A|            0|            0|           12|            0|
| ipscope_plbv46_iba_1i_chipscop|             |             |             |             |             |             |             |
| e_plbv46_iba_1U0I_NO_DU_ILAU_S|             |             |             |             |             |             |             |
| TATU_DIRTY_LDC                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.994ns|            0|            0|            0|      4589352|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator0_clock_gene|      5.000ns|      4.994ns|          N/A|            0|            0|        44131|            0|
| rator0_SIG_MMCM0_CLKOUT1      |             |             |             |             |             |             |             |
| TS_clock_generator0_clock_gene|     10.000ns|      9.968ns|          N/A|            0|            0|      4545221|            0|
| rator0_SIG_MMCM0_CLKOUT0      |             |             |             |             |             |             |             |
| TS_clock_generator0_clock_gene|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| rator0_SIG_MMCM0_CLKOUT2      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 98 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 7 secs 
Total CPU time to PAR completion: 4 mins 22 secs 

Peak Memory Usage:  1981 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 100
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.3 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.09 2010-09-15, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 4620500 paths, 0 nets, and 235733 connections

Design statistics:
   Minimum period:   9.968ns (Maximum frequency: 100.321MHz)
   Maximum path delay from/to any node:   5.830ns


Analysis completed Fri Oct 11 17:12:17 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 15 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.3 - Bitgen M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.3/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/:/opt/Xilinx/12.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Fri Oct 11 17:12:36 2013


INFO:Data2MEM:100 - BRAM 'host_bram0/host_bram0/ramb36e1_0' at 'RAMB36_X5Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'host_bram0/host_bram0/ramb36e1_1' at 'RAMB36_X5Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'host_bram0/host_bram0/ramb36e1_2' at 'RAMB36_X4Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'host_bram0/host_bram0/ramb36e1_3' at 'RAMB36_X4Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_0' at 'RAMB36_X3Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_1' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_2' at 'RAMB36_X2Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_3' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_0' at 'RAMB36_X5Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_1' at 'RAMB36_X4Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_2' at 'RAMB36_X4Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_3' at 'RAMB36_X4Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_0' at 'RAMB36_X5Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_1' at 'RAMB36_X4Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_2' at 'RAMB36_X4Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_3' at 'RAMB36_X4Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_0' at 'RAMB36_X3Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_1' at 'RAMB36_X3Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_2' at 'RAMB36_X5Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_3' at 'RAMB36_X5Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_4' at 'RAMB36_X3Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_5' at 'RAMB36_X3Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_6' at 'RAMB36_X4Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_7' at 'RAMB36_X4Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_8' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_9' at 'RAMB36_X4Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_10' at 'RAMB36_X6Y21' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_11' at 'RAMB36_X6Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_12' at 'RAMB36_X5Y22' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_13' at 'RAMB36_X4Y23' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_14' at 'RAMB36_X5Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramopb/bramopb/ramb36e1_15' at 'RAMB36_X4Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_0' at 'RAMB36_X0Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_1' at 'RAMB36_X0Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_2' at 'RAMB36_X0Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_3' at 'RAMB36_X0Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_4' at 'RAMB36_X0Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_5' at 'RAMB36_X0Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_6' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_7' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_8' at 'RAMB36_X3Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_9' at 'RAMB36_X3Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_10' at 'RAMB36_X3Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_11' at 'RAMB36_X3Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_12' at 'RAMB36_X3Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_13' at 'RAMB36_X2Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_14' at 'RAMB36_X2Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_15' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_0' at 'RAMB36_X3Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_1' at 'RAMB36_X2Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_2' at 'RAMB36_X1Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_3' at 'RAMB36_X2Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_4' at 'RAMB36_X2Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_5' at 'RAMB36_X3Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_6' at 'RAMB36_X4Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_7' at 'RAMB36_X3Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_8' at 'RAMB36_X3Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_9' at 'RAMB36_X3Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_10' at 'RAMB36_X0Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_11' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_12' at 'RAMB36_X0Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_13' at 'RAMB36_X1Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_14' at 'RAMB36_X0Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_15' at 'RAMB36_X2Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_0' at 'RAMB36_X2Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_1' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_2' at 'RAMB36_X2Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_3' at 'RAMB36_X3Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_4' at 'RAMB36_X3Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_5' at 'RAMB36_X3Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_6' at 'RAMB36_X4Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_7' at 'RAMB36_X4Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_8' at 'RAMB36_X3Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_9' at 'RAMB36_X3Y4' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_10' at 'RAMB36_X3Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_11' at 'RAMB36_X3Y3' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_12' at 'RAMB36_X4Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_13' at 'RAMB36_X4Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_14' at 'RAMB36_X4Y8' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_15' at 'RAMB36_X4Y7' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram1/lmb_bram1/ramb36e1_0' at 'RAMB36_X1Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram1/lmb_bram1/ramb36e1_1' at 'RAMB36_X2Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram1/lmb_bram1/ramb36e1_2' at 'RAMB36_X1Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram1/lmb_bram1/ramb36e1_3' at 'RAMB36_X2Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_0' at 'RAMB36_X3Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_1' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_2' at 'RAMB36_X2Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram1/vhwti_bram1/ramb36e1_3' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_0' at 'RAMB36_X0Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_1' at 'RAMB36_X0Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_2' at 'RAMB36_X0Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_3' at 'RAMB36_X0Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_4' at 'RAMB36_X0Y19' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_5' at 'RAMB36_X0Y18' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_6' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_7' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_8' at 'RAMB36_X3Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_9' at 'RAMB36_X3Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_10' at 'RAMB36_X3Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_11' at 'RAMB36_X3Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_12' at 'RAMB36_X3Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_13' at 'RAMB36_X2Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_14' at 'RAMB36_X2Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub1/bramub1/ramb36e1_15' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_0' at 'RAMB36_X1Y43' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_1' at 'RAMB36_X0Y40' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_2' at 'RAMB36_X3Y46' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_3' at 'RAMB36_X3Y43' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_4' at 'RAMB36_X1Y41' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_5' at 'RAMB36_X1Y44' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_6' at 'RAMB36_X3Y47' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_7' at 'RAMB36_X3Y45' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_8' at 'RAMB36_X7Y39' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_9' at 'RAMB36_X8Y40' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_10' at 'RAMB36_X7Y40' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_11' at 'RAMB36_X7Y41' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_12' at 'RAMB36_X3Y44' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_13' at 'RAMB36_X2Y44' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_14' at 'RAMB36_X3Y42' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_15' at 'RAMB36_X2Y43' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_16' at 'RAMB36_X3Y40' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_17' at 'RAMB36_X2Y40' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_18' at 'RAMB36_X3Y41' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_19' at 'RAMB36_X2Y42' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_20' at 'RAMB36_X5Y37' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_21' at 'RAMB36_X3Y39' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_22' at 'RAMB36_X3Y37' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_23' at 'RAMB36_X3Y38' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_24' at 'RAMB36_X1Y39' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_25' at 'RAMB36_X1Y42' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_26' at 'RAMB36_X2Y41' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_27' at 'RAMB36_X1Y40' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_28' at 'RAMB36_X2Y39' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_29' at 'RAMB36_X1Y38' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_30' at 'RAMB36_X2Y38' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram2/lmb_bram2/ramb36e1_31' at 'RAMB36_X2Y37' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_0' at 'RAMB36_X5Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_1' at 'RAMB36_X4Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_2' at 'RAMB36_X4Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram2/vhwti_bram2/ramb36e1_3' at 'RAMB36_X4Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_0' at 'RAMB36_X3Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_1' at 'RAMB36_X2Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_2' at 'RAMB36_X1Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_3' at 'RAMB36_X2Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_4' at 'RAMB36_X2Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_5' at 'RAMB36_X3Y28' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_6' at 'RAMB36_X4Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_7' at 'RAMB36_X3Y29' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_8' at 'RAMB36_X3Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_9' at 'RAMB36_X3Y27' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_10' at 'RAMB36_X0Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_11' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_12' at 'RAMB36_X0Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_13' at 'RAMB36_X1Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_14' at 'RAMB36_X0Y26' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub2/bramub2/ramb36e1_15' at 'RAMB36_X2Y25' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram3/lmb_bram3/ramb36e1_0' at 'RAMB36_X5Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram3/lmb_bram3/ramb36e1_1' at 'RAMB36_X5Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram3/lmb_bram3/ramb36e1_2' at 'RAMB36_X6Y14' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'lmb_bram3/lmb_bram3/ramb36e1_3' at 'RAMB36_X6Y13' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_0' at 'RAMB36_X5Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_1' at 'RAMB36_X4Y17' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_2' at 'RAMB36_X4Y15' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'vhwti_bram3/vhwti_bram3/ramb36e1_3' at 'RAMB36_X4Y16' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_0' at 'RAMB36_X2Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_1' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_2' at 'RAMB36_X2Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_3' at 'RAMB36_X3Y10' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_4' at 'RAMB36_X3Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_5' at 'RAMB36_X3Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_6' at 'RAMB36_X4Y11' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_7' at 'RAMB36_X4Y12' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_8' at 'RAMB36_X3Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_9' at 'RAMB36_X3Y4' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_10' at 'RAMB36_X3Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_11' at 'RAMB36_X3Y3' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_12' at 'RAMB36_X4Y5' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_13' at 'RAMB36_X4Y6' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_14' at 'RAMB36_X4Y8' location successfully updated with design data.


INFO:Data2MEM:100 - BRAM 'bramub3/bramub3/ramb36e1_15' at 'RAMB36_X4Y7' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_plbv46_iba_1_icon_ctrl<13> is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_plbv46_iba_0_icon_ctrl<13> is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_3_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_2_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_1_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net access_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sched_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq
   s[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq
   s[1].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq
   s[2].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mpmc_0/mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq
   s[3].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb1_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb1_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze1/microblaze1/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <group1_bus_PLB_wrPrim<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <group1_bus_PLB_masterID> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_
   abus_reg<30>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <group1_main_bridge/group1_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_
   abus_reg<31>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <Bramub1_dma_port_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub1_dma_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub2_dma_port_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub2_dma_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb2_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb2_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze2/microblaze2/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <group2_bus_PLB_masterID> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_
   abus_reg<30>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <group2_main_bridge/group2_main_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_
   abus_reg<31>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <group2_bus_PLB_wrPrim<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub3_dma_port_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramub3_dma_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr2_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr2_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr3_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <vhwti_global_cntlr3_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb0_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb0_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramopb_dma_port_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <Bramopb_dma_port_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze0/microblaze0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb3_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb3_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze3/microblaze3/Performance.Data_Flow_I/Register_File_I/Using_LUT6.A
   ll_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator0/clock_generator0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT pins
   that do not drive the same kind of BUFFER load. Routing from the different
   buffer types will not be phase aligned. 
DRC detected 0 errors and 107 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6vlx240tff1156-1 -lp /home/abazar63/hthread/src/hardware/  -msg __xps/ise/xmsgprops.lst     system.mss
libgen
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6vlx240tff1156-1 -lp
/home/abazar63/hthread/src/hardware/ -msg __xps/ise/xmsgprops.lst system.mss 

Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
</opt/Xilinx/12.3/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
Release 12.3 - psf2Edward EDK_MS3.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hvm_core_v1_00_a/data
   /hvm_core_v2_1_0.mpd line 7  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_SynchManager_v1_0
   0_c/data/opb_SynchManager_v2_1_0.mpd line 22  is deprecated. Please use
   Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 22  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "ARCH_SUPPORT" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/util_intr_split_v1_00
   _a/data/util_intr_split_v2_1_0.mpd line 26  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/util_intr_split_v1_00
   _a/data/util_intr_split_v2_1_0.mpd line 28  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/opb_ac97_v1_00_a
   /data/opb_ac97_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/opb_ac97_v2_00_a
   /data/opb_ac97_v2_1_0.mpd line 18  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2137 - Peripheral bramopb_cntlr is not accessible from any processor
   in the system. Check Bus Interface connections and address parameters. 

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 27 - 8 master(s) : 14 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 66 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 73 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group1_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 110 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 182 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 190 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 198 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 206 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 214 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 222 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 229 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group2_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 263 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 335 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 343 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 351 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 359 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 367 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 375 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 382 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:group3_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 416 - 2 master(s) : 3 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 485 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:mb2thrd3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 493 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 501 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 509 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2mb3_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 517 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 525 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb3 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 532 - 1 master(s) : 1 slave(s)
IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 567 - 1 master(s) : 3 slave(s)
IPNAME:plb_v46 INSTANCE:core_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 697 - 4 master(s) : 6 slave(s)
IPNAME:opb_v20 INSTANCE:hwti_bus -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 972 - 4 master(s) : 5 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1039 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1047 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1055 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1063 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc0_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1071 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1111 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1119 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1127 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1135 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc1_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1143 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1180 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:intrfc2thrd2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1188 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_0 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1196 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_1 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1204 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:thrd2intrfc2_2 -
/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system.mh
s line 1212 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb0_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb0_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb0_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb0_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb0_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb0_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb1_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb1_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb1_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb2_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb2_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb2_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb2_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb2_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb2_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb3_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb3_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb3_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb3_LMB_Wait -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb3_LMB_CE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb3_LMB_UE -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:Bus_Error_Det CONNECTOR:group1_bus_Bus_Error_Det -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 149 - No driver found.
   Port will be driven to GND!
WARNING:EDK:2098 - PORT:Bus_Error_Det CONNECTOR:group2_bus_Bus_Error_Det -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 149 - No driver found.
   Port will be driven to GND!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb1_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd1_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb1_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd1_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb1_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_value CONNECTOR:Tintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 49 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_function CONNECTOR:Tintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 50 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_address CONNECTOR:Tthrd2intrfc_address -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 52 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_value CONNECTOR:Tthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 53 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thvadd_v1_00_a/dat
   a/hw_thvadd_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_two_v1_00_a/da
   ta/hw_acc_two_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:Ttimer CONNECTOR:Ttimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 56 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb2_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd2_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb2_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd2_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb2_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:thrd2mb3_0_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 615 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:mb2thrd3_0_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 620 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_S_CLK CONNECTOR:thrd2mb3_1_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 625 - floating connection!
WARNING:EDK:2099 - PORT:FSL1_M_CLK CONNECTOR:mb2thrd3_1_FSL_M_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 630 - floating connection!
WARNING:EDK:2099 - PORT:FSL2_S_CLK CONNECTOR:thrd2mb3_2_FSL_S_Clk -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 635 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_goWait CONNECTOR:Tintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 51 - floating connection!
WARNING:EDK:2099 - PORT:Tintrfc2thrd_goWait CONNECTOR:Tintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 51 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_function CONNECTOR:Tthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 54 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_function CONNECTOR:Tthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 54 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_opcode CONNECTOR:Tthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 55 - floating connection!
WARNING:EDK:2099 - PORT:Tthrd2intrfc_opcode CONNECTOR:Tthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_thcrc_v1_00_a/data
   /hw_thcrc_v2_1_0.mpd line 55 - floating connection!
WARNING:EDK:2099 - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 763 - floating connection!
WARNING:EDK:2099 - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 765 - floating connection!
WARNING:EDK:2099 - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/system
   .mhs line 799 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_value CONNECTOR:OPBintrfc2thrd_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 112 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_function
   CONNECTOR:OPBintrfc2thrd_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 113 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBintrfc2thrd_goWait CONNECTOR:OPBintrfc2thrd_goWait -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 114 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_address CONNECTOR:OPBthrd2intrfc_address
   -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 115 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_value CONNECTOR:OPBthrd2intrfc_value -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 116 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_function
   CONNECTOR:OPBthrd2intrfc_function -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 117 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBthrd2intrfc_opcode CONNECTOR:OPBthrd2intrfc_opcode -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 118 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBtimer CONNECTOR:OPBtimer -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 119 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_ABus CONNECTOR:OPBM_ABus -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 121 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_request CONNECTOR:OPBM_request -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 122 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_MGrant CONNECTOR:OPBM_MGrant -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 123 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_xferAck CONNECTOR:OPBM_xferAck -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 124 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!
WARNING:EDK:2099 - PORT:OPBM_select CONNECTOR:OPBM_select -
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 125 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.

-- Generating libraries for processor: microblaze0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling uartlite
Compiling mpmc
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.

-- Generating libraries for processor: microblaze1 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling uartlite
Compiling mpmc
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.

-- Generating libraries for processor: microblaze2 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling uartlite
Compiling mpmc
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.

-- Generating libraries for processor: microblaze3 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling uartlite
Compiling mpmc
Compiling dmacentral
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.
mb-gcc -O2 CoreTest.c  -o CoreTest/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a   -g    -I./microblaze0/include/  -L./microblaze0/lib/  \
	  
mb-size CoreTest/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   7262	    356	   1064	   8682	   21ea	CoreTest/executable.elf

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT0/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a   -g    -I./microblaze1/include/  -Imy_sw/  -L./microblaze1/lib/  \
	  
mb-size MB_HWT0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2278	    296	   1064	   3638	    e36	MB_HWT0/executable.elf

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a   -g    -I./microblaze2/include/  -Imy_sw/  -L./microblaze2/lib/  \
	  
mb-size MB_HWT1/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2278	    296	   1064	   3638	    e36	MB_HWT1/executable.elf

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \
	    -mxl-soft-mul -mxl-barrel-shift -mcpu=v8.00.a   -g    -I./microblaze3/include/  -Imy_sw/  -L./microblaze3/lib/  \
	  
mb-size MB_HWT2/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2278	    296	   1064	   3638	    e36	MB_HWT2/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6vlx240tff1156-1 system.mhs -lp /home/abazar63/hthread/src/hardware/  -pe microblaze0 CoreTest/executable.elf  -pe microblaze1 MB_HWT0/executable.elf  -pe microblaze2 MB_HWT1/executable.elf  -pe microblaze3 MB_HWT2/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/opb_hwti_v3_00_a/data
   /opb_hwti_v2_1_0.mpd line 22  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   virtex6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   mpmc_0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_USE_MIG_V6_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value
   to 37500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX
   value to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value
   to 50625
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value
   to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value
   to 13130
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value
   to 110000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value
   to 7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 400.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 533.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 284 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 297 - tcl is overriding PARAMETER C_MEM_BANKADDR_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 300 - tcl is overriding PARAMETER C_MEM_DM_WIDTH value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 301 - tcl is overriding PARAMETER C_MEM_DQS_WIDTH value
   to 4

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2thrd3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2mb3_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc0_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc1_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   intrfc2thrd2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   thrd2intrfc2_2:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze0
  (0000000000-0x00003fff) dlmb_cntlr0	dlmb0
  (0000000000-0x00003fff) ilmb_cntlr0	ilmb0
  (0x11000000-0x1103ffff) thread_manager	main_bus->main_core_bridge->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->main_core_bridge->core_bus
  (0x15040000-0x1504ffff) xps_intc_0	main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) main_core_bridge	main_bus
  (0x63000000-0x6300ffff) opb_hwti_0	main_bus->main_hwti_bridge_0->hwti_bus
  (0x63010000-0x6301ffff) opb_hwti_1	main_bus->main_hwti_bridge_0->hwti_bus
  (0x63020000-0x6302ffff) opb_hwti_2	main_bus->main_hwti_bridge_0->hwti_bus
  (0x70030000-0x7003ffff) main_core_bridge	main_bus
  (0x70040000-0x7004ffff) main_vhwti_bridge1	main_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) mdm_0	main_bus
  (0x84050000-0x8405ffff) xps_central_dma_0	main_bus
  (0x840a0000-0x840affff) plb_hthreads_timer_0	main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	main_bus
  (0x84200000-0x8420ffff) plb_hthread_reset_core_0	main_bus
  (0xa0000000-0xafffffff) mpmc_0	main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze0_IXCL
  (0xc0000000-0xc0003fff)
vhwti_global_cntlr1	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0010000-0xc0013fff)
vhwti_global_cntlr2	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0020000-0xc0023fff)
vhwti_global_cntlr3	main_bus->main_vhwti_bridge1->vhwti_bus1
  (0xc0000000-0xc007ffff) main_vhwti_bridge1	main_bus
  (0xe0000000-0xe000ffff) bramopb_cntlr_main	main_bus
  (0xe0010000-0xe001ffff) bramub1_cntlr_main	main_bus
  (0xe0020000-0xe002ffff) bramub2_cntlr_main	main_bus
  (0xe0030000-0xe003ffff) bramub3_cntlr_main	main_bus
Address Map for Processor microblaze1
  (0000000000-0x00003fff) dlmb_cntlr1	dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	ilmb1
  (0x11000000-0x1103ffff)
thread_manager	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group1_bus->group1_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group1_main_bridge	group1_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group1_bus->group1_main_bridge->main_bus
  (0x70000000-0x7000ffff) group1_main_bridge	group1_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group1_bus->group1_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group1_bus->group1_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group1_bus->group1_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group1_bus->group1_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group1_bus->group1_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group1_bus->group1_main_bridge->main_bus
  (0x84000000-0x84ffffff) group1_main_bridge	group1_bus
  (0xa0000000-0xafffffff) group1_main_bridge	group1_bus
  (0xa0000000-0xafffffff) mpmc_0	group1_bus->group1_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze1_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr1	group1_bus
  (0xe0010000-0xe001ffff) bramub1_cntlr	group1_bus
Address Map for Processor microblaze2
  (0000000000-0x0001ffff) dlmb_cntlr2	dlmb2
  (0000000000-0x0001ffff) ilmb_cntlr2	ilmb2
  (0x11000000-0x1103ffff)
thread_manager	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group2_bus->group2_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group2_main_bridge	group2_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group2_bus->group2_main_bridge->main_bus
  (0x70000000-0x7000ffff) group2_main_bridge	group2_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group2_bus->group2_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group2_bus->group2_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group2_bus->group2_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group2_bus->group2_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group2_bus->group2_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group2_bus->group2_main_bridge->main_bus
  (0x84000000-0x84ffffff) group2_main_bridge	group2_bus
  (0xa0000000-0xafffffff) group2_main_bridge	group2_bus
  (0xa0000000-0xafffffff) mpmc_0	group2_bus->group2_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze2_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr2	group2_bus
  (0xe0020000-0xe002ffff) bramub2_cntlr	group2_bus
Address Map for Processor microblaze3
  (0000000000-0x00003fff) dlmb_cntlr3	dlmb3
  (0000000000-0x00003fff) ilmb_cntlr3	ilmb3
  (0x11000000-0x1103ffff)
thread_manager	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_
bus
  (0x11100000-0x1117ffff)
cond_vars	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x12000000-0x12ffffff)
scheduler	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x13000000-0x13ffffff)
sync_manager	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bu
s
  (0x15040000-0x1504ffff)
xps_intc_0	group3_bus->group3_main_bridge->main_bus->main_core_bridge->core_bus
  (0x10000000-0x17ffffff) group3_main_bridge	group3_bus
  (0x10000000-0x17ffffff)
main_core_bridge	group3_bus->group3_main_bridge->main_bus
  (0x70000000-0x7000ffff) group3_main_bridge	group3_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group3_bus->group3_main_bridge->main_bus
  (0x84010000-0x8401ffff) mdm_0	group3_bus->group3_main_bridge->main_bus
  (0x84050000-0x8405ffff)
xps_central_dma_0	group3_bus->group3_main_bridge->main_bus
  (0x840a0000-0x840affff)
plb_hthreads_timer_0	group3_bus->group3_main_bridge->main_bus
  (0x840b2000-0x840b2fff) xps_timer_0	group3_bus->group3_main_bridge->main_bus
  (0x84200000-0x8420ffff)
plb_hthread_reset_core_0	group3_bus->group3_main_bridge->main_bus
  (0x84000000-0x84ffffff) group3_main_bridge	group3_bus
  (0xa0000000-0xafffffff) group3_main_bridge	group3_bus
  (0xa0000000-0xafffffff) mpmc_0	group3_bus->group3_main_bridge->main_bus
  (0xa0000000-0xafffffff) mpmc_0	microblaze3_IXCL
  (0xc0000000-0xc0003fff) vhwti_local_cntlr3	group3_bus
  (0xe0030000-0xe003ffff) bramub3_cntlr	group3_bus
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 408 - tool is overriding PARAMETER C_SPLB1_P2P value to
   0


WARNING:EDK:2137 - Peripheral bramopb_cntlr is not accessible from any processor
   in the system. Check Bus Interface connections and address parameters. 
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 14
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:main_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_00_a
   /data/microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:host_bram0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group1_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group1_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group1_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group2_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group2_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group2_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x20000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:group3_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group3_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:group3_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/da
   ta/lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:vhwti_bus1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_vhwti_bridge1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:vhwti_global_cntlr3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:vhwti_bram3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x4000
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:core_main_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 84 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:plbv46_plbv46_bridge INSTANCE:main_core_bridge -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_plbv46_brid
   ge_v1_03_a/data/plbv46_plbv46_bridge_v2_1_0.mpd line 82 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:core_bus -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_cond_vars INSTANCE:cond_vars -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_scheduler INSTANCE:scheduler -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_thread_manager INSTANCE:thread_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_sync_manager INSTANCE:sync_manager -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /home/abazar63/hthread/src/hardware/XilinxProcessorIP/pcores/xps_intc_v2_01_a
   /data/xps_intc_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2
INFO:EDK:1560 - IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0
   -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line
   27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_hthreads_timer INSTANCE:plb_hthreads_timer_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_a/data/m
   dm_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 406 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:mpmc_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_02_a/data/
   mpmc_v2_1_0.mpd line 407 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH
   value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:xps_central_dma INSTANCE:xps_central_dma_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2
   _03_a/data/xps_central_dma_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:opb_v20 INSTANCE:hwti_bus -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /opb_v20_v1_10_d/data/opb_v20_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_NUM_SLAVES value to 5
INFO:EDK:1560 - IPNAME:plbv46_opb_bridge INSTANCE:main_hwti_bridge_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /plbv46_opb_bridge_v1_01_a/data/plbv46_opb_bridge_v2_1_0.mpd line 78 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:opb_plbv46_bridge INSTANCE:hwti_main_bridge_0 -
   /home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/pcores
   /opb_plbv46_bridge_v1_01_a/data/opb_plbv46_bridge_v2_1_0.mpd line 77 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub1_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub2_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub2 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramub3_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramub3 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 8
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:bramopb_cntlr_main -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 3
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:bramopb -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_0 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 72 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3
INFO:EDK:1560 - IPNAME:chipscope_plbv46_iba INSTANCE:chipscope_plbv46_iba_1 -
   /opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plbv46_i
   ba_v1_03_a/data/chipscope_plbv46_iba_v2_1_0.mpd line 75 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6vlx240tff1156-1 -bt
implementation/system.bit  -bd CoreTest/executable.elf tag microblaze0  -bd
MB_HWT0/executable.elf tag microblaze1  -bd MB_HWT1/executable.elf tag
microblaze2  -bd MB_HWT2/executable.elf tag microblaze3  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/__xps/system.filters
Done writing Tab View settings to:
	/home/abazar63/hthread/src/platforms/xilinx/smp3_opbhwti_lbrams/design/__xps/system.gui
