--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
XUPV5system.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 129665 paths analyzed, 5198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.860ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_6 (SLICE_X50Y68.A1), 409 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_15 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.612ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (1.127 - 1.293)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_15 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.DQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_15
    SLICE_X34Y61.D1      net (fanout=6)        1.219   E2M/EC/tx_curr_bytes_left<15>
    SLICE_X34Y61.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_lut<15>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y62.COUT    Tbyp                  0.104   E2M/EC/tx_max_output_address<0>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y65.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X35Y61.B1      net (fanout=2)        1.000   E2M/EC/_sub0001<30>
    SLICE_X35Y61.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y66.A1      net (fanout=16)       1.993   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y66.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>83
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y68.A1      net (fanout=7)        1.073   E2M/EC/N55
    SLICE_X50Y68.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (2.327ns logic, 5.285ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_16 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.617ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (1.127 - 1.271)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_16 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y65.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<19>
                                                       E2M/EC/tx_curr_bytes_left_16
    SLICE_X34Y62.A2      net (fanout=4)        1.232   E2M/EC/tx_curr_bytes_left<16>
    SLICE_X34Y62.COUT    Topcya                0.509   E2M/EC/tx_max_output_address<0>
                                                       E2M/EC/Msub__sub0001_lut<16>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y65.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X35Y61.B1      net (fanout=2)        1.000   E2M/EC/_sub0001<30>
    SLICE_X35Y61.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y66.A1      net (fanout=16)       1.993   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y66.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>83
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y68.A1      net (fanout=7)        1.073   E2M/EC/N55
    SLICE_X50Y68.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (2.319ns logic, 5.298ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_15 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.574ns (Levels of Logic = 7)
  Clock Path Skew:      -0.166ns (1.127 - 1.293)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_15 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.DQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_15
    SLICE_X34Y61.D1      net (fanout=6)        1.219   E2M/EC/tx_curr_bytes_left<15>
    SLICE_X34Y61.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_lut<15>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y62.COUT    Tbyp                  0.104   E2M/EC/tx_max_output_address<0>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X35Y61.A1      net (fanout=2)        1.053   E2M/EC/_sub0001<25>
    SLICE_X35Y61.CMUX    Topac                 0.710   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<4>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y66.A1      net (fanout=16)       1.993   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y66.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>83
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y68.A1      net (fanout=7)        1.073   E2M/EC/N55
    SLICE_X50Y68.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (2.236ns logic, 5.338ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_46 (SLICE_X55Y80.B3), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          E2M/EC/tx_packet_payload_46 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.335ns (Levels of Logic = 3)
  Clock Path Skew:      -0.442ns (1.132 - 1.574)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to E2M/EC/tx_packet_payload_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y14.DOADOL11Trcko_DOWA            2.180   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X30Y76.D1      net (fanout=1)        2.020   E2M/EC/register32InternalReadData<22>
    SLICE_X30Y76.D       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000028
                                                       E2M/EC/tx_packet_payload_46_mux000028
    SLICE_X44Y77.D2      net (fanout=1)        1.174   E2M/EC/tx_packet_payload_46_mux000028
    SLICE_X44Y77.D       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000044
                                                       E2M/EC/tx_packet_payload_46_mux000044
    SLICE_X55Y80.B3      net (fanout=1)        1.746   E2M/EC/tx_packet_payload_46_mux000044
    SLICE_X55Y80.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<48>
                                                       E2M/EC/tx_packet_payload_46_mux000065
                                                       E2M/EC/tx_packet_payload_46
    -------------------------------------------------  ---------------------------
    Total                                      7.335ns (2.395ns logic, 4.940ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_46 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.579ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (1.132 - 1.201)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_packet_payload_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y64.BQ      Tcko                  0.450   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_1
    SLICE_X30Y74.A3      net (fanout=162)      3.016   E2M/EC/rx_state<1>
    SLICE_X30Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_48_mux000028
                                                       E2M/EC/tx_packet_payload_40_mux0000211
    SLICE_X30Y76.D2      net (fanout=16)       0.884   E2M/EC/N376
    SLICE_X30Y76.D       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000028
                                                       E2M/EC/tx_packet_payload_46_mux000028
    SLICE_X44Y77.D2      net (fanout=1)        1.174   E2M/EC/tx_packet_payload_46_mux000028
    SLICE_X44Y77.D       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000044
                                                       E2M/EC/tx_packet_payload_46_mux000044
    SLICE_X55Y80.B3      net (fanout=1)        1.746   E2M/EC/tx_packet_payload_46_mux000044
    SLICE_X55Y80.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<48>
                                                       E2M/EC/tx_packet_payload_46_mux000065
                                                       E2M/EC/tx_packet_payload_46
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (0.759ns logic, 6.820ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/tx_packet_payload_46 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.501ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (1.132 - 1.229)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/tx_packet_payload_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.CQ      Tcko                  0.450   E2M/EC/rx_state<4>
                                                       E2M/EC/rx_state_3
    SLICE_X30Y74.A1      net (fanout=129)      2.938   E2M/EC/rx_state<3>
    SLICE_X30Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_48_mux000028
                                                       E2M/EC/tx_packet_payload_40_mux0000211
    SLICE_X30Y76.D2      net (fanout=16)       0.884   E2M/EC/N376
    SLICE_X30Y76.D       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000028
                                                       E2M/EC/tx_packet_payload_46_mux000028
    SLICE_X44Y77.D2      net (fanout=1)        1.174   E2M/EC/tx_packet_payload_46_mux000028
    SLICE_X44Y77.D       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000044
                                                       E2M/EC/tx_packet_payload_46_mux000044
    SLICE_X55Y80.B3      net (fanout=1)        1.746   E2M/EC/tx_packet_payload_46_mux000044
    SLICE_X55Y80.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<48>
                                                       E2M/EC/tx_packet_payload_46_mux000065
                                                       E2M/EC/tx_packet_payload_46
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (0.759ns logic, 6.742ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X50Y68.B1), 409 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_15 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.607ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (1.127 - 1.293)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_15 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.DQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_15
    SLICE_X34Y61.D1      net (fanout=6)        1.219   E2M/EC/tx_curr_bytes_left<15>
    SLICE_X34Y61.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_lut<15>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y62.COUT    Tbyp                  0.104   E2M/EC/tx_max_output_address<0>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y65.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X35Y61.B1      net (fanout=2)        1.000   E2M/EC/_sub0001<30>
    SLICE_X35Y61.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y66.A1      net (fanout=16)       1.993   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y66.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>83
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y68.B1      net (fanout=7)        1.067   E2M/EC/N55
    SLICE_X50Y68.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      7.607ns (2.328ns logic, 5.279ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_16 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.612ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (1.127 - 1.271)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_16 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y65.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<19>
                                                       E2M/EC/tx_curr_bytes_left_16
    SLICE_X34Y62.A2      net (fanout=4)        1.232   E2M/EC/tx_curr_bytes_left<16>
    SLICE_X34Y62.COUT    Topcya                0.509   E2M/EC/tx_max_output_address<0>
                                                       E2M/EC/Msub__sub0001_lut<16>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y65.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X35Y61.B1      net (fanout=2)        1.000   E2M/EC/_sub0001<30>
    SLICE_X35Y61.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y66.A1      net (fanout=16)       1.993   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y66.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>83
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y68.B1      net (fanout=7)        1.067   E2M/EC/N55
    SLICE_X50Y68.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (2.320ns logic, 5.292ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_15 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.569ns (Levels of Logic = 7)
  Clock Path Skew:      -0.166ns (1.127 - 1.293)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_15 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.DQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_15
    SLICE_X34Y61.D1      net (fanout=6)        1.219   E2M/EC/tx_curr_bytes_left<15>
    SLICE_X34Y61.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_lut<15>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y62.COUT    Tbyp                  0.104   E2M/EC/tx_max_output_address<0>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y64.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X35Y61.A1      net (fanout=2)        1.053   E2M/EC/_sub0001<25>
    SLICE_X35Y61.CMUX    Topac                 0.710   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<4>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X51Y66.A1      net (fanout=16)       1.993   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X51Y66.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>83
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X50Y68.B1      net (fanout=7)        1.067   E2M/EC/N55
    SLICE_X50Y68.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      7.569ns (2.237ns logic, 5.332ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.DIADIU2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_5 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.843 - 0.655)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_5 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y73.BQ          Tcko                  0.433   E2M/EC/rx_reg_value<7>
                                                          E2M/EC/rx_reg_value_5
    RAMB36_X0Y14.DIADIU2    net (fanout=3)        0.314   E2M/EC/rx_reg_value<5>
    RAMB36_X0Y14.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.461ns (0.147ns logic, 0.314ns route)
                                                          (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.DIADIU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_27 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.843 - 0.633)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_27 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y73.AQ          Tcko                  0.414   E2M/EC/rx_reg_value<30>
                                                          E2M/EC/rx_reg_value_27
    RAMB36_X0Y14.DIADIU13   net (fanout=3)        0.392   E2M/EC/rx_reg_value<27>
    RAMB36_X0Y14.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.520ns (0.128ns logic, 0.392ns route)
                                                          (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.DIADIU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_29 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.843 - 0.633)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_29 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y73.CQ          Tcko                  0.414   E2M/EC/rx_reg_value<30>
                                                          E2M/EC/rx_reg_value_29
    RAMB36_X0Y14.DIADIU14   net (fanout=3)        0.392   E2M/EC/rx_reg_value<29>
    RAMB36_X0Y14.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.520ns (0.128ns logic, 0.392ns route)
                                                          (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y12.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X3Y12.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X58Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X58Y70.BX      net (fanout=1)        0.330   E2M/delayCtrl0Reset<0>
    SLICE_X58Y70.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.439ns logic, 0.330ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X58Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X58Y70.BX      net (fanout=1)        0.303   E2M/delayCtrl0Reset<0>
    SLICE_X58Y70.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X58Y70.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X58Y70.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X58Y70.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 14621 paths analyzed, 2267 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.824ns.
--------------------------------------------------------------------------------

Paths for end point tm/outputMemoryWriteData_3 (SLICE_X29Y98.D3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_0 (FF)
  Destination:          tm/outputMemoryWriteData_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.255 - 1.399)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_0 to tm/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_0
    SLICE_X45Y104.B6     net (fanout=73)       3.485   tm/outputMemoryWriteAdd<0>
    SLICE_X45Y104.AMUX   Topba                 0.371   tm/Mmux__varindex0000_5_f73
                                                       tm/Mmux__varindex0000_76
                                                       tm/Mmux__varindex0000_5_f7_2
    SLICE_X29Y98.D3      net (fanout=1)        1.268   tm/Mmux__varindex0000_5_f73
    SLICE_X29Y98.CLK     Tas                   0.028   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<3>1
                                                       tm/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (0.849ns logic, 4.753ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_0 (FF)
  Destination:          tm/outputMemoryWriteData_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.255 - 1.399)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_0 to tm/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_0
    SLICE_X45Y104.A6     net (fanout=73)       3.482   tm/outputMemoryWriteAdd<0>
    SLICE_X45Y104.AMUX   Tilo                  0.374   tm/Mmux__varindex0000_5_f73
                                                       tm/Mmux__varindex0000_63
                                                       tm/Mmux__varindex0000_5_f7_2
    SLICE_X29Y98.D3      net (fanout=1)        1.268   tm/Mmux__varindex0000_5_f73
    SLICE_X29Y98.CLK     Tas                   0.028   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<3>1
                                                       tm/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (0.852ns logic, 4.750ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_1 (FF)
  Destination:          tm/outputMemoryWriteData_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.255 - 1.399)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_1 to tm/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.BQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_1
    SLICE_X45Y104.B5     net (fanout=73)       3.479   tm/outputMemoryWriteAdd<1>
    SLICE_X45Y104.AMUX   Topba                 0.371   tm/Mmux__varindex0000_5_f73
                                                       tm/Mmux__varindex0000_76
                                                       tm/Mmux__varindex0000_5_f7_2
    SLICE_X29Y98.D3      net (fanout=1)        1.268   tm/Mmux__varindex0000_5_f73
    SLICE_X29Y98.CLK     Tas                   0.028   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<3>1
                                                       tm/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (0.849ns logic, 4.747ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point tm/outputMemoryWriteData_1 (SLICE_X29Y98.B3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_0 (FF)
  Destination:          tm/outputMemoryWriteData_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.255 - 1.399)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_0 to tm/outputMemoryWriteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_0
    SLICE_X34Y98.A3      net (fanout=73)       3.637   tm/outputMemoryWriteAdd<0>
    SLICE_X34Y98.AMUX    Tilo                  0.374   tm/str/responseUpReg_2_and0000
                                                       tm/Mmux__varindex0001_61
                                                       tm/Mmux__varindex0001_5_f7_0
    SLICE_X29Y98.B3      net (fanout=1)        0.866   tm/Mmux__varindex0001_5_f71
    SLICE_X29Y98.CLK     Tas                   0.027   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<1>1
                                                       tm/outputMemoryWriteData_1
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (0.851ns logic, 4.503ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_0 (FF)
  Destination:          tm/outputMemoryWriteData_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.344ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.255 - 1.399)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_0 to tm/outputMemoryWriteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_0
    SLICE_X34Y98.B3      net (fanout=73)       3.630   tm/outputMemoryWriteAdd<0>
    SLICE_X34Y98.AMUX    Topba                 0.371   tm/str/responseUpReg_2_and0000
                                                       tm/Mmux__varindex0001_72
                                                       tm/Mmux__varindex0001_5_f7_0
    SLICE_X29Y98.B3      net (fanout=1)        0.866   tm/Mmux__varindex0001_5_f71
    SLICE_X29Y98.CLK     Tas                   0.027   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<1>1
                                                       tm/outputMemoryWriteData_1
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (0.848ns logic, 4.496ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_1 (FF)
  Destination:          tm/outputMemoryWriteData_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.209ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (1.255 - 1.399)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_1 to tm/outputMemoryWriteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.BQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_1
    SLICE_X34Y98.A4      net (fanout=73)       2.492   tm/outputMemoryWriteAdd<1>
    SLICE_X34Y98.AMUX    Tilo                  0.374   tm/str/responseUpReg_2_and0000
                                                       tm/Mmux__varindex0001_61
                                                       tm/Mmux__varindex0001_5_f7_0
    SLICE_X29Y98.B3      net (fanout=1)        0.866   tm/Mmux__varindex0001_5_f71
    SLICE_X29Y98.CLK     Tas                   0.027   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<1>1
                                                       tm/outputMemoryWriteData_1
    -------------------------------------------------  ---------------------------
    Total                                      4.209ns (0.851ns logic, 3.358ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6 (SLICE_X51Y65.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.474ns (1.106 - 1.580)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X2Y7.CASCADEOUTLATB Trcko_CASCOUT         2.570   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                             E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    RAMB36_X2Y8.CASCADEINLATB  net (fanout=1)        0.000   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y8.DOBDOL0        Trdo_CASCINDO         0.369   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                             E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    SLICE_X51Y65.C6            net (fanout=1)        2.021   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb12
    SLICE_X51Y65.CLK           Tas                   0.029   E2M/EC/inputMemoryExternalReadData<7>
                                                             E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
                                                             E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6
    -------------------------------------------------------  ---------------------------
    Total                                            4.989ns (2.968ns logic, 2.021ns route)
                                                             (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.470ns (1.106 - 1.576)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X2Y7.CASCADEOUTLATB Trcko_CASCOUT         2.570   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                             E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    RAMB36_X2Y8.CASCADEINLATB  net (fanout=1)        0.000   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y8.DOBDOL0        Trdo_CASCINDO         0.369   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                             E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    SLICE_X51Y65.C6            net (fanout=1)        2.021   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb12
    SLICE_X51Y65.CLK           Tas                   0.029   E2M/EC/inputMemoryExternalReadData<7>
                                                             E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
                                                             E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6
    -------------------------------------------------------  ---------------------------
    Total                                            4.989ns (2.968ns logic, 2.021ns route)
                                                             (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAM)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Skew:      -0.400ns (1.106 - 1.506)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOBDOL0  Trcko_DOB             2.190   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    SLICE_X51Y65.C6      net (fanout=1)        2.021   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb12
    SLICE_X51Y65.CLK     Tas                   0.029   E2M/EC/inputMemoryExternalReadData<7>
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (2.219ns logic, 2.021ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.ADDRBU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_4 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.843 - 0.643)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/register32Address_4 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y71.CQ          Tcko                  0.414   tm/register32Address<4>
                                                          tm/register32Address_4
    RAMB36_X0Y14.ADDRBU9    net (fanout=6)        0.314   tm/register32Address<4>
    RAMB36_X0Y14.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.434ns (0.120ns logic, 0.314ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X0Y14.ADDRBL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_4 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (0.833 - 0.643)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/register32Address_4 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y71.CQ          Tcko                  0.414   tm/register32Address<4>
                                                          tm/register32Address_4
    RAMB36_X0Y14.ADDRBL9    net (fanout=6)        0.314   tm/register32Address<4>
    RAMB36_X0Y14.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.434ns (0.120ns logic, 0.314ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y11.ADDRBU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/inputMemoryReadAdd_6 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.363ns (1.624 - 1.261)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/inputMemoryReadAdd_6 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y60.CQ         Tcko                  0.414   tm/inputMemoryReadAdd<6>
                                                          tm/inputMemoryReadAdd_6
    RAMB36_X1Y11.ADDRBU6    net (fanout=67)       0.579   tm/inputMemoryReadAdd<6>
    RAMB36_X1Y11.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         0.699ns (0.120ns logic, 0.579ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Location pin: RAMB36_X3Y12.CLKBWRCLKU
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y15.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.698 - 0.654)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y78.CQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.ENARDENL       net (fanout=2)        0.776   E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.704ns (0.928ns logic, 0.776ns route)
                                                              (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.716 - 0.654)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y78.CQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.ENARDENL   net (fanout=2)        0.776   E2M/EC/fifoToSysACERead
    RAMB36_X3Y15.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.704ns (0.928ns logic, 0.776ns route)
                                                          (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.713ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.718 - 0.612)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y84.AQ         Tcko                  0.450   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.ENBWRENL   net (fanout=2)        0.785   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.713ns (0.928ns logic, 0.785ns route)
                                                          (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.718 - 0.670)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y81.BQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y16.DIBDIL1    net (fanout=3)        0.591   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.404ns (0.813ns logic, 0.591ns route)
                                                          (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.772 - 0.583)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y80.BQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y16.DIBDIL4    net (fanout=3)        0.309   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.437ns (0.128ns logic, 0.309ns route)
                                                          (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_3 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.772 - 0.623)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_3 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y81.DQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_3
    RAMB36_X3Y16.DIBDIL3    net (fanout=3)        0.388   E2M/EC/sysACE_MPADD<3>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.535ns (0.147ns logic, 0.388ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.772 - 0.623)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y81.AQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y16.DIBDIL0    net (fanout=3)        0.393   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.540ns (0.147ns logic, 0.393ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<0>/CLK
  Logical resource: E2M/EC/sysACECounter_0/CK
  Location pin: SLICE_X86Y75.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.812ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.628ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.812ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.428   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (2.384ns logic, 1.428ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.504ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.504ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.313   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (2.191ns logic, 1.313ns route)
                                                       (62.5% logic, 37.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.262ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.178ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.262ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y87.AQ      Tcko                  0.471   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.838   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (2.424ns logic, 1.838ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.917ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.917ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y87.AQ      Tcko                  0.433   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.691   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.917ns (2.226ns logic, 1.691ns route)
                                                       (56.8% logic, 43.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.858ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.302ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J5.I                    Tiopi                 0.922   sysACE_MPDATA<12>
                                                          sysACE_MPDATA<12>
                                                          E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB36_X3Y16.DIADIL12   net (fanout=1)        1.594   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.858ns (1.264ns logic, 1.594ns route)
                                                          (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.334ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y16.DIADIL9    net (fanout=1)        1.579   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.826ns (1.247ns logic, 1.579ns route)
                                                          (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.340ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.820ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y16.DIADIL10   net (fanout=1)        1.566   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.820ns (1.254ns logic, 1.566ns route)
                                                          (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X89Y84.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.308ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X89Y84.A5      net (fanout=2)        0.557   E2M/EC/fromSysACEFifoFull
    SLICE_X89Y84.CLK     Tah         (-Th)     0.197   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.751ns logic, 0.557ns route)
                                                       (57.4% logic, 42.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X93Y82.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X93Y82.D6      net (fanout=2)        0.581   E2M/EC/fromSysACEFifoFull
    SLICE_X93Y82.CLK     Tah         (-Th)     0.195   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.753ns logic, 0.581ns route)
                                                       (56.4% logic, 43.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL0), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.720ns (data path)
  Source:               sysACE_MPDATA<0> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<0> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P9.I                    Tiopi                 0.835   sysACE_MPDATA<0>
                                                          sysACE_MPDATA<0>
                                                          E2M/EC/sysACEIO/IOBUF_B0/IBUF
    RAMB36_X3Y16.DIADIL0    net (fanout=1)        1.171   E2M/EC/sysACE_MPDATA_Out<0>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.720ns (0.549ns logic, 1.171ns route)
                                                          (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.336ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.537   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.304ns (0.767ns logic, 6.537ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.021ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y193.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<5>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5
    TEMAC_X0Y0.PHYEMAC0RXD5  net (fanout=1)        6.254   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<5>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.021ns (0.767ns logic, 6.254ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y18.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.753 - 0.588)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y90.AQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<5>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4
    RAMB36_X3Y18.DIADIL4    net (fanout=2)        0.385   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<4>
    RAMB36_X3Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.532ns (0.147ns logic, 0.385ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y18.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.753 - 0.588)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y89.DQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3
    RAMB36_X3Y18.DIADIL3    net (fanout=2)        0.389   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
    RAMB36_X3Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y18.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.753 - 0.588)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y90.BQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<5>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5
    RAMB36_X3Y18.DIADIL5    net (fanout=2)        0.389   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<5>
    RAMB36_X3Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X3Y18.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X3Y18.CLKARDCLKU
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.272ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X89Y102.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X89Y102.DX     net (fanout=2)        0.820   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X89Y102.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.452ns logic, 0.820ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X88Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y91.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X88Y88.AX      net (fanout=2)        0.645   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X88Y88.CLK     Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.438ns logic, 0.645ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X88Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y101.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X88Y101.DX     net (fanout=1)        0.637   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X88Y101.CLK    Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.445ns logic, 0.637ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X91Y91.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y91.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y91.D4      net (fanout=2)        0.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y91.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X96Y92.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y92.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X96Y92.A4      net (fanout=2)        0.354   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X96Y92.CLK     Tah         (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.214ns logic, 0.354ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X90Y102.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X90Y102.A4     net (fanout=2)        0.352   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X90Y102.CLK    Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.217ns logic, 0.352ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.275ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X54Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y83.C4      net (fanout=3)        1.388   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y83.CMUX    Tilo                  0.392   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X54Y83.SR      net (fanout=1)        0.479   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X54Y83.CLK     Tsrck                 0.545   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (1.408ns logic, 1.867ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X60Y83.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.477ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X60Y83.B2      net (fanout=3)        1.661   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X60Y83.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X60Y83.A5      net (fanout=1)        0.244   N28
    SLICE_X60Y83.CLK     Tas                   0.007   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (0.572ns logic, 1.905ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y96.DX      net (fanout=3)        1.076   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y96.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.473ns logic, 1.076ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y96.DX      net (fanout=3)        0.990   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y96.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.214ns logic, 0.990ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X60Y83.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X60Y83.B2      net (fanout=3)        1.528   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X60Y83.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X60Y83.A5      net (fanout=1)        0.224   N28
    SLICE_X60Y83.CLK     Tah         (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (0.301ns logic, 1.752ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X54Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y83.C4      net (fanout=3)        1.277   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y83.CMUX    Tilo                  0.361   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X54Y83.SR      net (fanout=1)        0.441   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X54Y83.CLK     Tcksr       (-Th)    -0.207   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (1.001ns logic, 1.718ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.258ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (SLICE_X100Y111.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y101.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y103.B4     net (fanout=2)        0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y103.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X99Y108.A3     net (fanout=2)        0.786   N0
    SLICE_X99Y108.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X98Y106.A2     net (fanout=13)       0.815   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X98Y106.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X100Y111.CE    net (fanout=4)        1.037   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X100Y111.CLK   Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (0.958ns logic, 3.300ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (SLICE_X100Y111.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y101.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y103.B4     net (fanout=2)        0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y103.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X99Y108.A3     net (fanout=2)        0.786   N0
    SLICE_X99Y108.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X98Y106.A2     net (fanout=13)       0.815   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X98Y106.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X100Y111.CE    net (fanout=4)        1.037   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X100Y111.CLK   Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (0.958ns logic, 3.300ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (SLICE_X100Y111.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y101.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y103.B4     net (fanout=2)        0.662   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X99Y103.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X99Y108.A3     net (fanout=2)        0.786   N0
    SLICE_X99Y108.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X98Y106.A2     net (fanout=13)       0.815   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X98Y106.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X100Y111.CE    net (fanout=4)        1.037   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X100Y111.CLK   Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (0.958ns logic, 3.300ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (SLICE_X92Y103.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y104.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    SLICE_X92Y103.A6     net (fanout=2)        0.277   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<4>
    SLICE_X92Y103.CLK    Tah         (-Th)     0.097   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<4>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.317ns logic, 0.277ns route)
                                                       (53.4% logic, 46.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (SLICE_X92Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y105.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    SLICE_X92Y104.A6     net (fanout=2)        0.277   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<8>
    SLICE_X92Y104.CLK    Tah         (-Th)     0.097   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<8>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.317ns logic, 0.277ns route)
                                                       (53.4% logic, 46.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (SLICE_X92Y103.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y104.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    SLICE_X92Y103.B6     net (fanout=2)        0.287   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<5>
    SLICE_X92Y103.CLK    Tah         (-Th)     0.093   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<5>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.321ns logic, 0.287ns route)
                                                       (52.8% logic, 47.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.282ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X93Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.136ns (Levels of Logic = 0)
  Clock Path Skew:      -0.064ns (0.625 - 0.689)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y105.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X93Y102.BX     net (fanout=1)        0.697   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X93Y102.CLK    Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.439ns logic, 0.697ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X93Y102.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 0)
  Clock Path Skew:      -0.064ns (0.625 - 0.689)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y105.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X93Y102.DX     net (fanout=1)        0.671   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X93Y102.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.452ns logic, 0.671ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X93Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.616 - 0.685)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X93Y105.BX     net (fanout=1)        0.672   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X93Y105.CLK    Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.439ns logic, 0.672ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X93Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.050ns (0.666 - 0.616)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y105.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7
    SLICE_X93Y104.DX     net (fanout=1)        0.273   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X93Y104.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.195ns logic, 0.273ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X93Y104.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.050ns (0.666 - 0.616)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y105.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X93Y104.CX     net (fanout=1)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X93Y104.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.196ns logic, 0.283ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X93Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.025ns (0.662 - 0.637)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X93Y105.DX     net (fanout=1)        0.274   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X93Y105.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.195ns logic, 0.274ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.770ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X77Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y91.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X77Y90.DX      net (fanout=2)        0.318   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X77Y90.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.452ns logic, 0.318ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X77Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y91.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X77Y90.DX      net (fanout=2)        0.292   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X77Y90.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.195ns logic, 0.292ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.317ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X74Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.167 - 0.176)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y95.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X74Y96.BX      net (fanout=1)        0.834   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X74Y96.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.439ns logic, 0.834ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X75Y95.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.139 - 0.142)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y93.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X75Y95.DX      net (fanout=1)        0.621   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X75Y95.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.452ns logic, 0.621ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X76Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.121 - 0.123)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y90.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X76Y88.AX      net (fanout=1)        0.489   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X76Y88.CLK     Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.438ns logic, 0.489ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X75Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.017ns (0.149 - 0.132)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y93.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X75Y95.BX      net (fanout=1)        0.289   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X75Y95.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X74Y96.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.015ns (0.179 - 0.164)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y95.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X74Y96.AX      net (fanout=1)        0.302   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X74Y96.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.185ns logic, 0.302ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X74Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.015ns (0.179 - 0.164)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y95.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X74Y96.DX      net (fanout=1)        0.298   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X74Y96.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.195ns logic, 0.298ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;

 49747 paths analyzed, 617 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.999ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_37 (SLICE_X75Y65.D5), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.999ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_10 to E2M/EC/tx_header_buffer_dest_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.BQ      Tcko                  0.450   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_10
    SLICE_X45Y59.D1      net (fanout=3)        1.012   E2M/EC/tx_read_len<10>
    SLICE_X45Y59.D       Tilo                  0.094   N691
                                                       E2M/EC/tx_read_len_cmp_eq0000196_SW0
    SLICE_X45Y57.A2      net (fanout=1)        0.744   N691
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X75Y65.C1      net (fanout=49)       2.020   E2M/EC/N45
    SLICE_X75Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<37>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<37>30_SW0
    SLICE_X75Y65.D5      net (fanout=1)        0.226   N596
    SLICE_X75Y65.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<37>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<37>35
                                                       E2M/EC/tx_header_buffer_dest_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.999ns (0.948ns logic, 7.051ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.799ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_6 to E2M/EC/tx_header_buffer_dest_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y58.CQ      Tcko                  0.471   E2M/EC/tx_read_len<6>
                                                       E2M/EC/tx_read_len_6
    SLICE_X45Y59.D2      net (fanout=4)        0.791   E2M/EC/tx_read_len<6>
    SLICE_X45Y59.D       Tilo                  0.094   N691
                                                       E2M/EC/tx_read_len_cmp_eq0000196_SW0
    SLICE_X45Y57.A2      net (fanout=1)        0.744   N691
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X75Y65.C1      net (fanout=49)       2.020   E2M/EC/N45
    SLICE_X75Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<37>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<37>30_SW0
    SLICE_X75Y65.D5      net (fanout=1)        0.226   N596
    SLICE_X75Y65.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<37>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<37>35
                                                       E2M/EC/tx_header_buffer_dest_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (0.969ns logic, 6.830ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_2 to E2M/EC/tx_header_buffer_dest_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y57.AQ      Tcko                  0.471   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_2
    SLICE_X45Y57.B1      net (fanout=3)        0.884   E2M/EC/tx_read_len<2>
    SLICE_X45Y57.B       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000177
    SLICE_X45Y57.A5      net (fanout=1)        0.224   E2M/EC/tx_read_len_cmp_eq0000177
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X75Y65.C1      net (fanout=49)       2.020   E2M/EC/N45
    SLICE_X75Y65.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<37>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<37>30_SW0
    SLICE_X75Y65.D5      net (fanout=1)        0.226   N596
    SLICE_X75Y65.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<37>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<37>35
                                                       E2M/EC/tx_header_buffer_dest_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (0.969ns logic, 6.403ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_35 (SLICE_X75Y66.D5), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.995ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_10 to E2M/EC/tx_header_buffer_dest_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.BQ      Tcko                  0.450   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_10
    SLICE_X45Y59.D1      net (fanout=3)        1.012   E2M/EC/tx_read_len<10>
    SLICE_X45Y59.D       Tilo                  0.094   N691
                                                       E2M/EC/tx_read_len_cmp_eq0000196_SW0
    SLICE_X45Y57.A2      net (fanout=1)        0.744   N691
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X75Y66.C1      net (fanout=49)       2.016   E2M/EC/N45
    SLICE_X75Y66.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>30_SW0
    SLICE_X75Y66.D5      net (fanout=1)        0.226   N602
    SLICE_X75Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>35
                                                       E2M/EC/tx_header_buffer_dest_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.995ns (0.948ns logic, 7.047ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.795ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_6 to E2M/EC/tx_header_buffer_dest_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y58.CQ      Tcko                  0.471   E2M/EC/tx_read_len<6>
                                                       E2M/EC/tx_read_len_6
    SLICE_X45Y59.D2      net (fanout=4)        0.791   E2M/EC/tx_read_len<6>
    SLICE_X45Y59.D       Tilo                  0.094   N691
                                                       E2M/EC/tx_read_len_cmp_eq0000196_SW0
    SLICE_X45Y57.A2      net (fanout=1)        0.744   N691
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X75Y66.C1      net (fanout=49)       2.016   E2M/EC/N45
    SLICE_X75Y66.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>30_SW0
    SLICE_X75Y66.D5      net (fanout=1)        0.226   N602
    SLICE_X75Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>35
                                                       E2M/EC/tx_header_buffer_dest_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.795ns (0.969ns logic, 6.826ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.368ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_2 to E2M/EC/tx_header_buffer_dest_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y57.AQ      Tcko                  0.471   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_2
    SLICE_X45Y57.B1      net (fanout=3)        0.884   E2M/EC/tx_read_len<2>
    SLICE_X45Y57.B       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000177
    SLICE_X45Y57.A5      net (fanout=1)        0.224   E2M/EC/tx_read_len_cmp_eq0000177
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X75Y66.C1      net (fanout=49)       2.016   E2M/EC/N45
    SLICE_X75Y66.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>30_SW0
    SLICE_X75Y66.D5      net (fanout=1)        0.226   N602
    SLICE_X75Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<35>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<35>35
                                                       E2M/EC/tx_header_buffer_dest_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.368ns (0.969ns logic, 6.399ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_33 (SLICE_X78Y67.D5), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.959ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_10 to E2M/EC/tx_header_buffer_dest_add_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y58.BQ      Tcko                  0.450   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_10
    SLICE_X45Y59.D1      net (fanout=3)        1.012   E2M/EC/tx_read_len<10>
    SLICE_X45Y59.D       Tilo                  0.094   N691
                                                       E2M/EC/tx_read_len_cmp_eq0000196_SW0
    SLICE_X45Y57.A2      net (fanout=1)        0.744   N691
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X78Y67.C2      net (fanout=49)       1.956   E2M/EC/N45
    SLICE_X78Y67.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<33>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<33>30_SW0
    SLICE_X78Y67.D5      net (fanout=1)        0.250   N608
    SLICE_X78Y67.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<33>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<33>35
                                                       E2M/EC/tx_header_buffer_dest_add_33
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (0.948ns logic, 7.011ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.759ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_6 to E2M/EC/tx_header_buffer_dest_add_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y58.CQ      Tcko                  0.471   E2M/EC/tx_read_len<6>
                                                       E2M/EC/tx_read_len_6
    SLICE_X45Y59.D2      net (fanout=4)        0.791   E2M/EC/tx_read_len<6>
    SLICE_X45Y59.D       Tilo                  0.094   N691
                                                       E2M/EC/tx_read_len_cmp_eq0000196_SW0
    SLICE_X45Y57.A2      net (fanout=1)        0.744   N691
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X78Y67.C2      net (fanout=49)       1.956   E2M/EC/N45
    SLICE_X78Y67.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<33>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<33>30_SW0
    SLICE_X78Y67.D5      net (fanout=1)        0.250   N608
    SLICE_X78Y67.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<33>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<33>35
                                                       E2M/EC/tx_header_buffer_dest_add_33
    -------------------------------------------------  ---------------------------
    Total                                      7.759ns (0.969ns logic, 6.790ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.332ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_2 to E2M/EC/tx_header_buffer_dest_add_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y57.AQ      Tcko                  0.471   E2M/EC/tx_read_len<3>
                                                       E2M/EC/tx_read_len_2
    SLICE_X45Y57.B1      net (fanout=3)        0.884   E2M/EC/tx_read_len<2>
    SLICE_X45Y57.B       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000177
    SLICE_X45Y57.A5      net (fanout=1)        0.224   E2M/EC/tx_read_len_cmp_eq0000177
    SLICE_X45Y57.A       Tilo                  0.094   E2M/EC/tx_read_len_mux0000<12>25
                                                       E2M/EC/tx_read_len_cmp_eq0000196
    SLICE_X59Y74.A3      net (fanout=37)       2.262   E2M/EC/tx_state_and0001
    SLICE_X59Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002162
                                                       E2M/EC/tx_packet_payload_56_mux00002162_1
    SLICE_X67Y74.B3      net (fanout=1)        0.787   E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X67Y74.B       Tilo                  0.094   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X78Y67.C2      net (fanout=49)       1.956   E2M/EC/N45
    SLICE_X78Y67.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<33>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<33>30_SW0
    SLICE_X78Y67.D5      net (fanout=1)        0.250   N608
    SLICE_X78Y67.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<33>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<33>35
                                                       E2M/EC/tx_header_buffer_dest_add_33
    -------------------------------------------------  ---------------------------
    Total                                      7.332ns (0.969ns logic, 6.363ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_curr_bytes_left_9 (SLICE_X40Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_curr_bytes_left_9 (FF)
  Destination:          E2M/EC/tx_curr_bytes_left_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_curr_bytes_left_9 to E2M/EC/tx_curr_bytes_left_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.AQ      Tcko                  0.433   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_curr_bytes_left_9
    SLICE_X40Y61.A6      net (fanout=6)        0.291   E2M/EC/tx_curr_bytes_left<9>
    SLICE_X40Y61.CLK     Tah         (-Th)     0.219   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_curr_bytes_left_mux0000<9>
                                                       E2M/EC/tx_curr_bytes_left_9
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.214ns logic, 0.291ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_8 (SLICE_X29Y58.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_8 (FF)
  Destination:          E2M/EC/tx_packet_payload_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_8 to E2M/EC/tx_packet_payload_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.AQ      Tcko                  0.414   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8
    SLICE_X29Y58.A4      net (fanout=2)        0.333   E2M/EC/tx_packet_payload<8>
    SLICE_X29Y58.CLK     Tah         (-Th)     0.197   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8_mux0000
                                                       E2M/EC/tx_packet_payload_8
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_14 (SLICE_X49Y68.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_14 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_14 to E2M/EC/tx_header_buffer_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y68.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_14
    SLICE_X49Y68.C4      net (fanout=2)        0.331   E2M/EC/tx_header_buffer_len<14>
    SLICE_X49Y68.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_len_14
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.219ns logic, 0.331ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.031ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X14Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y70.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X12Y71.A3      net (fanout=3)        0.617   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X12Y71.A       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X14Y73.CE      net (fanout=1)        0.641   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X14Y73.CLK     Tceck                 0.229   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.773ns logic, 1.258ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X18Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y70.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X13Y71.A3      net (fanout=3)        0.594   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X13Y71.A       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X18Y71.CE      net (fanout=1)        0.645   E2M/EC/userLogicReset_not0001
    SLICE_X18Y71.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.773ns logic, 1.239ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X18Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y70.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X13Y71.A3      net (fanout=3)        0.547   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X13Y71.A       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X18Y71.CE      net (fanout=1)        0.593   E2M/EC/userLogicReset_not0001
    SLICE_X18Y71.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (0.547ns logic, 1.140ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X14Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y70.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X12Y71.A3      net (fanout=3)        0.568   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X12Y71.A       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X14Y73.CE      net (fanout=1)        0.590   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X14Y73.CLK     Tckce       (-Th)    -0.046   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.547ns logic, 1.158ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 12212 paths analyzed, 3229 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.700ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_58 (SLICE_X56Y81.C1), 12 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X59Y78.B1      net (fanout=24)       2.458   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X59Y78.B       Tilo                  0.094   E2M/EC/N81
                                                       E2M/EC/N305_SW0
    SLICE_X58Y68.B5      net (fanout=3)        0.791   E2M/EC/tx_state_mux0000<1>5
    SLICE_X58Y68.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X60Y80.B1      net (fanout=88)       2.673   E2M/EC/N305
    SLICE_X60Y80.B       Tilo                  0.094   E2M/EC/tx_packet_payload_59_mux000034
                                                       E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X56Y81.C1      net (fanout=1)        1.016   E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X56Y81.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_58_mux0000101
                                                       E2M/EC/tx_packet_payload_58
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (0.762ns logic, 6.938ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_packet_payload_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.741ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_packet_payload_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X59Y78.B2      net (fanout=46)       1.499   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X59Y78.B       Tilo                  0.094   E2M/EC/N81
                                                       E2M/EC/N305_SW0
    SLICE_X58Y68.B5      net (fanout=3)        0.791   E2M/EC/tx_state_mux0000<1>5
    SLICE_X58Y68.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X60Y80.B1      net (fanout=88)       2.673   E2M/EC/N305
    SLICE_X60Y80.B       Tilo                  0.094   E2M/EC/tx_packet_payload_59_mux000034
                                                       E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X56Y81.C1      net (fanout=1)        1.016   E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X56Y81.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_58_mux0000101
                                                       E2M/EC/tx_packet_payload_58
    -------------------------------------------------  ---------------------------
    Total                                      6.741ns (0.762ns logic, 5.979ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.272ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X59Y78.B5      net (fanout=46)       1.030   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X59Y78.B       Tilo                  0.094   E2M/EC/N81
                                                       E2M/EC/N305_SW0
    SLICE_X58Y68.B5      net (fanout=3)        0.791   E2M/EC/tx_state_mux0000<1>5
    SLICE_X58Y68.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X60Y80.B1      net (fanout=88)       2.673   E2M/EC/N305
    SLICE_X60Y80.B       Tilo                  0.094   E2M/EC/tx_packet_payload_59_mux000034
                                                       E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X56Y81.C1      net (fanout=1)        1.016   E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X56Y81.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_58_mux0000101
                                                       E2M/EC/tx_packet_payload_58
    -------------------------------------------------  ---------------------------
    Total                                      6.272ns (0.762ns logic, 5.510ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_41 (SLICE_X68Y74.D1), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_dest_add_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X59Y78.B1      net (fanout=24)       2.458   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X59Y78.B       Tilo                  0.094   E2M/EC/N81
                                                       E2M/EC/N305_SW0
    SLICE_X58Y68.B5      net (fanout=3)        0.791   E2M/EC/tx_state_mux0000<1>5
    SLICE_X58Y68.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y73.C6      net (fanout=88)       1.546   E2M/EC/N305
    SLICE_X73Y73.C       Tilo                  0.094   N582
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<41>4
    SLICE_X73Y73.D2      net (fanout=2)        0.902   E2M/EC/tx_header_buffer_dest_add_mux0000<41>4
    SLICE_X73Y73.D       Tilo                  0.094   N582
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<41>30_SW1
    SLICE_X68Y74.D1      net (fanout=1)        1.134   N582
    SLICE_X68Y74.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<41>35
                                                       E2M/EC/tx_header_buffer_dest_add_41
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (0.857ns logic, 6.831ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.951ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y73.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X49Y69.D4      net (fanout=117)      1.763   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X49Y69.D       Tilo                  0.094   N873
                                                       E2M/EC/rx_state_cmp_eq0032252_SW2
    SLICE_X48Y71.A2      net (fanout=2)        0.973   N873
    SLICE_X48Y71.A       Tilo                  0.094   E2M/EC/tx_packet_payload_32_mux0000174
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X71Y69.C6      net (fanout=19)       1.123   E2M/EC/N259
    SLICE_X71Y69.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y73.D3      net (fanout=48)       1.122   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y73.D       Tilo                  0.094   N582
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<41>30_SW1
    SLICE_X68Y74.D1      net (fanout=1)        1.134   N582
    SLICE_X68Y74.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<41>35
                                                       E2M/EC/tx_header_buffer_dest_add_41
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (0.836ns logic, 6.115ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_dest_add_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X59Y78.B2      net (fanout=46)       1.499   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X59Y78.B       Tilo                  0.094   E2M/EC/N81
                                                       E2M/EC/N305_SW0
    SLICE_X58Y68.B5      net (fanout=3)        0.791   E2M/EC/tx_state_mux0000<1>5
    SLICE_X58Y68.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y73.C6      net (fanout=88)       1.546   E2M/EC/N305
    SLICE_X73Y73.C       Tilo                  0.094   N582
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<41>4
    SLICE_X73Y73.D2      net (fanout=2)        0.902   E2M/EC/tx_header_buffer_dest_add_mux0000<41>4
    SLICE_X73Y73.D       Tilo                  0.094   N582
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<41>30_SW1
    SLICE_X68Y74.D1      net (fanout=1)        1.134   N582
    SLICE_X68Y74.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<41>35
                                                       E2M/EC/tx_header_buffer_dest_add_41
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (0.857ns logic, 5.872ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_12 (SLICE_X30Y58.A1), 9 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.673ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y73.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X49Y69.D4      net (fanout=117)      1.763   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X49Y69.D       Tilo                  0.094   N873
                                                       E2M/EC/rx_state_cmp_eq0032252_SW2
    SLICE_X48Y71.A2      net (fanout=2)        0.973   N873
    SLICE_X48Y71.A       Tilo                  0.094   E2M/EC/tx_packet_payload_32_mux0000174
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X32Y58.D4      net (fanout=19)       2.429   E2M/EC/N259
    SLICE_X32Y58.D       Tilo                  0.094   E2M/EC/N52
                                                       E2M/EC/tx_packet_payload_10_mux000011
    SLICE_X31Y62.A6      net (fanout=9)        0.571   E2M/EC/N52
    SLICE_X31Y62.A       Tilo                  0.094   E2M/EC/tx_packet_payload<24>
                                                       E2M/EC/tx_packet_payload_10_mux000051
    SLICE_X30Y58.A1      net (fanout=16)       1.104   E2M/EC/N32
    SLICE_X30Y58.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12_mux0000
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (0.833ns logic, 6.840ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.154ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X35Y65.D1      net (fanout=46)       3.244   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X35Y65.D       Tilo                  0.094   N226
                                                       E2M/EC/tx_packet_payload_0_mux000011_SW0
    SLICE_X33Y63.B1      net (fanout=1)        1.000   N226
    SLICE_X33Y63.B       Tilo                  0.094   E2M/EC/tx_packet_payload_24_mux0000593
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X31Y62.A1      net (fanout=10)       1.046   E2M/EC/N214
    SLICE_X31Y62.A       Tilo                  0.094   E2M/EC/tx_packet_payload<24>
                                                       E2M/EC/tx_packet_payload_10_mux000051
    SLICE_X30Y58.A1      net (fanout=16)       1.104   E2M/EC/N32
    SLICE_X30Y58.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12_mux0000
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      7.154ns (0.760ns logic, 6.394ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X35Y65.D4      net (fanout=24)       2.701   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X35Y65.D       Tilo                  0.094   N226
                                                       E2M/EC/tx_packet_payload_0_mux000011_SW0
    SLICE_X33Y63.B1      net (fanout=1)        1.000   N226
    SLICE_X33Y63.B       Tilo                  0.094   E2M/EC/tx_packet_payload_24_mux0000593
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X31Y62.A1      net (fanout=10)       1.046   E2M/EC/N214
    SLICE_X31Y62.A       Tilo                  0.094   E2M/EC/tx_packet_payload<24>
                                                       E2M/EC/tx_packet_payload_10_mux000051
    SLICE_X30Y58.A1      net (fanout=16)       1.104   E2M/EC/N32
    SLICE_X30Y58.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12_mux0000
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (0.760ns logic, 5.851ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_reset_0_i (SLICE_X72Y91.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/rx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_5 to E2M/emac_ll/rx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y91.BQ      Tcko                  0.414   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_5
    SLICE_X72Y91.AX      net (fanout=1)        0.146   E2M/emac_ll/rx_pre_reset_0_i<5>
    SLICE_X72Y91.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/rx_reset_0_i
                                                       E2M/emac_ll/rx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.178ns logic, 0.146ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X75Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0
    SLICE_X75Y93.AX      net (fanout=1)        0.274   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<0>
    SLICE_X75Y93.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.185ns logic, 0.274ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4 (SLICE_X68Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y89.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd6
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5
    SLICE_X68Y88.AX      net (fanout=3)        0.283   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5
    SLICE_X68Y88.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.178ns logic, 0.283ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.000(R)|    3.773(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -0.970(R)|    3.746(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -0.916(R)|    3.700(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -0.908(R)|    3.693(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.808(R)|    3.597(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.883(R)|    3.667(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.696(R)|    3.493(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.695(R)|    3.493(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.685(R)|    3.483(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.655(R)|    3.458(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.661(R)|    3.464(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.663(R)|    3.466(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.623(R)|    3.430(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.901(R)|    3.684(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.736(R)|    3.533(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -0.864(R)|    3.652(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.631(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.181(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    7.999|         |    4.017|         |
GMII_RX_CLK_0  |    0.770|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    0.970|         |         |         |
GMII_RX_CLK_0  |    7.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.651|         |         |         |
sysACE_CLK     |    3.930|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 208356 paths, 0 nets, and 16290 connections

Design statistics:
   Minimum period:   7.999ns{1}   (Maximum frequency: 125.016MHz)
   Maximum path delay from/to any node:   7.999ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 06 19:10:03 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 476 MB



