{"Source Block": ["oh/mio/hdl/mio_dp.v@13:23@HdlIdDef", "   //#####################################################################\n\n   //parameters\n   parameter PW    = 104;           // data width (core)\n   parameter N     = 8;             // Mini IO width\n   localparam CW   = $clog2(2*PW/N);// transfer count width\n   \n   // reset, clk, config\n   input           clk;          // main core clock   \n   input \t   io_clk;       // clock for TX\n   input \t   nreset;       // async active low reset\n"], "Clone Blocks": [["oh/mio/hdl/mrx.v@12:22", "\n   //parameters\n   parameter PW         = 104;              // data width (core)\n   parameter N          = 8;                // IO data width\n   parameter FIFO_DEPTH = 32;               // fifo depth  \n   localparam CW        = $clog2(2*PW/N);// transfer count width\n   \n   //reset, clk, cfg\n   input           clk;         // main core clock   \n   input \t   nreset;      // async active low reset\n   input [7:0] \t   datasize;    // size of data transmitted (in bytes, 0=1 byte)\n"], ["oh/common/hdl/oh_par2ser.v@17:27", "   //###########################\n\n   // parameters\n   parameter  PW   = 64;             // parallel packet width\n   parameter  SW   = 1;              // serial packet width\n   localparam CW   = $clog2(PW/SW);  // serialization factor (for counter)\n      \n   // reset, clk\n   input           clk;       // sampling clock   \n   input \t   nreset;    // async active low reset\n   \n"], ["oh/mio/hdl/mtx.v@12:22", "\n   //parameters\n   parameter PW         = 104;            // data width (core)\n   parameter N          = 16;             // IO data width\n   parameter FIFO_DEPTH = 32;             // fifo depth  \n   localparam CW        = $clog2(2*PW/N); // transfer count width\n\n   //reset, clk, cfg\n   input              clk;       // main core clock   \n   input              io_clk;    // clock for tx logic\n   input              nreset;    // async active low reset\n"], ["oh/mio/hdl/mrx_protocol.v@10:20", "   //#####################################################################\n\n   //parameters\n   parameter  PW  = 104;            // packet width (core)\n   parameter  N   = 16;             // io packet width\n   localparam CW  = $clog2(2*PW/N); // transfer count width\n   \n   //clock and reset\n   input           clk;           // core clock\n   input \t   nreset;        // async active low reset\n   \n"]], "Diff Content": {"Delete": [[18, "   localparam CW   = $clog2(2*PW/N);// transfer count width\n"]], "Add": [[18, "   parameter PW     = 104;          // data width (core)\n"], [18, "   parameter N      = 8;            // Mini IO width\n"], [18, "   parameter TARGET = \"GENERIC\";    // GENERIC,XILINX,ALTERA,GENERIC,ASIC\n"]]}}