test_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/test/ip/test_clk_wiz_0_0/test_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"
test_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/test/ip/test_clk_wiz_0_0/test_clk_wiz_0_0.v,incdir="$ref_dir/../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"
test_selectio_wiz_0_0_selectio_wiz.v,verilog,xil_defaultlib,../../../bd/test/ip/test_selectio_wiz_0_0/test_selectio_wiz_0_0_selectio_wiz.v,incdir="$ref_dir/../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"
test_selectio_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/test/ip/test_selectio_wiz_0_0/test_selectio_wiz_0_0.v,incdir="$ref_dir/../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"
test_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/test/ip/test_xlconstant_0_0/sim/test_xlconstant_0_0.v,incdir="$ref_dir/../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"
test.vhd,vhdl,xil_defaultlib,../../../bd/test/sim/test.vhd,incdir="$ref_dir/../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"incdir="../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
