

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Wed Apr  5 23:56:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.601 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      918|      918|  4.590 us|  4.590 us|  919|  919|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367  |bicg_Pipeline_VITIS_LOOP_9_1  |      902|      902|  4.510 us|  4.510 us|  902|  902|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  129|    3794|   4195|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     978|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  129|    4772|   4414|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   35|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367  |bicg_Pipeline_VITIS_LOOP_9_1  |        0|  129|  3794|  4195|    0|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+
    |Total                                    |                              |        0|  129|  3794|  4195|    0|
    +-----------------------------------------+------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  89|         18|    1|         18|
    |p_address0  |  65|         16|    5|         80|
    |p_address1  |  65|         16|    5|         80|
    +------------+----+-----------+-----+-----------+
    |Total       | 219|         50|   11|        178|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  17|   0|   17|          0|
    |grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367_ap_start_reg  |   1|   0|    1|          0|
    |p_load_10_reg_521                                     |  32|   0|   32|          0|
    |p_load_11_reg_526                                     |  32|   0|   32|          0|
    |p_load_12_reg_541                                     |  32|   0|   32|          0|
    |p_load_13_reg_546                                     |  32|   0|   32|          0|
    |p_load_14_reg_561                                     |  32|   0|   32|          0|
    |p_load_15_reg_566                                     |  32|   0|   32|          0|
    |p_load_16_reg_581                                     |  32|   0|   32|          0|
    |p_load_17_reg_586                                     |  32|   0|   32|          0|
    |p_load_18_reg_601                                     |  32|   0|   32|          0|
    |p_load_19_reg_606                                     |  32|   0|   32|          0|
    |p_load_1_reg_426                                      |  32|   0|   32|          0|
    |p_load_20_reg_621                                     |  32|   0|   32|          0|
    |p_load_21_reg_626                                     |  32|   0|   32|          0|
    |p_load_22_reg_641                                     |  32|   0|   32|          0|
    |p_load_23_reg_646                                     |  32|   0|   32|          0|
    |p_load_24_reg_661                                     |  32|   0|   32|          0|
    |p_load_25_reg_666                                     |  32|   0|   32|          0|
    |p_load_26_reg_681                                     |  32|   0|   32|          0|
    |p_load_27_reg_686                                     |  32|   0|   32|          0|
    |p_load_28_reg_701                                     |  32|   0|   32|          0|
    |p_load_29_reg_706                                     |  32|   0|   32|          0|
    |p_load_2_reg_441                                      |  32|   0|   32|          0|
    |p_load_3_reg_446                                      |  32|   0|   32|          0|
    |p_load_4_reg_461                                      |  32|   0|   32|          0|
    |p_load_5_reg_466                                      |  32|   0|   32|          0|
    |p_load_6_reg_481                                      |  32|   0|   32|          0|
    |p_load_7_reg_486                                      |  32|   0|   32|          0|
    |p_load_8_reg_501                                      |  32|   0|   32|          0|
    |p_load_9_reg_506                                      |  32|   0|   32|          0|
    |p_load_reg_421                                        |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 978|   0|  978|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          bicg|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|   10|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|s_address0  |  out|    5|   ap_memory|             s|         array|
|s_ce0       |  out|    1|   ap_memory|             s|         array|
|s_we0       |  out|    1|   ap_memory|             s|         array|
|s_d0        |  out|   32|   ap_memory|             s|         array|
|s_q0        |   in|   32|   ap_memory|             s|         array|
|s_address1  |  out|    5|   ap_memory|             s|         array|
|s_ce1       |  out|    1|   ap_memory|             s|         array|
|s_we1       |  out|    1|   ap_memory|             s|         array|
|s_d1        |  out|   32|   ap_memory|             s|         array|
|s_q1        |   in|   32|   ap_memory|             s|         array|
|q_address0  |  out|    5|   ap_memory|             q|         array|
|q_ce0       |  out|    1|   ap_memory|             q|         array|
|q_we0       |  out|    1|   ap_memory|             q|         array|
|q_d0        |  out|   32|   ap_memory|             q|         array|
|q_q0        |   in|   32|   ap_memory|             q|         array|
|p_address0  |  out|    5|   ap_memory|             p|         array|
|p_ce0       |  out|    1|   ap_memory|             p|         array|
|p_q0        |   in|   32|   ap_memory|             p|         array|
|p_address1  |  out|    5|   ap_memory|             p|         array|
|p_ce1       |  out|    1|   ap_memory|             p|         array|
|p_q1        |   in|   32|   ap_memory|             p|         array|
|r_address0  |  out|    5|   ap_memory|             r|         array|
|r_ce0       |  out|    1|   ap_memory|             r|         array|
|r_q0        |   in|   32|   ap_memory|             r|         array|
+------------+-----+-----+------------+--------------+--------------+

