{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 20:04:14 2018 " "Info: Processing started: Thu Jun 07 20:04:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monster1 -c monster1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off monster1 -c monster1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monster1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file monster1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monster1-a " "Info: Found design unit 1: monster1-a" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 monster1 " "Info: Found entity 1: monster1" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "monster1 " "Info: Elaborating entity \"monster1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[0\] monster1.vhd(9) " "Warning (10034): Output port \"row_Red\[0\]\" at monster1.vhd(9) has no driver" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[1\] monster1.vhd(9) " "Warning (10034): Output port \"row_Red\[1\]\" at monster1.vhd(9) has no driver" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[2\] monster1.vhd(9) " "Warning (10034): Output port \"row_Red\[2\]\" at monster1.vhd(9) has no driver" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[3\] monster1.vhd(9) " "Warning (10034): Output port \"row_Red\[3\]\" at monster1.vhd(9) has no driver" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[4\] monster1.vhd(9) " "Warning (10034): Output port \"row_Red\[4\]\" at monster1.vhd(9) has no driver" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[5\] monster1.vhd(9) " "Warning (10034): Output port \"row_Red\[5\]\" at monster1.vhd(9) has no driver" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[6\] monster1.vhd(9) " "Warning (10034): Output port \"row_Red\[6\]\" at monster1.vhd(9) has no driver" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "row_Red\[7\] monster1.vhd(9) " "Warning (10034): Output port \"row_Red\[7\]\" at monster1.vhd(9) has no driver" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "col_Red\[7\]~reg0 data_in GND " "Warning (14130): Reduced register \"col_Red\[7\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "col_Red\[6\]~reg0 data_in GND " "Warning (14130): Reduced register \"col_Red\[6\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "col_Red\[1\]~reg0 data_in GND " "Warning (14130): Reduced register \"col_Red\[1\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "col_Red\[0\]~reg0 data_in GND " "Warning (14130): Reduced register \"col_Red\[0\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "col_Red\[3\]~reg0 col_Red\[4\]~reg0 " "Info: Duplicate register \"col_Red\[3\]~reg0\" merged to single register \"col_Red\[4\]~reg0\"" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "col_Red\[7\] GND " "Warning (13410): Pin \"col_Red\[7\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "col_Red\[6\] GND " "Warning (13410): Pin \"col_Red\[6\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "col_Red\[1\] GND " "Warning (13410): Pin \"col_Red\[1\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "col_Red\[0\] GND " "Warning (13410): Pin \"col_Red\[0\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "row_Red\[7\] GND " "Warning (13410): Pin \"row_Red\[7\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "row_Red\[6\] GND " "Warning (13410): Pin \"row_Red\[6\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "row_Red\[5\] GND " "Warning (13410): Pin \"row_Red\[5\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "row_Red\[4\] GND " "Warning (13410): Pin \"row_Red\[4\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "row_Red\[3\] GND " "Warning (13410): Pin \"row_Red\[3\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "row_Red\[2\] GND " "Warning (13410): Pin \"row_Red\[2\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "row_Red\[1\] GND " "Warning (13410): Pin \"row_Red\[1\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "row_Red\[0\] GND " "Warning (13410): Pin \"row_Red\[0\]\" stuck at GND" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Info: Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Info: Implemented 119 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Allocated 206 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 20:04:14 2018 " "Info: Processing ended: Thu Jun 07 20:04:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 20:04:15 2018 " "Info: Processing started: Thu Jun 07 20:04:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off monster1 -c monster1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off monster1 -c monster1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "monster1 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"monster1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "1 " "Info: Inserted 1 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Jun 07 2018 20:04:15 " "Info: Started fitting attempt 1 on Thu Jun 07 2018 at 20:04:15" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Allocated 208 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 20:04:16 2018 " "Info: Processing ended: Thu Jun 07 20:04:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 20:04:16 2018 " "Info: Processing started: Thu Jun 07 20:04:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off monster1 -c monster1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off monster1 -c monster1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 20:04:17 2018 " "Info: Processing ended: Thu Jun 07 20:04:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 20:04:17 2018 " "Info: Processing started: Thu Jun 07 20:04:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off monster1 -c monster1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off monster1 -c monster1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 6 -1 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register cnt3\[1\] register col_Green\[7\]~reg0 71.43 MHz 14.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 71.43 MHz between source register \"cnt3\[1\]\" and destination register \"col_Green\[7\]~reg0\" (period= 14.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.900 ns + Longest register register " "Info: + Longest register to register delay is 11.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt3\[1\] 1 REG LC2_F25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_F25; Fanout = 16; REG Node = 'cnt3\[1\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt3[1] } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 4.000 ns Mux28~18 2 COMB LC2_F26 2 " "Info: 2: + IC(1.800 ns) + CELL(2.200 ns) = 4.000 ns; Loc. = LC2_F26; Fanout = 2; COMB Node = 'Mux28~18'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cnt3[1] Mux28~18 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 7.900 ns col_Green~860 3 COMB LC1_F27 1 " "Info: 3: + IC(1.700 ns) + CELL(2.200 ns) = 7.900 ns; Loc. = LC1_F27; Fanout = 1; COMB Node = 'col_Green~860'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { Mux28~18 col_Green~860 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 10.300 ns col_Green~861 4 COMB LC3_F27 1 " "Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 10.300 ns; Loc. = LC3_F27; Fanout = 1; COMB Node = 'col_Green~861'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { col_Green~860 col_Green~861 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 11.900 ns col_Green\[7\]~reg0 5 REG LC2_F27 2 " "Info: 5: + IC(0.200 ns) + CELL(1.400 ns) = 11.900 ns; Loc. = LC2_F27; Fanout = 2; REG Node = 'col_Green\[7\]~reg0'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { col_Green~861 col_Green[7]~reg0 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 67.23 % ) " "Info: Total cell delay = 8.000 ns ( 67.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 32.77 % ) " "Info: Total interconnect delay = 3.900 ns ( 32.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { cnt3[1] Mux28~18 col_Green~860 col_Green~861 col_Green[7]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { cnt3[1] {} Mux28~18 {} col_Green~860 {} col_Green~861 {} col_Green[7]~reg0 {} } { 0.000ns 1.800ns 1.700ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.200ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_55 32 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns col_Green\[7\]~reg0 2 REG LC2_F27 2 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC2_F27; Fanout = 2; REG Node = 'col_Green\[7\]~reg0'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK col_Green[7]~reg0 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK col_Green[7]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} col_Green[7]~reg0 {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_55 32 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns cnt3\[1\] 2 REG LC2_F25 16 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC2_F25; Fanout = 16; REG Node = 'cnt3\[1\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK cnt3[1] } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK cnt3[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} cnt3[1] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK col_Green[7]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} col_Green[7]~reg0 {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK cnt3[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} cnt3[1] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { cnt3[1] Mux28~18 col_Green~860 col_Green~861 col_Green[7]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { cnt3[1] {} Mux28~18 {} col_Green~860 {} col_Green~861 {} col_Green[7]~reg0 {} } { 0.000ns 1.800ns 1.700ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.200ns 2.200ns 1.400ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK col_Green[7]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} col_Green[7]~reg0 {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK cnt3[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} cnt3[1] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "row_Green\[5\]~reg0 x\[0\] CLK 14.200 ns register " "Info: tsu for register \"row_Green\[5\]~reg0\" (data pin = \"x\[0\]\", clock pin = \"CLK\") is 14.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.400 ns + Longest pin register " "Info: + Longest pin to register delay is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns x\[0\] 1 PIN PIN_126 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_126; Fanout = 38; PIN Node = 'x\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.200 ns) 8.000 ns Equal0~13 2 COMB LC2_F19 27 " "Info: 2: + IC(4.400 ns) + CELL(2.200 ns) = 8.000 ns; Loc. = LC2_F19; Fanout = 27; COMB Node = 'Equal0~13'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { x[0] Equal0~13 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.200 ns) 13.100 ns row_Green~415 3 COMB LC2_F32 4 " "Info: 3: + IC(2.900 ns) + CELL(2.200 ns) = 13.100 ns; Loc. = LC2_F32; Fanout = 4; COMB Node = 'row_Green~415'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { Equal0~13 row_Green~415 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 16.400 ns row_Green\[5\]~reg0 4 REG LC2_F22 2 " "Info: 4: + IC(1.900 ns) + CELL(1.400 ns) = 16.400 ns; Loc. = LC2_F22; Fanout = 2; REG Node = 'row_Green\[5\]~reg0'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { row_Green~415 row_Green[5]~reg0 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 43.90 % ) " "Info: Total cell delay = 7.200 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 56.10 % ) " "Info: Total interconnect delay = 9.200 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { x[0] Equal0~13 row_Green~415 row_Green[5]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { x[0] {} x[0]~out {} Equal0~13 {} row_Green~415 {} row_Green[5]~reg0 {} } { 0.000ns 0.000ns 4.400ns 2.900ns 1.900ns } { 0.000ns 1.400ns 2.200ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_55 32 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns row_Green\[5\]~reg0 2 REG LC2_F22 2 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC2_F22; Fanout = 2; REG Node = 'row_Green\[5\]~reg0'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK row_Green[5]~reg0 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK row_Green[5]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} row_Green[5]~reg0 {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { x[0] Equal0~13 row_Green~415 row_Green[5]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { x[0] {} x[0]~out {} Equal0~13 {} row_Green~415 {} row_Green[5]~reg0 {} } { 0.000ns 0.000ns 4.400ns 2.900ns 1.900ns } { 0.000ns 1.400ns 2.200ns 2.200ns 1.400ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK row_Green[5]~reg0 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} row_Green[5]~reg0 {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK col_Red\[3\] col_Red\[4\]~382 13.100 ns register " "Info: tco from clock \"CLK\" to destination pin \"col_Red\[3\]\" through register \"col_Red\[4\]~382\" is 13.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_55 32 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns col_Red\[4\]~382 2 REG LC3_F20 1 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC3_F20; Fanout = 1; REG Node = 'col_Red\[4\]~382'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK col_Red[4]~382 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK col_Red[4]~382 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} col_Red[4]~382 {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest register pin " "Info: + Longest register to pin delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns col_Red\[4\]~382 1 REG LC3_F20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_F20; Fanout = 1; REG Node = 'col_Red\[4\]~382'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col_Red[4]~382 } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(7.100 ns) 8.800 ns col_Red\[3\] 2 PIN PIN_128 0 " "Info: 2: + IC(1.700 ns) + CELL(7.100 ns) = 8.800 ns; Loc. = PIN_128; Fanout = 0; PIN Node = 'col_Red\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { col_Red[4]~382 col_Red[3] } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 80.68 % ) " "Info: Total cell delay = 7.100 ns ( 80.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 19.32 % ) " "Info: Total interconnect delay = 1.700 ns ( 19.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { col_Red[4]~382 col_Red[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { col_Red[4]~382 {} col_Red[3] {} } { 0.000ns 1.700ns } { 0.000ns 7.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK col_Red[4]~382 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} col_Red[4]~382 {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { col_Red[4]~382 col_Red[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { col_Red[4]~382 {} col_Red[3] {} } { 0.000ns 1.700ns } { 0.000ns 7.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "cnt3\[1\] x\[0\] CLK -1.700 ns register " "Info: th for register \"cnt3\[1\]\" (data pin = \"x\[0\]\", clock pin = \"CLK\") is -1.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_55 32 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns cnt3\[1\] 2 REG LC2_F25 16 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC2_F25; Fanout = 16; REG Node = 'cnt3\[1\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK cnt3[1] } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK cnt3[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} cnt3[1] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns x\[0\] 1 PIN PIN_126 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_126; Fanout = 38; PIN Node = 'x\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.400 ns) 7.000 ns cnt3\[1\] 2 REG LC2_F25 16 " "Info: 2: + IC(4.200 ns) + CELL(1.400 ns) = 7.000 ns; Loc. = LC2_F25; Fanout = 16; REG Node = 'cnt3\[1\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { x[0] cnt3[1] } "NODE_NAME" } } { "monster1.vhd" "" { Text "C:/Users/cs/Downloads/㈖か쾧/㈖か쾧/㈖か1/monster1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 40.00 % ) " "Info: Total cell delay = 2.800 ns ( 40.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 60.00 % ) " "Info: Total interconnect delay = 4.200 ns ( 60.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { x[0] cnt3[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { x[0] {} x[0]~out {} cnt3[1] {} } { 0.000ns 0.000ns 4.200ns } { 0.000ns 1.400ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK cnt3[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK {} CLK~out {} cnt3[1] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { x[0] cnt3[1] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { x[0] {} x[0]~out {} cnt3[1] {} } { 0.000ns 0.000ns 4.200ns } { 0.000ns 1.400ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Allocated 155 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 20:04:17 2018 " "Info: Processing ended: Thu Jun 07 20:04:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
