

================================================================
== Vitis HLS Report for 'store0'
================================================================
* Date:           Fri Oct 29 10:27:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        store0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       92|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|     -|     1629|     1945|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      393|    -|
|Register             |        -|     -|      707|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|     0|     2336|     2430|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|   214|   360|    0|
    |gmem_m_axi_U     |gmem_m_axi     |       30|   0|  1415|  1585|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |       30|   0|  1629|  1945|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln279_fu_160_p2               |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state72                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln279_1_fu_166_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln279_fu_128_p2              |      icmp|   0|  0|  17|          26|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  92|          99|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  325|         72|    1|         72|
    |ap_done                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   14|          3|    1|          3|
    |chanout0_pipe_TDATA_blk_n  |    9|          2|    1|          2|
    |gmem_blk_n_AW              |    9|          2|    1|          2|
    |gmem_blk_n_B               |    9|          2|    1|          2|
    |gmem_blk_n_W               |    9|          2|    1|          2|
    |k_reg_113                  |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  393|         87|   39|        149|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                   |   71|   0|   71|          0|
    |ap_done_reg                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |    1|   0|    1|          0|
    |ap_rst_n_inv                |    1|   0|    1|          0|
    |ap_rst_reg_1                |    1|   0|    1|          0|
    |ap_rst_reg_2                |    1|   0|    1|          0|
    |chanout0_pipe_read_reg_205  |  512|   0|  512|          0|
    |icmp_ln279_1_reg_201        |    1|   0|    1|          0|
    |icmp_ln279_reg_176          |    1|   0|    1|          0|
    |k_reg_113                   |   32|   0|   32|          0|
    |shl_ln279_reg_185           |   26|   0|   32|          6|
    |trunc_ln_reg_180            |   58|   0|   58|          0|
    +----------------------------+-----+----+-----+-----------+
    |Total                       |  707|   0|  713|          6|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object |    C Type    |
+-----------------------+-----+-----+---------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|         store0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|         store0|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|         store0|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|           gmem|       pointer|
|chanout0_pipe_TDATA    |   in|  512|           axis|  chanout0_pipe|       pointer|
|chanout0_pipe_TVALID   |   in|    1|           axis|  chanout0_pipe|       pointer|
|chanout0_pipe_TREADY   |  out|    1|           axis|  chanout0_pipe|       pointer|
+-----------------------+-----+-----+---------------+---------------+--------------+

