
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003627                       # Number of seconds simulated
sim_ticks                                  3627109368                       # Number of ticks simulated
final_tick                               530619547980                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146011                       # Simulator instruction rate (inst/s)
host_op_rate                                   184638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 262400                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891184                       # Number of bytes of host memory used
host_seconds                                 13822.83                       # Real time elapsed on the host
sim_insts                                  2018282091                       # Number of instructions simulated
sim_ops                                    2552225701                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       253568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       138240                       # Number of bytes read from this memory
system.physmem.bytes_read::total               402816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       151040                       # Number of bytes written to this memory
system.physmem.bytes_written::total            151040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1981                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1080                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3147                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1180                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1180                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1517462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     69909113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1517462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     38112995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               111057032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1517462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1517462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3034924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41641976                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41641976                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41641976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1517462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     69909113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1517462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     38112995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152699007                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8698105                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3142980                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549283                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214350                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1298432                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1237108                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334921                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9244                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3293273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17322426                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3142980                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572029                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656848                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127780                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        608515                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621622                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99752                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8467181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.522539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4810333     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229061      2.71%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259326      3.06%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474508      5.60%     68.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215432      2.54%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          329572      3.89%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179750      2.12%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154122      1.82%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815077     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8467181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361341                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.991517                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474342                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       560536                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490766                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35103                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906433                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535326                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2097                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20629958                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4953                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906433                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664094                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139187                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       163083                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331664                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       262715                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19819505                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3974                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141070                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          981                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27755838                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92327525                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92327525                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060676                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10695151                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4234                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2575                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           674394                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943832                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13613                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       282836                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18618833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4237                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14987135                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30046                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6294389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18853610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          864                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8467181                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.770027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.923864                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2983392     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1794089     21.19%     56.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1209478     14.28%     70.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       846336     10.00%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       712267      8.41%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380762      4.50%     93.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378695      4.47%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87262      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74900      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8467181                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108986     76.68%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15109     10.63%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18038     12.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492285     83.35%     83.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212309      1.42%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1494911      9.97%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       785980      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14987135                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723035                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142135                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009484                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38613632                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24917618                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14549854                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15129270                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29410                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       723626                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238615                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906433                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54230                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9191                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18623075                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848970                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943832                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2556                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6823                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126861                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249635                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14700832                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393387                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       286303                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147722                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081499                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754335                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.690119                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14561458                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14549854                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9525033                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26729287                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.672761                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356352                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6341431                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217079                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7560748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624401                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.160966                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3000803     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052514     27.15%     66.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842913     11.15%     77.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419240      5.54%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428381      5.67%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167333      2.21%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183307      2.42%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94458      1.25%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371799      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7560748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125343                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371799                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25811900                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38153517                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 230924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869810                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869810                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149676                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149676                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66091746                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20115144                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078694                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8698105                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3142393                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2558722                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210285                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1282047                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1216790                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331789                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9390                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3139620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17376942                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3142393                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1548579                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3823463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133784                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        648687                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1536233                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8531299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4707836     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          333871      3.91%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          271451      3.18%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          657689      7.71%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175303      2.05%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235455      2.76%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164118      1.92%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95643      1.12%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1889933     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8531299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361273                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997785                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3276409                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       634493                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3677848                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23360                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        919179                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535159                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20824229                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        919179                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3516189                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         109059                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       177530                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3456405                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       352928                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20091218                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          271                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141187                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28084990                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93821396                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93821396                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17243511                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10841470                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4239                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2553                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           987903                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1890668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       982674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19934                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       307408                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18971991                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15051814                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31253                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6527050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20111004                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          815                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8531299                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897666                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2981210     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1833711     21.49%     56.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1174759     13.77%     70.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       885445     10.38%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       771177      9.04%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       399927      4.69%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       342461      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67731      0.79%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74878      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8531299                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89681     69.66%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19588     15.22%     84.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19465     15.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12507657     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210182      1.40%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1680      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1504089      9.99%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       828206      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15051814                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730470                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128735                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008553                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38794915                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25503489                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14666642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15180549                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57088                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       748206                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          359                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       250065                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           69                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        919179                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60275                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8341                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18976249                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42403                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1890668                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       982674                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2540                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6778                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247277                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14814283                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1410349                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       237531                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2216919                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2086687                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            806570                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703162                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14676834                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14666642                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9541846                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27105093                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686188                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352031                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10105922                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12420816                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6555510                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3438                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213778                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7612119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2951223     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2110802     27.73%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       852206     11.20%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       489928      6.44%     84.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390150      5.13%     89.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       162967      2.14%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191563      2.52%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95235      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       368045      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7612119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10105922                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12420816                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1875071                       # Number of memory references committed
system.switch_cpus1.commit.loads              1142462                       # Number of loads committed
system.switch_cpus1.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1781473                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11195188                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253215                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       368045                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26220231                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38872485                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 166806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10105922                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12420816                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10105922                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860694                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860694                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161853                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161853                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66655246                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20246943                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19199485                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3434                       # number of misc regfile writes
system.l20.replacements                          2024                       # number of replacements
system.l20.tagsinuse                      8190.405256                       # Cycle average of tags in use
system.l20.total_refs                          703158                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10216                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.829092                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          210.648148                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.940921                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   951.264385                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6990.551802                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025714                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004631                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.116121                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.853339                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         5466                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5470                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2083                       # number of Writeback hits
system.l20.Writeback_hits::total                 2083                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   62                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         5528                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5532                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         5528                       # number of overall hits
system.l20.overall_hits::total                   5532                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1981                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2024                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1981                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2024                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1981                       # number of overall misses
system.l20.overall_misses::total                 2024                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6200363                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    178890581                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      185090944                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6200363                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    178890581                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       185090944                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6200363                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    178890581                       # number of overall miss cycles
system.l20.overall_miss_latency::total      185090944                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7447                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7494                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2083                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2083                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7509                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7556                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7509                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7556                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.266013                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.270083                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.263817                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.267867                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.263817                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.267867                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 144194.488372                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90303.170621                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91448.094862                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 144194.488372                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90303.170621                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91448.094862                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 144194.488372                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90303.170621                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91448.094862                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 440                       # number of writebacks
system.l20.writebacks::total                      440                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1981                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2024                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1981                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2024                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1981                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2024                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5883281                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    164148364                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    170031645                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5883281                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    164148364                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    170031645                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5883281                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    164148364                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    170031645                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266013                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.270083                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.263817                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.267867                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.263817                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.267867                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136820.488372                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82861.364967                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84007.729743                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 136820.488372                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82861.364967                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84007.729743                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 136820.488372                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82861.364967                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84007.729743                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1123                       # number of replacements
system.l21.tagsinuse                      8190.275216                       # Cycle average of tags in use
system.l21.total_refs                          517435                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9315                       # Sample count of references to valid blocks.
system.l21.avg_refs                         55.548578                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          548.860678                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    40.076312                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   538.278614                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7063.059612                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.067000                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004892                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.065708                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.862190                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999789                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4599                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4600                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2739                       # number of Writeback hits
system.l21.Writeback_hits::total                 2739                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4651                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4652                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4651                       # number of overall hits
system.l21.overall_hits::total                   4652                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1077                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1120                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1080                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1123                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1080                       # number of overall misses
system.l21.overall_misses::total                 1123                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5227576                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     92612303                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       97839879                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       212064                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       212064                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5227576                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     92824367                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        98051943                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5227576                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     92824367                       # number of overall miss cycles
system.l21.overall_miss_latency::total       98051943                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5676                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5720                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2739                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2739                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5731                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5775                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5731                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5775                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.189746                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.195804                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.054545                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.054545                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.188449                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.194459                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.188449                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.194459                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 121571.534884                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85990.996286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87357.034821                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        70688                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        70688                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 121571.534884                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85948.487963                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87312.504898                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 121571.534884                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85948.487963                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87312.504898                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 740                       # number of writebacks
system.l21.writebacks::total                      740                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1077                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1120                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1080                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1123                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1080                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1123                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4897249                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     84203028                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     89100277                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       188848                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       188848                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4897249                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     84391876                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     89289125                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4897249                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     84391876                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     89289125                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.189746                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.195804                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.188449                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.194459                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.188449                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.194459                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113889.511628                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78182.941504                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79553.818750                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 62949.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 62949.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 113889.511628                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78140.625926                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79509.461264                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 113889.511628                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78140.625926                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79509.461264                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.971857                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630280                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1929923.468208                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.971857                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068865                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825275                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621553                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621553                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621553                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621553                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621553                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621553                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           69                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           69                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           69                       # number of overall misses
system.cpu0.icache.overall_misses::total           69                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     10359864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10359864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     10359864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10359864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     10359864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10359864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621622                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621622                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621622                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621622                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150142.956522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150142.956522                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150142.956522                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150142.956522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150142.956522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150142.956522                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6608425                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6608425                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6608425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6608425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6608425                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6608425                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 140604.787234                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 140604.787234                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 140604.787234                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 140604.787234                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 140604.787234                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 140604.787234                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7509                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581273                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7765                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21195.270187                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.482378                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.517622                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888603                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111397                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086418                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701535                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2489                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2489                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1684                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787953                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787953                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787953                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787953                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14654                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14654                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14898                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14898                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14898                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14898                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    613264374                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    613264374                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9920546                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9920546                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    623184920                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    623184920                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    623184920                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    623184920                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802851                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802851                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802851                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802851                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013309                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013309                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000348                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008264                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008264                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008264                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008264                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41849.622902                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41849.622902                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40657.975410                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40657.975410                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41830.106055                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41830.106055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41830.106055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41830.106055                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2083                       # number of writebacks
system.cpu0.dcache.writebacks::total             2083                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7207                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7207                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          182                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7389                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7389                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7389                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7389                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7447                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7447                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7509                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    228012452                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    228012452                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1738122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1738122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    229750574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    229750574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    229750574                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    229750574                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004165                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004165                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004165                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30618.027662                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30618.027662                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 28034.225806                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28034.225806                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30596.693834                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30596.693834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30596.693834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30596.693834                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               515.062823                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999721144                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929963.598456                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.062823                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065806                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.825421                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1536171                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1536171                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1536171                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1536171                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1536171                       # number of overall hits
system.cpu1.icache.overall_hits::total        1536171                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7866424                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7866424                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7866424                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7866424                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7866424                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7866424                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1536233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1536233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1536233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1536233                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1536233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1536233                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 126877.806452                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 126877.806452                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 126877.806452                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 126877.806452                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 126877.806452                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 126877.806452                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5360767                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5360767                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5360767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5360767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5360767                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5360767                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121835.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 121835.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 121835.613636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 121835.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 121835.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 121835.613636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5731                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157441556                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5987                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26297.236679                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.481253                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.518747                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.880786                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.119214                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1071705                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1071705                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       728397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        728397                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1912                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1717                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1800102                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1800102                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1800102                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1800102                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14136                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14136                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          597                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          597                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14733                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14733                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    608556088                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    608556088                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     49984531                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     49984531                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    658540619                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    658540619                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    658540619                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    658540619                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1085841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1085841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       728994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       728994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1814835                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1814835                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1814835                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1814835                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013018                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013018                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000819                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000819                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008118                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008118                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008118                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008118                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43050.091115                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43050.091115                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83726.182580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83726.182580                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44698.338356                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44698.338356                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44698.338356                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44698.338356                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       287673                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        95891                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2739                       # number of writebacks
system.cpu1.dcache.writebacks::total             2739                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8460                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8460                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          542                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          542                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9002                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5676                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5676                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5731                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5731                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5731                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5731                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    133128830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    133128830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1294889                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1294889                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    134423719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    134423719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    134423719                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    134423719                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005227                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005227                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003158                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003158                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003158                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003158                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23454.691684                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23454.691684                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23543.436364                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23543.436364                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23455.543361                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23455.543361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23455.543361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23455.543361                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
