

================================================================
== Vivado HLS Report for 'heartBeat'
================================================================
* Date:           Thu May  3 09:56:46 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        heartBeat
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      24|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     146|
|Register             |        -|      -|      179|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      179|     170|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|  24|           8|           6|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |stream_out_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_in   |  21|          4|   64|        256|
    |stream_out_V_data_V_1_data_out  |   9|          2|   64|        128|
    |stream_out_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_keep_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_in   |  15|          3|    1|          3|
    |stream_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 146|         29|  138|        416|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |stream_out_V_data_V_1_payload_A  |  64|   0|   64|          0|
    |stream_out_V_data_V_1_payload_B  |  64|   0|   64|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state      |   2|   0|    2|          0|
    |temp_V_reg_118                   |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 179|   0|  179|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |      heartBeat      | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |      heartBeat      | return value |
|eth_address_V      |  in |   48|    ap_none   |    eth_address_V    |    scalar    |
|stream_out_TDATA   | out |   64|     axis     | stream_out_V_data_V |    pointer   |
|stream_out_TVALID  | out |    1|     axis     | stream_out_V_keep_V |    pointer   |
|stream_out_TREADY  |  in |    1|     axis     | stream_out_V_keep_V |    pointer   |
|stream_out_TKEEP   | out |    8|     axis     | stream_out_V_keep_V |    pointer   |
|stream_out_TLAST   | out |    1|     axis     | stream_out_V_last_V |    pointer   |
+-------------------+-----+-----+--------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	6  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%eth_address_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %eth_address_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %eth_address_V_read, i32 32, i32 47)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%packetHeader0_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 -1, i16 %tmp)" [../hlsSources/srcs/heartBeat.cpp:49]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_V = trunc i48 %eth_address_V_read to i32" [../hlsSources/srcs/heartBeat.cpp:53]
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 %packetHeader0_data_V, i1 undef, i8 -1)" [../hlsSources/srcs/heartBeat.cpp:69]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %temp_V, i32 1946157056)" [../hlsSources/srcs/heartBeat.cpp:63]
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 %packetHeader0_data_V, i1 undef, i8 -1)" [../hlsSources/srcs/heartBeat.cpp:69]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 %p_Result_s, i1 undef, i8 -1)" [../hlsSources/srcs/heartBeat.cpp:70]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 %p_Result_s, i1 undef, i8 -1)" [../hlsSources/srcs/heartBeat.cpp:70]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 -1, i1 false, i8 -1)" [../hlsSources/srcs/heartBeat.cpp:76]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 -1, i1 false, i8 -1)" [../hlsSources/srcs/heartBeat.cpp:76]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 -1, i1 true, i8 -1)" [../hlsSources/srcs/heartBeat.cpp:81]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %eth_address_V), !map !84"
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !90"
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !94"
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_keep_V), !map !98"
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @heartBeat_str) nounwind"
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../hlsSources/srcs/heartBeat.cpp:37]
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48 %eth_address_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../hlsSources/srcs/heartBeat.cpp:37]
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../hlsSources/srcs/heartBeat.cpp:37]
ST_5 : Operation 27 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 -1, i1 true, i8 -1)" [../hlsSources/srcs/heartBeat.cpp:81]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/heartBeat.cpp:84]

 <State 6> : 0.00ns
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/heartBeat.cpp:84]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ eth_address_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
eth_address_V_read   (read          ) [ 0000000]
tmp                  (partselect    ) [ 0000000]
packetHeader0_data_V (bitconcatenate) [ 0010000]
temp_V               (trunc         ) [ 0010000]
p_Result_s           (bitconcatenate) [ 0001000]
StgValue_13          (write         ) [ 0000000]
StgValue_15          (write         ) [ 0000000]
StgValue_17          (write         ) [ 0000000]
StgValue_19          (specbitsmap   ) [ 0000000]
StgValue_20          (specbitsmap   ) [ 0000000]
StgValue_21          (specbitsmap   ) [ 0000000]
StgValue_22          (specbitsmap   ) [ 0000000]
StgValue_23          (spectopmodule ) [ 0000000]
StgValue_24          (specinterface ) [ 0000000]
StgValue_25          (specinterface ) [ 0000000]
StgValue_26          (specinterface ) [ 0000000]
StgValue_27          (write         ) [ 0000000]
StgValue_28          (br            ) [ 0000000]
StgValue_29          (br            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eth_address_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_address_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i48"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="heartBeat_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="eth_address_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="48" slack="0"/>
<pin id="60" dir="0" index="1" bw="48" slack="0"/>
<pin id="61" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_address_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="8" slack="0"/>
<pin id="69" dir="0" index="4" bw="64" slack="0"/>
<pin id="70" dir="0" index="5" bw="1" slack="0"/>
<pin id="71" dir="0" index="6" bw="1" slack="0"/>
<pin id="72" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_11/1 StgValue_14/2 StgValue_16/3 StgValue_18/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="48" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="0" index="3" bw="7" slack="0"/>
<pin id="87" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="packetHeader0_data_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="packetHeader0_data_V/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="temp_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="48" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_V/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_Result_s_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="packetHeader0_data_V_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="packetHeader0_data_V "/>
</bind>
</comp>

<comp id="118" class="1005" name="temp_V_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_V "/>
</bind>
</comp>

<comp id="123" class="1005" name="p_Result_s_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="58" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="82" pin="4"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="64" pin=4"/></net>

<net id="104"><net_src comp="58" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="64" pin=4"/></net>

<net id="116"><net_src comp="92" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="121"><net_src comp="101" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="126"><net_src comp="105" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="64" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {2 3 4 5 }
	Port: stream_out_V_last_V | {2 3 4 5 }
	Port: stream_out_V_keep_V | {2 3 4 5 }
 - Input state : 
	Port: heartBeat : eth_address_V | {1 }
  - Chain level:
	State 1
		packetHeader0_data_V : 1
		StgValue_11 : 2
	State 2
		StgValue_14 : 1
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|
| Operation|        Functional Unit        |
|----------|-------------------------------|
|   read   | eth_address_V_read_read_fu_58 |
|----------|-------------------------------|
|   write  |        grp_write_fu_64        |
|----------|-------------------------------|
|partselect|           tmp_fu_82           |
|----------|-------------------------------|
|bitconcatenate|   packetHeader0_data_V_fu_92  |
|          |       p_Result_s_fu_105       |
|----------|-------------------------------|
|   trunc  |         temp_V_fu_101         |
|----------|-------------------------------|
|   Total  |                               |
|----------|-------------------------------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     p_Result_s_reg_123     |   64   |
|packetHeader0_data_V_reg_113|   64   |
|       temp_V_reg_118       |   32   |
+----------------------------+--------+
|            Total           |   160  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_64 |  p4  |   5  |  64  |   320  ||    27   |
| grp_write_fu_64 |  p5  |   3  |   1  |    3   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   323  ||  2.004  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |   160  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   160  |   27   |
+-----------+--------+--------+--------+
