

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_PASS_3_5_1'
================================================================
* Date:           Wed Nov 12 16:31:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_Detect_ver3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    65537|  40.000 ns|  0.655 ms|    4|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- PASS_3_5_1  |        2|    65535|         3|          1|          1|  1 ~ 65534|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|     97|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln230_fu_103_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln230_fu_92_p2   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln232_fu_114_p2  |      icmp|   0|  0|  23|          16|          16|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  61|          43|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   10|         20|
    |i_fu_40                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_40                           |  10|   0|   10|          0|
    |icmp_ln232_reg_145                |   1|   0|    1|          0|
    |zext_ln230_1_reg_126              |  10|   0|   16|          6|
    |zext_ln230_reg_135                |  10|   0|   64|         54|
    |zext_ln230_reg_135_pp0_iter1_reg  |  10|   0|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|  160|        114|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|next_label_5          |   in|   16|     ap_none|                                         next_label_5|        scalar|
|parent_address0       |  out|    9|   ap_memory|                                               parent|         array|
|parent_ce0            |  out|    1|   ap_memory|                                               parent|         array|
|parent_q0             |   in|   16|   ap_memory|                                               parent|         array|
|is_external_address1  |  out|    9|   ap_memory|                                          is_external|         array|
|is_external_ce1       |  out|    1|   ap_memory|                                          is_external|         array|
|is_external_we1       |  out|    1|   ap_memory|                                          is_external|         array|
|is_external_d1        |  out|    1|   ap_memory|                                          is_external|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%next_label_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %next_label_5"   --->   Operation 9 'read' 'next_label_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 1, i10 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc481"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = load i10 %i" [obj_detect.cpp:230]   --->   Operation 12 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln230_1 = zext i10 %i_3" [obj_detect.cpp:230]   --->   Operation 13 'zext' 'zext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.07ns)   --->   "%icmp_ln230 = icmp_eq  i16 %zext_ln230_1, i16 %next_label_5_read" [obj_detect.cpp:230]   --->   Operation 14 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %for.inc481.split, void %for.body488.preheader.exitStub" [obj_detect.cpp:230]   --->   Operation 16 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i10 %i_3" [obj_detect.cpp:230]   --->   Operation 17 'zext' 'zext_ln230' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln230" [obj_detect.cpp:232]   --->   Operation 18 'getelementptr' 'parent_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:232]   --->   Operation 19 'load' 'parent_load' <Predicate = (!icmp_ln230)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln230 = add i10 %i_3, i10 1" [obj_detect.cpp:230]   --->   Operation 20 'add' 'add_ln230' <Predicate = (!icmp_ln230)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln230 = store i10 %add_ln230, i10 %i" [obj_detect.cpp:230]   --->   Operation 21 'store' 'store_ln230' <Predicate = (!icmp_ln230)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:232]   --->   Operation 22 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%icmp_ln232 = icmp_eq  i16 %zext_ln230_1, i16 %parent_load" [obj_detect.cpp:232]   --->   Operation 23 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln231 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [obj_detect.cpp:231]   --->   Operation 24 'specpipeline' 'specpipeline_ln231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln230 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [obj_detect.cpp:230]   --->   Operation 25 'specloopname' 'specloopname_ln230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%is_external_addr = getelementptr i1 %is_external, i64 0, i64 %zext_ln230" [obj_detect.cpp:232]   --->   Operation 26 'getelementptr' 'is_external_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.25ns)   --->   "%store_ln232 = store i1 %icmp_ln232, i9 %is_external_addr" [obj_detect.cpp:232]   --->   Operation 27 'store' 'store_ln232' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln230 = br void %for.inc481" [obj_detect.cpp:230]   --->   Operation 28 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ next_label_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ is_external]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
next_label_5_read     (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_3                   (load             ) [ 0000]
zext_ln230_1          (zext             ) [ 0110]
icmp_ln230            (icmp             ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
br_ln230              (br               ) [ 0000]
zext_ln230            (zext             ) [ 0111]
parent_addr           (getelementptr    ) [ 0110]
add_ln230             (add              ) [ 0000]
store_ln230           (store            ) [ 0000]
parent_load           (load             ) [ 0000]
icmp_ln232            (icmp             ) [ 0101]
specpipeline_ln231    (specpipeline     ) [ 0000]
specloopname_ln230    (specloopname     ) [ 0000]
is_external_addr      (getelementptr    ) [ 0000]
store_ln232           (store            ) [ 0000]
br_ln230              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="next_label_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_label_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="parent">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="is_external">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_external"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="next_label_5_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_label_5_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="parent_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="9" slack="0"/>
<pin id="59" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parent_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="is_external_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="10" slack="2"/>
<pin id="67" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="is_external_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln232_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="9" slack="1"/>
<pin id="76" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="78" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_3_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln230_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln230_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln230_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln230_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln230_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="10" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln230/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln232_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="126" class="1005" name="zext_ln230_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="1"/>
<pin id="128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln230_1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="icmp_ln230_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln230 "/>
</bind>
</comp>

<comp id="135" class="1005" name="zext_ln230_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="2"/>
<pin id="137" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln230 "/>
</bind>
</comp>

<comp id="140" class="1005" name="parent_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="1"/>
<pin id="142" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="parent_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="icmp_ln232_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln232 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="79"><net_src comp="63" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="44" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="85" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="107"><net_src comp="85" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="57" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="40" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="129"><net_src comp="88" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="134"><net_src comp="92" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="98" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="143"><net_src comp="50" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="148"><net_src comp="114" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="70" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: parent | {}
	Port: is_external | {3 }
 - Input state : 
	Port: hls_object_green_classification_Pipeline_PASS_3_5_1 : next_label_5 | {1 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_1 : parent | {1 2 }
	Port: hls_object_green_classification_Pipeline_PASS_3_5_1 : is_external | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		zext_ln230_1 : 2
		icmp_ln230 : 3
		br_ln230 : 4
		zext_ln230 : 2
		parent_addr : 3
		parent_load : 4
		add_ln230 : 2
		store_ln230 : 3
	State 2
		icmp_ln232 : 1
	State 3
		store_ln232 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln230_fu_92       |    0    |    23   |
|          |       icmp_ln232_fu_114      |    0    |    23   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln230_fu_103       |    0    |    13   |
|----------|------------------------------|---------|---------|
|   read   | next_label_5_read_read_fu_44 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |      zext_ln230_1_fu_88      |    0    |    0    |
|          |       zext_ln230_fu_98       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    59   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_119     |   10   |
| icmp_ln230_reg_131 |    1   |
| icmp_ln232_reg_145 |    1   |
| parent_addr_reg_140|    9   |
|zext_ln230_1_reg_126|   16   |
| zext_ln230_reg_135 |   64   |
+--------------------+--------+
|        Total       |   101  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   59   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   101  |   68   |
+-----------+--------+--------+--------+
