# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../completoPROVE.srcs/sources_1/new/levelsBRG.vhd" \
"../../../../completoPROVE.srcs/sources_1/new/ledStrip.vhd" \
"../../../../completoPROVE.srcs/sim_1/new/bgrSIM.vhd" \

# Do not sort compile order
nosort
