Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Bolun/Desktop/lab2/test_bench_isim_beh.exe -prj C:/Users/Bolun/Desktop/lab2/test_bench_beh.prj work.test_bench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Bolun/Desktop/lab2/Converter2.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Bolun/Desktop/lab2/Converter2.v" Line 31: Redeclaration of ansi port S is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Bolun/Desktop/lab2/Converter2.v" Line 32: Redeclaration of ansi port E is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Bolun/Desktop/lab2/Converter2.v" Line 33: Redeclaration of ansi port F is not allowed
Analyzing Verilog file "C:/Users/Bolun/Desktop/lab2/test_bench.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module converter2
Compiling module test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\test_bench_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable C:/Users/Bolun/Desktop/lab2/test_bench_isim_beh.exe
Fuse Memory Usage: 26216 KB
Fuse CPU Usage: 812 ms
