module fp_mult
	#(parameter FRACTIONAL_BITS=24,
		parameter DATA_WIDTH=32) (
	
	input logic signed [DATA_WIDTH-1:0] Din0,
	input logic signed [DATA_WIDTH-1:0] Din1,
	output logic signed [DATA_WIDTH-1:0] Dout);
	
	reg signed [2*DATA_WIDTH-1:0] product;
	
	always @ (Din0 or Din1) begin
		product = Din0 * Din1;
		result = product[DATA_WIDTH + DATA_WIDTH - FRACTIONAL_BITS - 1 : DATA_WIDTH - FRACTIONAL_BITS];
	end
	
endmodule
