// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
input  [15:0] p_read19;
input  [15:0] p_read20;
input  [15:0] p_read21;
input  [15:0] p_read22;
input  [15:0] p_read23;
input  [15:0] p_read24;
input  [15:0] p_read25;
input  [15:0] p_read26;
input  [15:0] p_read27;
input  [15:0] p_read28;
input  [15:0] p_read29;
input  [15:0] p_read30;
input  [15:0] p_read31;
input  [15:0] p_read32;
input  [15:0] p_read33;
input  [15:0] p_read34;
input  [15:0] p_read35;
input  [15:0] p_read36;
input  [15:0] p_read37;
input  [15:0] p_read38;
input  [15:0] p_read39;
input  [15:0] p_read40;
input  [15:0] p_read41;
input  [15:0] p_read42;
input  [15:0] p_read43;
input  [15:0] p_read44;
input  [15:0] p_read45;
input  [15:0] p_read46;
input  [15:0] p_read47;
input  [15:0] p_read48;
input  [15:0] p_read49;
input  [15:0] p_read50;
input  [15:0] p_read51;
input  [15:0] p_read52;
input  [15:0] p_read53;
input  [15:0] p_read54;
input  [15:0] p_read55;
input  [15:0] p_read56;
input  [15:0] p_read57;
input  [15:0] p_read58;
input  [15:0] p_read59;
input  [15:0] p_read60;
input  [15:0] p_read61;
input  [15:0] p_read62;
input  [15:0] p_read63;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

reg ap_idle;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln43_fu_3504_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] do_init_reg_1060;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] w_index1_reg_1907;
reg   [15:0] p_read64_phi_reg_1920;
reg   [15:0] p_read165_phi_reg_1933;
reg   [15:0] p_read266_phi_reg_1946;
reg   [15:0] p_read367_phi_reg_1959;
reg   [15:0] p_read468_phi_reg_1972;
reg   [15:0] p_read569_phi_reg_1985;
reg   [15:0] p_read670_phi_reg_1998;
reg   [15:0] p_read771_phi_reg_2011;
reg   [15:0] p_read872_phi_reg_2024;
reg   [15:0] p_read973_phi_reg_2037;
reg   [15:0] p_read1074_phi_reg_2050;
reg   [15:0] p_read1175_phi_reg_2063;
reg   [15:0] p_read1276_phi_reg_2076;
reg   [15:0] p_read1377_phi_reg_2089;
reg   [15:0] p_read1478_phi_reg_2102;
reg   [15:0] p_read1579_phi_reg_2115;
reg   [15:0] p_read1680_phi_reg_2128;
reg   [15:0] p_read1781_phi_reg_2141;
reg   [15:0] p_read1882_phi_reg_2154;
reg   [15:0] p_read1983_phi_reg_2167;
reg   [15:0] p_read2084_phi_reg_2180;
reg   [15:0] p_read2185_phi_reg_2193;
reg   [15:0] p_read2286_phi_reg_2206;
reg   [15:0] p_read2387_phi_reg_2219;
reg   [15:0] p_read2488_phi_reg_2232;
reg   [15:0] p_read2589_phi_reg_2245;
reg   [15:0] p_read2690_phi_reg_2258;
reg   [15:0] p_read2791_phi_reg_2271;
reg   [15:0] p_read2892_phi_reg_2284;
reg   [15:0] p_read2993_phi_reg_2297;
reg   [15:0] p_read3094_phi_reg_2310;
reg   [15:0] p_read3195_phi_reg_2323;
reg   [15:0] p_read3296_phi_reg_2336;
reg   [15:0] p_read3397_phi_reg_2349;
reg   [15:0] p_read3498_phi_reg_2362;
reg   [15:0] p_read3599_phi_reg_2375;
reg   [15:0] p_read36100_phi_reg_2388;
reg   [15:0] p_read37101_phi_reg_2401;
reg   [15:0] p_read38102_phi_reg_2414;
reg   [15:0] p_read39103_phi_reg_2427;
reg   [15:0] p_read40104_phi_reg_2440;
reg   [15:0] p_read41105_phi_reg_2453;
reg   [15:0] p_read42106_phi_reg_2466;
reg   [15:0] p_read43107_phi_reg_2479;
reg   [15:0] p_read44108_phi_reg_2492;
reg   [15:0] p_read45109_phi_reg_2505;
reg   [15:0] p_read46110_phi_reg_2518;
reg   [15:0] p_read47111_phi_reg_2531;
reg   [15:0] p_read48112_phi_reg_2544;
reg   [15:0] p_read49113_phi_reg_2557;
reg   [15:0] p_read50114_phi_reg_2570;
reg   [15:0] p_read51115_phi_reg_2583;
reg   [15:0] p_read52116_phi_reg_2596;
reg   [15:0] p_read53117_phi_reg_2609;
reg   [15:0] p_read54118_phi_reg_2622;
reg   [15:0] p_read55119_phi_reg_2635;
reg   [15:0] p_read56120_phi_reg_2648;
reg   [15:0] p_read57121_phi_reg_2661;
reg   [15:0] p_read58122_phi_reg_2674;
reg   [15:0] p_read59123_phi_reg_2687;
reg   [15:0] p_read60124_phi_reg_2700;
reg   [15:0] p_read61125_phi_reg_2713;
reg   [15:0] p_read62126_phi_reg_2726;
reg   [15:0] p_read63127_phi_reg_2739;
reg   [15:0] res_0_08_reg_2752;
reg   [15:0] res_1_06_reg_2766;
reg   [15:0] res_2_04_reg_2780;
reg   [15:0] res_3_02_reg_2794;
wire  signed [31:0] sext_ln1271_fu_3076_p1;
wire   [5:0] w_index_fu_3498_p2;
reg   [5:0] w_index_reg_3670;
reg   [0:0] icmp_ln43_reg_3675;
reg   [0:0] icmp_ln43_reg_3675_pp0_iter1_reg;
reg   [0:0] icmp_ln43_reg_3675_pp0_iter2_reg;
wire   [15:0] add_ln813_fu_3523_p2;
wire   [15:0] add_ln813_960_fu_3542_p2;
wire   [15:0] add_ln813_961_fu_3561_p2;
wire   [15:0] add_ln813_962_fu_3580_p2;
reg   [0:0] ap_phi_mux_do_init_phi_fu_1063_p6;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_w_index1_phi_fu_1910_p6;
reg   [15:0] ap_phi_mux_p_read64_phi_phi_fu_1924_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read64_phi_reg_1920;
reg   [15:0] ap_phi_mux_p_read165_phi_phi_fu_1937_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read165_phi_reg_1933;
reg   [15:0] ap_phi_mux_p_read266_phi_phi_fu_1950_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read266_phi_reg_1946;
reg   [15:0] ap_phi_mux_p_read367_phi_phi_fu_1963_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read367_phi_reg_1959;
reg   [15:0] ap_phi_mux_p_read468_phi_phi_fu_1976_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read468_phi_reg_1972;
reg   [15:0] ap_phi_mux_p_read569_phi_phi_fu_1989_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read569_phi_reg_1985;
reg   [15:0] ap_phi_mux_p_read670_phi_phi_fu_2002_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read670_phi_reg_1998;
reg   [15:0] ap_phi_mux_p_read771_phi_phi_fu_2015_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read771_phi_reg_2011;
reg   [15:0] ap_phi_mux_p_read872_phi_phi_fu_2028_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read872_phi_reg_2024;
reg   [15:0] ap_phi_mux_p_read973_phi_phi_fu_2041_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read973_phi_reg_2037;
reg   [15:0] ap_phi_mux_p_read1074_phi_phi_fu_2054_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1074_phi_reg_2050;
reg   [15:0] ap_phi_mux_p_read1175_phi_phi_fu_2067_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1175_phi_reg_2063;
reg   [15:0] ap_phi_mux_p_read1276_phi_phi_fu_2080_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1276_phi_reg_2076;
reg   [15:0] ap_phi_mux_p_read1377_phi_phi_fu_2093_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1377_phi_reg_2089;
reg   [15:0] ap_phi_mux_p_read1478_phi_phi_fu_2106_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1478_phi_reg_2102;
reg   [15:0] ap_phi_mux_p_read1579_phi_phi_fu_2119_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1579_phi_reg_2115;
reg   [15:0] ap_phi_mux_p_read1680_phi_phi_fu_2132_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1680_phi_reg_2128;
reg   [15:0] ap_phi_mux_p_read1781_phi_phi_fu_2145_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1781_phi_reg_2141;
reg   [15:0] ap_phi_mux_p_read1882_phi_phi_fu_2158_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1882_phi_reg_2154;
reg   [15:0] ap_phi_mux_p_read1983_phi_phi_fu_2171_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read1983_phi_reg_2167;
reg   [15:0] ap_phi_mux_p_read2084_phi_phi_fu_2184_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2084_phi_reg_2180;
reg   [15:0] ap_phi_mux_p_read2185_phi_phi_fu_2197_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2185_phi_reg_2193;
reg   [15:0] ap_phi_mux_p_read2286_phi_phi_fu_2210_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2286_phi_reg_2206;
reg   [15:0] ap_phi_mux_p_read2387_phi_phi_fu_2223_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2387_phi_reg_2219;
reg   [15:0] ap_phi_mux_p_read2488_phi_phi_fu_2236_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2488_phi_reg_2232;
reg   [15:0] ap_phi_mux_p_read2589_phi_phi_fu_2249_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2589_phi_reg_2245;
reg   [15:0] ap_phi_mux_p_read2690_phi_phi_fu_2262_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2690_phi_reg_2258;
reg   [15:0] ap_phi_mux_p_read2791_phi_phi_fu_2275_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2791_phi_reg_2271;
reg   [15:0] ap_phi_mux_p_read2892_phi_phi_fu_2288_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2892_phi_reg_2284;
reg   [15:0] ap_phi_mux_p_read2993_phi_phi_fu_2301_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read2993_phi_reg_2297;
reg   [15:0] ap_phi_mux_p_read3094_phi_phi_fu_2314_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3094_phi_reg_2310;
reg   [15:0] ap_phi_mux_p_read3195_phi_phi_fu_2327_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2323;
reg   [15:0] ap_phi_mux_p_read3296_phi_phi_fu_2340_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2336;
reg   [15:0] ap_phi_mux_p_read3397_phi_phi_fu_2353_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2349;
reg   [15:0] ap_phi_mux_p_read3498_phi_phi_fu_2366_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2362;
reg   [15:0] ap_phi_mux_p_read3599_phi_phi_fu_2379_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2375;
reg   [15:0] ap_phi_mux_p_read36100_phi_phi_fu_2392_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2388;
reg   [15:0] ap_phi_mux_p_read37101_phi_phi_fu_2405_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2401;
reg   [15:0] ap_phi_mux_p_read38102_phi_phi_fu_2418_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2414;
reg   [15:0] ap_phi_mux_p_read39103_phi_phi_fu_2431_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2427;
reg   [15:0] ap_phi_mux_p_read40104_phi_phi_fu_2444_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2440;
reg   [15:0] ap_phi_mux_p_read41105_phi_phi_fu_2457_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2453;
reg   [15:0] ap_phi_mux_p_read42106_phi_phi_fu_2470_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2466;
reg   [15:0] ap_phi_mux_p_read43107_phi_phi_fu_2483_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2479;
reg   [15:0] ap_phi_mux_p_read44108_phi_phi_fu_2496_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2492;
reg   [15:0] ap_phi_mux_p_read45109_phi_phi_fu_2509_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2505;
reg   [15:0] ap_phi_mux_p_read46110_phi_phi_fu_2522_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2518;
reg   [15:0] ap_phi_mux_p_read47111_phi_phi_fu_2535_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2531;
reg   [15:0] ap_phi_mux_p_read48112_phi_phi_fu_2548_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2544;
reg   [15:0] ap_phi_mux_p_read49113_phi_phi_fu_2561_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2557;
reg   [15:0] ap_phi_mux_p_read50114_phi_phi_fu_2574_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2570;
reg   [15:0] ap_phi_mux_p_read51115_phi_phi_fu_2587_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2583;
reg   [15:0] ap_phi_mux_p_read52116_phi_phi_fu_2600_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2596;
reg   [15:0] ap_phi_mux_p_read53117_phi_phi_fu_2613_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2609;
reg   [15:0] ap_phi_mux_p_read54118_phi_phi_fu_2626_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2622;
reg   [15:0] ap_phi_mux_p_read55119_phi_phi_fu_2639_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2635;
reg   [15:0] ap_phi_mux_p_read56120_phi_phi_fu_2652_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2648;
reg   [15:0] ap_phi_mux_p_read57121_phi_phi_fu_2665_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2661;
reg   [15:0] ap_phi_mux_p_read58122_phi_phi_fu_2678_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2674;
reg   [15:0] ap_phi_mux_p_read59123_phi_phi_fu_2691_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2687;
reg   [15:0] ap_phi_mux_p_read60124_phi_phi_fu_2704_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2700;
reg   [15:0] ap_phi_mux_p_read61125_phi_phi_fu_2717_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2713;
reg   [15:0] ap_phi_mux_p_read62126_phi_phi_fu_2730_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2726;
reg   [15:0] ap_phi_mux_p_read63127_phi_phi_fu_2743_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2739;
reg   [15:0] ap_phi_mux_res_0_08_phi_fu_2756_p6;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_loop_init_pp0_iter2_reg;
reg    ap_loop_init_pp0_iter3_reg;
reg   [15:0] ap_phi_mux_res_1_06_phi_fu_2770_p6;
reg   [15:0] ap_phi_mux_res_2_04_phi_fu_2784_p6;
reg   [15:0] ap_phi_mux_res_3_02_phi_fu_2798_p6;
wire   [15:0] a_V_fu_2808_p66;
wire  signed [15:0] w_V_fu_2942_p66;
wire  signed [15:0] w_V_955_fu_3084_p66;
wire  signed [15:0] w_V_956_fu_3222_p66;
wire  signed [15:0] w_V_957_fu_3360_p66;
wire  signed [31:0] grp_fu_3614_p2;
wire   [13:0] trunc_ln818_s_fu_3510_p4;
wire  signed [15:0] sext_ln818_fu_3519_p1;
wire  signed [31:0] grp_fu_3621_p2;
wire   [13:0] trunc_ln_fu_3529_p4;
wire  signed [15:0] sext_ln818_70_fu_3538_p1;
wire  signed [31:0] grp_fu_3628_p2;
wire   [13:0] trunc_ln818_1462_fu_3548_p4;
wire  signed [15:0] sext_ln818_71_fu_3557_p1;
wire  signed [31:0] grp_fu_3635_p2;
wire   [13:0] trunc_ln818_1463_fu_3567_p4;
wire  signed [15:0] sext_ln818_72_fu_3576_p1;
wire  signed [15:0] grp_fu_3614_p1;
wire  signed [15:0] grp_fu_3621_p1;
wire  signed [15:0] grp_fu_3628_p1;
wire  signed [15:0] grp_fu_3635_p1;
reg    grp_fu_3614_ce;
reg    grp_fu_3621_ce;
reg    grp_fu_3628_ce;
reg    grp_fu_3635_ce;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_409;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_done_reg = 1'b0;
end

alveo_hls4ml_mux_646_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_646_16_1_1_U6513(
    .din0(ap_phi_mux_p_read64_phi_phi_fu_1924_p4),
    .din1(ap_phi_mux_p_read165_phi_phi_fu_1937_p4),
    .din2(ap_phi_mux_p_read266_phi_phi_fu_1950_p4),
    .din3(ap_phi_mux_p_read367_phi_phi_fu_1963_p4),
    .din4(ap_phi_mux_p_read468_phi_phi_fu_1976_p4),
    .din5(ap_phi_mux_p_read569_phi_phi_fu_1989_p4),
    .din6(ap_phi_mux_p_read670_phi_phi_fu_2002_p4),
    .din7(ap_phi_mux_p_read771_phi_phi_fu_2015_p4),
    .din8(ap_phi_mux_p_read872_phi_phi_fu_2028_p4),
    .din9(ap_phi_mux_p_read973_phi_phi_fu_2041_p4),
    .din10(ap_phi_mux_p_read1074_phi_phi_fu_2054_p4),
    .din11(ap_phi_mux_p_read1175_phi_phi_fu_2067_p4),
    .din12(ap_phi_mux_p_read1276_phi_phi_fu_2080_p4),
    .din13(ap_phi_mux_p_read1377_phi_phi_fu_2093_p4),
    .din14(ap_phi_mux_p_read1478_phi_phi_fu_2106_p4),
    .din15(ap_phi_mux_p_read1579_phi_phi_fu_2119_p4),
    .din16(ap_phi_mux_p_read1680_phi_phi_fu_2132_p4),
    .din17(ap_phi_mux_p_read1781_phi_phi_fu_2145_p4),
    .din18(ap_phi_mux_p_read1882_phi_phi_fu_2158_p4),
    .din19(ap_phi_mux_p_read1983_phi_phi_fu_2171_p4),
    .din20(ap_phi_mux_p_read2084_phi_phi_fu_2184_p4),
    .din21(ap_phi_mux_p_read2185_phi_phi_fu_2197_p4),
    .din22(ap_phi_mux_p_read2286_phi_phi_fu_2210_p4),
    .din23(ap_phi_mux_p_read2387_phi_phi_fu_2223_p4),
    .din24(ap_phi_mux_p_read2488_phi_phi_fu_2236_p4),
    .din25(ap_phi_mux_p_read2589_phi_phi_fu_2249_p4),
    .din26(ap_phi_mux_p_read2690_phi_phi_fu_2262_p4),
    .din27(ap_phi_mux_p_read2791_phi_phi_fu_2275_p4),
    .din28(ap_phi_mux_p_read2892_phi_phi_fu_2288_p4),
    .din29(ap_phi_mux_p_read2993_phi_phi_fu_2301_p4),
    .din30(ap_phi_mux_p_read3094_phi_phi_fu_2314_p4),
    .din31(ap_phi_mux_p_read3195_phi_phi_fu_2327_p4),
    .din32(ap_phi_mux_p_read3296_phi_phi_fu_2340_p4),
    .din33(ap_phi_mux_p_read3397_phi_phi_fu_2353_p4),
    .din34(ap_phi_mux_p_read3498_phi_phi_fu_2366_p4),
    .din35(ap_phi_mux_p_read3599_phi_phi_fu_2379_p4),
    .din36(ap_phi_mux_p_read36100_phi_phi_fu_2392_p4),
    .din37(ap_phi_mux_p_read37101_phi_phi_fu_2405_p4),
    .din38(ap_phi_mux_p_read38102_phi_phi_fu_2418_p4),
    .din39(ap_phi_mux_p_read39103_phi_phi_fu_2431_p4),
    .din40(ap_phi_mux_p_read40104_phi_phi_fu_2444_p4),
    .din41(ap_phi_mux_p_read41105_phi_phi_fu_2457_p4),
    .din42(ap_phi_mux_p_read42106_phi_phi_fu_2470_p4),
    .din43(ap_phi_mux_p_read43107_phi_phi_fu_2483_p4),
    .din44(ap_phi_mux_p_read44108_phi_phi_fu_2496_p4),
    .din45(ap_phi_mux_p_read45109_phi_phi_fu_2509_p4),
    .din46(ap_phi_mux_p_read46110_phi_phi_fu_2522_p4),
    .din47(ap_phi_mux_p_read47111_phi_phi_fu_2535_p4),
    .din48(ap_phi_mux_p_read48112_phi_phi_fu_2548_p4),
    .din49(ap_phi_mux_p_read49113_phi_phi_fu_2561_p4),
    .din50(ap_phi_mux_p_read50114_phi_phi_fu_2574_p4),
    .din51(ap_phi_mux_p_read51115_phi_phi_fu_2587_p4),
    .din52(ap_phi_mux_p_read52116_phi_phi_fu_2600_p4),
    .din53(ap_phi_mux_p_read53117_phi_phi_fu_2613_p4),
    .din54(ap_phi_mux_p_read54118_phi_phi_fu_2626_p4),
    .din55(ap_phi_mux_p_read55119_phi_phi_fu_2639_p4),
    .din56(ap_phi_mux_p_read56120_phi_phi_fu_2652_p4),
    .din57(ap_phi_mux_p_read57121_phi_phi_fu_2665_p4),
    .din58(ap_phi_mux_p_read58122_phi_phi_fu_2678_p4),
    .din59(ap_phi_mux_p_read59123_phi_phi_fu_2691_p4),
    .din60(ap_phi_mux_p_read60124_phi_phi_fu_2704_p4),
    .din61(ap_phi_mux_p_read61125_phi_phi_fu_2717_p4),
    .din62(ap_phi_mux_p_read62126_phi_phi_fu_2730_p4),
    .din63(ap_phi_mux_p_read63127_phi_phi_fu_2743_p4),
    .din64(ap_phi_mux_w_index1_phi_fu_1910_p6),
    .dout(a_V_fu_2808_p66)
);

alveo_hls4ml_mux_646_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_646_16_1_1_U6514(
    .din0(16'd7879),
    .din1(16'd168),
    .din2(16'd64088),
    .din3(16'd2176),
    .din4(16'd28),
    .din5(16'd4202),
    .din6(16'd62860),
    .din7(16'd62871),
    .din8(16'd65192),
    .din9(16'd1300),
    .din10(16'd62176),
    .din11(16'd58364),
    .din12(16'd4020),
    .din13(16'd6035),
    .din14(16'd3698),
    .din15(16'd5587),
    .din16(16'd61835),
    .din17(16'd2091),
    .din18(16'd344),
    .din19(16'd61124),
    .din20(16'd65495),
    .din21(16'd520),
    .din22(16'd58900),
    .din23(16'd60784),
    .din24(16'd63824),
    .din25(16'd59904),
    .din26(16'd57627),
    .din27(16'd65368),
    .din28(16'd1614),
    .din29(16'd63482),
    .din30(16'd1303),
    .din31(16'd64127),
    .din32(16'd63631),
    .din33(16'd1403),
    .din34(16'd63532),
    .din35(16'd64042),
    .din36(16'd64076),
    .din37(16'd4442),
    .din38(16'd54254),
    .din39(16'd1872),
    .din40(16'd64220),
    .din41(16'd2698),
    .din42(16'd1500),
    .din43(16'd9218),
    .din44(16'd4596),
    .din45(16'd65042),
    .din46(16'd64786),
    .din47(16'd7832),
    .din48(16'd1250),
    .din49(16'd11388),
    .din50(16'd4406),
    .din51(16'd64356),
    .din52(16'd7187),
    .din53(16'd64935),
    .din54(16'd3974),
    .din55(16'd996),
    .din56(16'd5263),
    .din57(16'd61086),
    .din58(16'd61792),
    .din59(16'd674),
    .din60(16'd262),
    .din61(16'd59744),
    .din62(16'd62162),
    .din63(16'd5168),
    .din64(ap_phi_mux_w_index1_phi_fu_1910_p6),
    .dout(w_V_fu_2942_p66)
);

alveo_hls4ml_mux_646_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_646_16_1_1_U6515(
    .din0(16'd6312),
    .din1(16'd3496),
    .din2(16'd4540),
    .din3(16'd65192),
    .din4(16'd204),
    .din5(16'd62302),
    .din6(16'd3828),
    .din7(16'd64895),
    .din8(16'd59046),
    .din9(16'd59422),
    .din10(16'd58800),
    .din11(16'd60784),
    .din12(16'd5782),
    .din13(16'd59554),
    .din14(16'd59470),
    .din15(16'd1538),
    .din16(16'd65087),
    .din17(16'd6004),
    .din18(16'd62310),
    .din19(16'd60900),
    .din20(16'd727),
    .din21(16'd876),
    .din22(16'd57552),
    .din23(16'd62764),
    .din24(16'd64475),
    .din25(16'd64724),
    .din26(16'd64230),
    .din27(16'd61928),
    .din28(16'd61515),
    .din29(16'd65196),
    .din30(16'd63412),
    .din31(16'd60452),
    .din32(16'd61940),
    .din33(16'd65424),
    .din34(16'd64934),
    .din35(16'd64528),
    .din36(16'd61650),
    .din37(16'd61808),
    .din38(16'd63547),
    .din39(16'd62860),
    .din40(16'd58711),
    .din41(16'd2974),
    .din42(16'd1691),
    .din43(16'd5739),
    .din44(16'd5291),
    .din45(16'd64124),
    .din46(16'd60343),
    .din47(16'd5532),
    .din48(16'd14),
    .din49(16'd60466),
    .din50(16'd4688),
    .din51(16'd64242),
    .din52(16'd62284),
    .din53(16'd64544),
    .din54(16'd2370),
    .din55(16'd614),
    .din56(16'd128),
    .din57(16'd62851),
    .din58(16'd62976),
    .din59(16'd619),
    .din60(16'd61072),
    .din61(16'd350),
    .din62(16'd57738),
    .din63(16'd63903),
    .din64(ap_phi_mux_w_index1_phi_fu_1910_p6),
    .dout(w_V_955_fu_3084_p66)
);

alveo_hls4ml_mux_646_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_646_16_1_1_U6516(
    .din0(16'd60228),
    .din1(16'd1779),
    .din2(16'd4367),
    .din3(16'd1600),
    .din4(16'd65130),
    .din5(16'd61011),
    .din6(16'd512),
    .din7(16'd62684),
    .din8(16'd2308),
    .din9(16'd62134),
    .din10(16'd1724),
    .din11(16'd61403),
    .din12(16'd3146),
    .din13(16'd5232),
    .din14(16'd63480),
    .din15(16'd10260),
    .din16(16'd62736),
    .din17(16'd1216),
    .din18(16'd62396),
    .din19(16'd61616),
    .din20(16'd64814),
    .din21(16'd58358),
    .din22(16'd592),
    .din23(16'd61514),
    .din24(16'd462),
    .din25(16'd555),
    .din26(16'd62667),
    .din27(16'd1324),
    .din28(16'd3927),
    .din29(16'd64087),
    .din30(16'd63838),
    .din31(16'd61892),
    .din32(16'd63912),
    .din33(16'd484),
    .din34(16'd912),
    .din35(16'd63750),
    .din36(16'd2919),
    .din37(16'd4856),
    .din38(16'd55844),
    .din39(16'd1474),
    .din40(16'd6384),
    .din41(16'd448),
    .din42(16'd2308),
    .din43(16'd59208),
    .din44(16'd3776),
    .din45(16'd6280),
    .din46(16'd2324),
    .din47(16'd1170),
    .din48(16'd65080),
    .din49(16'd380),
    .din50(16'd61068),
    .din51(16'd1703),
    .din52(16'd5259),
    .din53(16'd2642),
    .din54(16'd539),
    .din55(16'd1203),
    .din56(16'd5952),
    .din57(16'd61875),
    .din58(16'd2452),
    .din59(16'd3556),
    .din60(16'd4524),
    .din61(16'd4379),
    .din62(16'd144),
    .din63(16'd11236),
    .din64(ap_phi_mux_w_index1_phi_fu_1910_p6),
    .dout(w_V_956_fu_3222_p66)
);

alveo_hls4ml_mux_646_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_646_16_1_1_U6517(
    .din0(16'd63530),
    .din1(16'd62752),
    .din2(16'd3499),
    .din3(16'd5214),
    .din4(16'd65424),
    .din5(16'd4363),
    .din6(16'd6287),
    .din7(16'd64636),
    .din8(16'd65135),
    .din9(16'd52424),
    .din10(16'd3855),
    .din11(16'd60476),
    .din12(16'd4784),
    .din13(16'd2932),
    .din14(16'd4776),
    .din15(16'd62104),
    .din16(16'd784),
    .din17(16'd6032),
    .din18(16'd64508),
    .din19(16'd63908),
    .din20(16'd810),
    .din21(16'd5984),
    .din22(16'd64),
    .din23(16'd63846),
    .din24(16'd896),
    .din25(16'd63730),
    .din26(16'd64324),
    .din27(16'd58136),
    .din28(16'd62578),
    .din29(16'd2855),
    .din30(16'd4992),
    .din31(16'd58160),
    .din32(16'd63688),
    .din33(16'd1548),
    .din34(16'd60011),
    .din35(16'd310),
    .din36(16'd63590),
    .din37(16'd60391),
    .din38(16'd61108),
    .din39(16'd63124),
    .din40(16'd948),
    .din41(16'd64018),
    .din42(16'd1203),
    .din43(16'd6756),
    .din44(16'd65212),
    .din45(16'd1634),
    .din46(16'd65504),
    .din47(16'd8926),
    .din48(16'd866),
    .din49(16'd54260),
    .din50(16'd63478),
    .din51(16'd60478),
    .din52(16'd2666),
    .din53(16'd62071),
    .din54(16'd63898),
    .din55(16'd64524),
    .din56(16'd5135),
    .din57(16'd3246),
    .din58(16'd1682),
    .din59(16'd64958),
    .din60(16'd62576),
    .din61(16'd60842),
    .din62(16'd62458),
    .din63(16'd112),
    .din64(ap_phi_mux_w_index1_phi_fu_1910_p6),
    .dout(w_V_957_fu_3360_p66)
);

alveo_hls4ml_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U6518(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_V_fu_2942_p66),
    .din1(grp_fu_3614_p1),
    .ce(grp_fu_3614_ce),
    .dout(grp_fu_3614_p2)
);

alveo_hls4ml_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U6519(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_V_955_fu_3084_p66),
    .din1(grp_fu_3621_p1),
    .ce(grp_fu_3621_ce),
    .dout(grp_fu_3621_p2)
);

alveo_hls4ml_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U6520(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_V_956_fu_3222_p66),
    .din1(grp_fu_3628_p1),
    .ce(grp_fu_3628_ce),
    .dout(grp_fu_3628_p2)
);

alveo_hls4ml_mul_mul_16s_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_1_U6521(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_V_957_fu_3360_p66),
    .din1(grp_fu_3635_p1),
    .ce(grp_fu_3635_ce),
    .dout(grp_fu_3635_p2)
);

alveo_hls4ml_flow_control_loop_pipe_no_ap_cont flow_control_loop_pipe_no_ap_cont_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1))) begin
            ap_return_0_preg <= add_ln813_fu_3523_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1))) begin
            ap_return_1_preg <= add_ln813_960_fu_3542_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1))) begin
            ap_return_2_preg <= add_ln813_961_fu_3561_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1))) begin
            ap_return_3_preg <= add_ln813_962_fu_3580_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_1060 <= 1'd0;
    end else if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        do_init_reg_1060 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1074_phi_reg_2050 <= p_read1074_phi_reg_2050;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1074_phi_reg_2050 <= p_read10;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1074_phi_reg_2050 <= ap_phi_reg_pp0_iter0_p_read1074_phi_reg_2050;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1175_phi_reg_2063 <= p_read1175_phi_reg_2063;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1175_phi_reg_2063 <= p_read11;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1175_phi_reg_2063 <= ap_phi_reg_pp0_iter0_p_read1175_phi_reg_2063;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1276_phi_reg_2076 <= p_read1276_phi_reg_2076;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1276_phi_reg_2076 <= p_read12;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1276_phi_reg_2076 <= ap_phi_reg_pp0_iter0_p_read1276_phi_reg_2076;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1377_phi_reg_2089 <= p_read1377_phi_reg_2089;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1377_phi_reg_2089 <= p_read13;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1377_phi_reg_2089 <= ap_phi_reg_pp0_iter0_p_read1377_phi_reg_2089;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1478_phi_reg_2102 <= p_read1478_phi_reg_2102;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1478_phi_reg_2102 <= p_read14;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1478_phi_reg_2102 <= ap_phi_reg_pp0_iter0_p_read1478_phi_reg_2102;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1579_phi_reg_2115 <= p_read1579_phi_reg_2115;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1579_phi_reg_2115 <= p_read15;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1579_phi_reg_2115 <= ap_phi_reg_pp0_iter0_p_read1579_phi_reg_2115;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read165_phi_reg_1933 <= p_read165_phi_reg_1933;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read165_phi_reg_1933 <= p_read1;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read165_phi_reg_1933 <= ap_phi_reg_pp0_iter0_p_read165_phi_reg_1933;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1680_phi_reg_2128 <= p_read1680_phi_reg_2128;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1680_phi_reg_2128 <= p_read16;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1680_phi_reg_2128 <= ap_phi_reg_pp0_iter0_p_read1680_phi_reg_2128;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1781_phi_reg_2141 <= p_read1781_phi_reg_2141;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1781_phi_reg_2141 <= p_read17;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1781_phi_reg_2141 <= ap_phi_reg_pp0_iter0_p_read1781_phi_reg_2141;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1882_phi_reg_2154 <= p_read1882_phi_reg_2154;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1882_phi_reg_2154 <= p_read18;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1882_phi_reg_2154 <= ap_phi_reg_pp0_iter0_p_read1882_phi_reg_2154;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read1983_phi_reg_2167 <= p_read1983_phi_reg_2167;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read1983_phi_reg_2167 <= p_read19;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read1983_phi_reg_2167 <= ap_phi_reg_pp0_iter0_p_read1983_phi_reg_2167;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2084_phi_reg_2180 <= p_read2084_phi_reg_2180;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2084_phi_reg_2180 <= p_read20;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2084_phi_reg_2180 <= ap_phi_reg_pp0_iter0_p_read2084_phi_reg_2180;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2185_phi_reg_2193 <= p_read2185_phi_reg_2193;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2185_phi_reg_2193 <= p_read21;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2185_phi_reg_2193 <= ap_phi_reg_pp0_iter0_p_read2185_phi_reg_2193;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2286_phi_reg_2206 <= p_read2286_phi_reg_2206;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2286_phi_reg_2206 <= p_read22;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2286_phi_reg_2206 <= ap_phi_reg_pp0_iter0_p_read2286_phi_reg_2206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2387_phi_reg_2219 <= p_read2387_phi_reg_2219;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2387_phi_reg_2219 <= p_read23;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2387_phi_reg_2219 <= ap_phi_reg_pp0_iter0_p_read2387_phi_reg_2219;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2488_phi_reg_2232 <= p_read2488_phi_reg_2232;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2488_phi_reg_2232 <= p_read24;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2488_phi_reg_2232 <= ap_phi_reg_pp0_iter0_p_read2488_phi_reg_2232;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2589_phi_reg_2245 <= p_read2589_phi_reg_2245;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2589_phi_reg_2245 <= p_read25;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2589_phi_reg_2245 <= ap_phi_reg_pp0_iter0_p_read2589_phi_reg_2245;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read266_phi_reg_1946 <= p_read266_phi_reg_1946;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read266_phi_reg_1946 <= p_read2;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read266_phi_reg_1946 <= ap_phi_reg_pp0_iter0_p_read266_phi_reg_1946;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2690_phi_reg_2258 <= p_read2690_phi_reg_2258;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2690_phi_reg_2258 <= p_read26;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2690_phi_reg_2258 <= ap_phi_reg_pp0_iter0_p_read2690_phi_reg_2258;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2791_phi_reg_2271 <= p_read2791_phi_reg_2271;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2791_phi_reg_2271 <= p_read27;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2791_phi_reg_2271 <= ap_phi_reg_pp0_iter0_p_read2791_phi_reg_2271;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2892_phi_reg_2284 <= p_read2892_phi_reg_2284;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2892_phi_reg_2284 <= p_read28;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2892_phi_reg_2284 <= ap_phi_reg_pp0_iter0_p_read2892_phi_reg_2284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read2993_phi_reg_2297 <= p_read2993_phi_reg_2297;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read2993_phi_reg_2297 <= p_read29;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read2993_phi_reg_2297 <= ap_phi_reg_pp0_iter0_p_read2993_phi_reg_2297;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read3094_phi_reg_2310 <= p_read3094_phi_reg_2310;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read3094_phi_reg_2310 <= p_read30;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read3094_phi_reg_2310 <= ap_phi_reg_pp0_iter0_p_read3094_phi_reg_2310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read3195_phi_reg_2323 <= p_read3195_phi_reg_2323;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read3195_phi_reg_2323 <= p_read31;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read3195_phi_reg_2323 <= ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2323;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read3296_phi_reg_2336 <= p_read3296_phi_reg_2336;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read3296_phi_reg_2336 <= p_read32;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read3296_phi_reg_2336 <= ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2336;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read3397_phi_reg_2349 <= p_read3397_phi_reg_2349;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read3397_phi_reg_2349 <= p_read33;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read3397_phi_reg_2349 <= ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2349;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read3498_phi_reg_2362 <= p_read3498_phi_reg_2362;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read3498_phi_reg_2362 <= p_read34;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read3498_phi_reg_2362 <= ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read3599_phi_reg_2375 <= p_read3599_phi_reg_2375;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read3599_phi_reg_2375 <= p_read35;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read3599_phi_reg_2375 <= ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2375;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read36100_phi_reg_2388 <= p_read36100_phi_reg_2388;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read36100_phi_reg_2388 <= p_read36;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read36100_phi_reg_2388 <= ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2388;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read367_phi_reg_1959 <= p_read367_phi_reg_1959;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read367_phi_reg_1959 <= p_read3;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read367_phi_reg_1959 <= ap_phi_reg_pp0_iter0_p_read367_phi_reg_1959;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read37101_phi_reg_2401 <= p_read37101_phi_reg_2401;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read37101_phi_reg_2401 <= p_read37;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read37101_phi_reg_2401 <= ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2401;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read38102_phi_reg_2414 <= p_read38102_phi_reg_2414;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read38102_phi_reg_2414 <= p_read38;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read38102_phi_reg_2414 <= ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2414;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read39103_phi_reg_2427 <= p_read39103_phi_reg_2427;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read39103_phi_reg_2427 <= p_read39;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read39103_phi_reg_2427 <= ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2427;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read40104_phi_reg_2440 <= p_read40104_phi_reg_2440;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read40104_phi_reg_2440 <= p_read40;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read40104_phi_reg_2440 <= ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2440;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read41105_phi_reg_2453 <= p_read41105_phi_reg_2453;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read41105_phi_reg_2453 <= p_read41;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read41105_phi_reg_2453 <= ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2453;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read42106_phi_reg_2466 <= p_read42106_phi_reg_2466;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read42106_phi_reg_2466 <= p_read42;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read42106_phi_reg_2466 <= ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2466;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read43107_phi_reg_2479 <= p_read43107_phi_reg_2479;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read43107_phi_reg_2479 <= p_read43;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read43107_phi_reg_2479 <= ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2479;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read44108_phi_reg_2492 <= p_read44108_phi_reg_2492;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read44108_phi_reg_2492 <= p_read44;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read44108_phi_reg_2492 <= ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2492;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read45109_phi_reg_2505 <= p_read45109_phi_reg_2505;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read45109_phi_reg_2505 <= p_read45;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read45109_phi_reg_2505 <= ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2505;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read46110_phi_reg_2518 <= p_read46110_phi_reg_2518;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read46110_phi_reg_2518 <= p_read46;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read46110_phi_reg_2518 <= ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read468_phi_reg_1972 <= p_read468_phi_reg_1972;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read468_phi_reg_1972 <= p_read4;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read468_phi_reg_1972 <= ap_phi_reg_pp0_iter0_p_read468_phi_reg_1972;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read47111_phi_reg_2531 <= p_read47111_phi_reg_2531;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read47111_phi_reg_2531 <= p_read47;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read47111_phi_reg_2531 <= ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2531;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read48112_phi_reg_2544 <= p_read48112_phi_reg_2544;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read48112_phi_reg_2544 <= p_read48;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read48112_phi_reg_2544 <= ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2544;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read49113_phi_reg_2557 <= p_read49113_phi_reg_2557;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read49113_phi_reg_2557 <= p_read49;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read49113_phi_reg_2557 <= ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2557;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read50114_phi_reg_2570 <= p_read50114_phi_reg_2570;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read50114_phi_reg_2570 <= p_read50;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read50114_phi_reg_2570 <= ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2570;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read51115_phi_reg_2583 <= p_read51115_phi_reg_2583;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read51115_phi_reg_2583 <= p_read51;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read51115_phi_reg_2583 <= ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2583;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read52116_phi_reg_2596 <= p_read52116_phi_reg_2596;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read52116_phi_reg_2596 <= p_read52;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read52116_phi_reg_2596 <= ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2596;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read53117_phi_reg_2609 <= p_read53117_phi_reg_2609;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read53117_phi_reg_2609 <= p_read53;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read53117_phi_reg_2609 <= ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2609;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read54118_phi_reg_2622 <= p_read54118_phi_reg_2622;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read54118_phi_reg_2622 <= p_read54;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read54118_phi_reg_2622 <= ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2622;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read55119_phi_reg_2635 <= p_read55119_phi_reg_2635;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read55119_phi_reg_2635 <= p_read55;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read55119_phi_reg_2635 <= ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2635;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read56120_phi_reg_2648 <= p_read56120_phi_reg_2648;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read56120_phi_reg_2648 <= p_read56;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read56120_phi_reg_2648 <= ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2648;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read569_phi_reg_1985 <= p_read569_phi_reg_1985;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read569_phi_reg_1985 <= p_read5;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read569_phi_reg_1985 <= ap_phi_reg_pp0_iter0_p_read569_phi_reg_1985;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read57121_phi_reg_2661 <= p_read57121_phi_reg_2661;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read57121_phi_reg_2661 <= p_read57;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read57121_phi_reg_2661 <= ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2661;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read58122_phi_reg_2674 <= p_read58122_phi_reg_2674;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read58122_phi_reg_2674 <= p_read58;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read58122_phi_reg_2674 <= ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read59123_phi_reg_2687 <= p_read59123_phi_reg_2687;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read59123_phi_reg_2687 <= p_read59;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read59123_phi_reg_2687 <= ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2687;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read60124_phi_reg_2700 <= p_read60124_phi_reg_2700;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read60124_phi_reg_2700 <= p_read60;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read60124_phi_reg_2700 <= ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2700;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read61125_phi_reg_2713 <= p_read61125_phi_reg_2713;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read61125_phi_reg_2713 <= p_read61;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read61125_phi_reg_2713 <= ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2713;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read62126_phi_reg_2726 <= p_read62126_phi_reg_2726;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read62126_phi_reg_2726 <= p_read62;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read62126_phi_reg_2726 <= ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2726;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read63127_phi_reg_2739 <= p_read63127_phi_reg_2739;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read63127_phi_reg_2739 <= p_read63;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read63127_phi_reg_2739 <= ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2739;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read64_phi_reg_1920 <= p_read64_phi_reg_1920;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read64_phi_reg_1920 <= p_read;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read64_phi_reg_1920 <= ap_phi_reg_pp0_iter0_p_read64_phi_reg_1920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read670_phi_reg_1998 <= p_read670_phi_reg_1998;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read670_phi_reg_1998 <= p_read6;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read670_phi_reg_1998 <= ap_phi_reg_pp0_iter0_p_read670_phi_reg_1998;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read771_phi_reg_2011 <= p_read771_phi_reg_2011;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read771_phi_reg_2011 <= p_read7;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read771_phi_reg_2011 <= ap_phi_reg_pp0_iter0_p_read771_phi_reg_2011;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read872_phi_reg_2024 <= p_read872_phi_reg_2024;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read872_phi_reg_2024 <= p_read8;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read872_phi_reg_2024 <= ap_phi_reg_pp0_iter0_p_read872_phi_reg_2024;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_409)) begin
        if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
            p_read973_phi_reg_2037 <= p_read973_phi_reg_2037;
        end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
            p_read973_phi_reg_2037 <= p_read9;
        end else if (~(icmp_ln43_fu_3504_p2 == 1'd1)) begin
            p_read973_phi_reg_2037 <= ap_phi_reg_pp0_iter0_p_read973_phi_reg_2037;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1)) begin
            res_0_08_reg_2752 <= 16'd65373;
        end else if ((icmp_ln43_reg_3675_pp0_iter2_reg == 1'd0)) begin
            res_0_08_reg_2752 <= add_ln813_fu_3523_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1)) begin
            res_1_06_reg_2766 <= 16'd65386;
        end else if ((icmp_ln43_reg_3675_pp0_iter2_reg == 1'd0)) begin
            res_1_06_reg_2766 <= add_ln813_960_fu_3542_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1)) begin
            res_2_04_reg_2780 <= 16'd119;
        end else if ((icmp_ln43_reg_3675_pp0_iter2_reg == 1'd0)) begin
            res_2_04_reg_2780 <= add_ln813_961_fu_3561_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1)) begin
            res_3_02_reg_2794 <= 16'd65394;
        end else if ((icmp_ln43_reg_3675_pp0_iter2_reg == 1'd0)) begin
            res_3_02_reg_2794 <= add_ln813_962_fu_3580_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index1_reg_1907 <= w_index_reg_3670;
    end else if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w_index1_reg_1907 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln43_reg_3675 <= icmp_ln43_fu_3504_p2;
        icmp_ln43_reg_3675_pp0_iter1_reg <= icmp_ln43_reg_3675;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_init_pp0_iter3_reg <= ap_loop_init_pp0_iter2_reg;
        icmp_ln43_reg_3675_pp0_iter2_reg <= icmp_ln43_reg_3675_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_3670 <= w_index_fu_3498_p2;
    end
end

always @ (*) begin
    if (((icmp_ln43_fu_3504_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln43_reg_3675 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_do_init_phi_fu_1063_p6 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln43_reg_3675 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_do_init_phi_fu_1063_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_1063_p6 = do_init_reg_1060;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1074_phi_phi_fu_2054_p4 = p_read1074_phi_reg_2050;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1074_phi_phi_fu_2054_p4 = p_read10;
    end else begin
        ap_phi_mux_p_read1074_phi_phi_fu_2054_p4 = ap_phi_reg_pp0_iter0_p_read1074_phi_reg_2050;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1175_phi_phi_fu_2067_p4 = p_read1175_phi_reg_2063;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1175_phi_phi_fu_2067_p4 = p_read11;
    end else begin
        ap_phi_mux_p_read1175_phi_phi_fu_2067_p4 = ap_phi_reg_pp0_iter0_p_read1175_phi_reg_2063;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1276_phi_phi_fu_2080_p4 = p_read1276_phi_reg_2076;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1276_phi_phi_fu_2080_p4 = p_read12;
    end else begin
        ap_phi_mux_p_read1276_phi_phi_fu_2080_p4 = ap_phi_reg_pp0_iter0_p_read1276_phi_reg_2076;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1377_phi_phi_fu_2093_p4 = p_read1377_phi_reg_2089;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1377_phi_phi_fu_2093_p4 = p_read13;
    end else begin
        ap_phi_mux_p_read1377_phi_phi_fu_2093_p4 = ap_phi_reg_pp0_iter0_p_read1377_phi_reg_2089;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1478_phi_phi_fu_2106_p4 = p_read1478_phi_reg_2102;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1478_phi_phi_fu_2106_p4 = p_read14;
    end else begin
        ap_phi_mux_p_read1478_phi_phi_fu_2106_p4 = ap_phi_reg_pp0_iter0_p_read1478_phi_reg_2102;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1579_phi_phi_fu_2119_p4 = p_read1579_phi_reg_2115;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1579_phi_phi_fu_2119_p4 = p_read15;
    end else begin
        ap_phi_mux_p_read1579_phi_phi_fu_2119_p4 = ap_phi_reg_pp0_iter0_p_read1579_phi_reg_2115;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read165_phi_phi_fu_1937_p4 = p_read165_phi_reg_1933;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read165_phi_phi_fu_1937_p4 = p_read1;
    end else begin
        ap_phi_mux_p_read165_phi_phi_fu_1937_p4 = ap_phi_reg_pp0_iter0_p_read165_phi_reg_1933;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1680_phi_phi_fu_2132_p4 = p_read1680_phi_reg_2128;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1680_phi_phi_fu_2132_p4 = p_read16;
    end else begin
        ap_phi_mux_p_read1680_phi_phi_fu_2132_p4 = ap_phi_reg_pp0_iter0_p_read1680_phi_reg_2128;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1781_phi_phi_fu_2145_p4 = p_read1781_phi_reg_2141;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1781_phi_phi_fu_2145_p4 = p_read17;
    end else begin
        ap_phi_mux_p_read1781_phi_phi_fu_2145_p4 = ap_phi_reg_pp0_iter0_p_read1781_phi_reg_2141;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1882_phi_phi_fu_2158_p4 = p_read1882_phi_reg_2154;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1882_phi_phi_fu_2158_p4 = p_read18;
    end else begin
        ap_phi_mux_p_read1882_phi_phi_fu_2158_p4 = ap_phi_reg_pp0_iter0_p_read1882_phi_reg_2154;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read1983_phi_phi_fu_2171_p4 = p_read1983_phi_reg_2167;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read1983_phi_phi_fu_2171_p4 = p_read19;
    end else begin
        ap_phi_mux_p_read1983_phi_phi_fu_2171_p4 = ap_phi_reg_pp0_iter0_p_read1983_phi_reg_2167;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2084_phi_phi_fu_2184_p4 = p_read2084_phi_reg_2180;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2084_phi_phi_fu_2184_p4 = p_read20;
    end else begin
        ap_phi_mux_p_read2084_phi_phi_fu_2184_p4 = ap_phi_reg_pp0_iter0_p_read2084_phi_reg_2180;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2185_phi_phi_fu_2197_p4 = p_read2185_phi_reg_2193;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2185_phi_phi_fu_2197_p4 = p_read21;
    end else begin
        ap_phi_mux_p_read2185_phi_phi_fu_2197_p4 = ap_phi_reg_pp0_iter0_p_read2185_phi_reg_2193;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2286_phi_phi_fu_2210_p4 = p_read2286_phi_reg_2206;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2286_phi_phi_fu_2210_p4 = p_read22;
    end else begin
        ap_phi_mux_p_read2286_phi_phi_fu_2210_p4 = ap_phi_reg_pp0_iter0_p_read2286_phi_reg_2206;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2387_phi_phi_fu_2223_p4 = p_read2387_phi_reg_2219;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2387_phi_phi_fu_2223_p4 = p_read23;
    end else begin
        ap_phi_mux_p_read2387_phi_phi_fu_2223_p4 = ap_phi_reg_pp0_iter0_p_read2387_phi_reg_2219;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2488_phi_phi_fu_2236_p4 = p_read2488_phi_reg_2232;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2488_phi_phi_fu_2236_p4 = p_read24;
    end else begin
        ap_phi_mux_p_read2488_phi_phi_fu_2236_p4 = ap_phi_reg_pp0_iter0_p_read2488_phi_reg_2232;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2589_phi_phi_fu_2249_p4 = p_read2589_phi_reg_2245;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2589_phi_phi_fu_2249_p4 = p_read25;
    end else begin
        ap_phi_mux_p_read2589_phi_phi_fu_2249_p4 = ap_phi_reg_pp0_iter0_p_read2589_phi_reg_2245;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read266_phi_phi_fu_1950_p4 = p_read266_phi_reg_1946;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read266_phi_phi_fu_1950_p4 = p_read2;
    end else begin
        ap_phi_mux_p_read266_phi_phi_fu_1950_p4 = ap_phi_reg_pp0_iter0_p_read266_phi_reg_1946;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2690_phi_phi_fu_2262_p4 = p_read2690_phi_reg_2258;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2690_phi_phi_fu_2262_p4 = p_read26;
    end else begin
        ap_phi_mux_p_read2690_phi_phi_fu_2262_p4 = ap_phi_reg_pp0_iter0_p_read2690_phi_reg_2258;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2791_phi_phi_fu_2275_p4 = p_read2791_phi_reg_2271;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2791_phi_phi_fu_2275_p4 = p_read27;
    end else begin
        ap_phi_mux_p_read2791_phi_phi_fu_2275_p4 = ap_phi_reg_pp0_iter0_p_read2791_phi_reg_2271;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2892_phi_phi_fu_2288_p4 = p_read2892_phi_reg_2284;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2892_phi_phi_fu_2288_p4 = p_read28;
    end else begin
        ap_phi_mux_p_read2892_phi_phi_fu_2288_p4 = ap_phi_reg_pp0_iter0_p_read2892_phi_reg_2284;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read2993_phi_phi_fu_2301_p4 = p_read2993_phi_reg_2297;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read2993_phi_phi_fu_2301_p4 = p_read29;
    end else begin
        ap_phi_mux_p_read2993_phi_phi_fu_2301_p4 = ap_phi_reg_pp0_iter0_p_read2993_phi_reg_2297;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read3094_phi_phi_fu_2314_p4 = p_read3094_phi_reg_2310;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read3094_phi_phi_fu_2314_p4 = p_read30;
    end else begin
        ap_phi_mux_p_read3094_phi_phi_fu_2314_p4 = ap_phi_reg_pp0_iter0_p_read3094_phi_reg_2310;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read3195_phi_phi_fu_2327_p4 = p_read3195_phi_reg_2323;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read3195_phi_phi_fu_2327_p4 = p_read31;
    end else begin
        ap_phi_mux_p_read3195_phi_phi_fu_2327_p4 = ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2323;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read3296_phi_phi_fu_2340_p4 = p_read3296_phi_reg_2336;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read3296_phi_phi_fu_2340_p4 = p_read32;
    end else begin
        ap_phi_mux_p_read3296_phi_phi_fu_2340_p4 = ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2336;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read3397_phi_phi_fu_2353_p4 = p_read3397_phi_reg_2349;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read3397_phi_phi_fu_2353_p4 = p_read33;
    end else begin
        ap_phi_mux_p_read3397_phi_phi_fu_2353_p4 = ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2349;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read3498_phi_phi_fu_2366_p4 = p_read3498_phi_reg_2362;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read3498_phi_phi_fu_2366_p4 = p_read34;
    end else begin
        ap_phi_mux_p_read3498_phi_phi_fu_2366_p4 = ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2362;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read3599_phi_phi_fu_2379_p4 = p_read3599_phi_reg_2375;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read3599_phi_phi_fu_2379_p4 = p_read35;
    end else begin
        ap_phi_mux_p_read3599_phi_phi_fu_2379_p4 = ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2375;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read36100_phi_phi_fu_2392_p4 = p_read36100_phi_reg_2388;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read36100_phi_phi_fu_2392_p4 = p_read36;
    end else begin
        ap_phi_mux_p_read36100_phi_phi_fu_2392_p4 = ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2388;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read367_phi_phi_fu_1963_p4 = p_read367_phi_reg_1959;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read367_phi_phi_fu_1963_p4 = p_read3;
    end else begin
        ap_phi_mux_p_read367_phi_phi_fu_1963_p4 = ap_phi_reg_pp0_iter0_p_read367_phi_reg_1959;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read37101_phi_phi_fu_2405_p4 = p_read37101_phi_reg_2401;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read37101_phi_phi_fu_2405_p4 = p_read37;
    end else begin
        ap_phi_mux_p_read37101_phi_phi_fu_2405_p4 = ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2401;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read38102_phi_phi_fu_2418_p4 = p_read38102_phi_reg_2414;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read38102_phi_phi_fu_2418_p4 = p_read38;
    end else begin
        ap_phi_mux_p_read38102_phi_phi_fu_2418_p4 = ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2414;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read39103_phi_phi_fu_2431_p4 = p_read39103_phi_reg_2427;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read39103_phi_phi_fu_2431_p4 = p_read39;
    end else begin
        ap_phi_mux_p_read39103_phi_phi_fu_2431_p4 = ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2427;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read40104_phi_phi_fu_2444_p4 = p_read40104_phi_reg_2440;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read40104_phi_phi_fu_2444_p4 = p_read40;
    end else begin
        ap_phi_mux_p_read40104_phi_phi_fu_2444_p4 = ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2440;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read41105_phi_phi_fu_2457_p4 = p_read41105_phi_reg_2453;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read41105_phi_phi_fu_2457_p4 = p_read41;
    end else begin
        ap_phi_mux_p_read41105_phi_phi_fu_2457_p4 = ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2453;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read42106_phi_phi_fu_2470_p4 = p_read42106_phi_reg_2466;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read42106_phi_phi_fu_2470_p4 = p_read42;
    end else begin
        ap_phi_mux_p_read42106_phi_phi_fu_2470_p4 = ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2466;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read43107_phi_phi_fu_2483_p4 = p_read43107_phi_reg_2479;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read43107_phi_phi_fu_2483_p4 = p_read43;
    end else begin
        ap_phi_mux_p_read43107_phi_phi_fu_2483_p4 = ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2479;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read44108_phi_phi_fu_2496_p4 = p_read44108_phi_reg_2492;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read44108_phi_phi_fu_2496_p4 = p_read44;
    end else begin
        ap_phi_mux_p_read44108_phi_phi_fu_2496_p4 = ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2492;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read45109_phi_phi_fu_2509_p4 = p_read45109_phi_reg_2505;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read45109_phi_phi_fu_2509_p4 = p_read45;
    end else begin
        ap_phi_mux_p_read45109_phi_phi_fu_2509_p4 = ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2505;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read46110_phi_phi_fu_2522_p4 = p_read46110_phi_reg_2518;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read46110_phi_phi_fu_2522_p4 = p_read46;
    end else begin
        ap_phi_mux_p_read46110_phi_phi_fu_2522_p4 = ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2518;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read468_phi_phi_fu_1976_p4 = p_read468_phi_reg_1972;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read468_phi_phi_fu_1976_p4 = p_read4;
    end else begin
        ap_phi_mux_p_read468_phi_phi_fu_1976_p4 = ap_phi_reg_pp0_iter0_p_read468_phi_reg_1972;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read47111_phi_phi_fu_2535_p4 = p_read47111_phi_reg_2531;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read47111_phi_phi_fu_2535_p4 = p_read47;
    end else begin
        ap_phi_mux_p_read47111_phi_phi_fu_2535_p4 = ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2531;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read48112_phi_phi_fu_2548_p4 = p_read48112_phi_reg_2544;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read48112_phi_phi_fu_2548_p4 = p_read48;
    end else begin
        ap_phi_mux_p_read48112_phi_phi_fu_2548_p4 = ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2544;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read49113_phi_phi_fu_2561_p4 = p_read49113_phi_reg_2557;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read49113_phi_phi_fu_2561_p4 = p_read49;
    end else begin
        ap_phi_mux_p_read49113_phi_phi_fu_2561_p4 = ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2557;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read50114_phi_phi_fu_2574_p4 = p_read50114_phi_reg_2570;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read50114_phi_phi_fu_2574_p4 = p_read50;
    end else begin
        ap_phi_mux_p_read50114_phi_phi_fu_2574_p4 = ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2570;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read51115_phi_phi_fu_2587_p4 = p_read51115_phi_reg_2583;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read51115_phi_phi_fu_2587_p4 = p_read51;
    end else begin
        ap_phi_mux_p_read51115_phi_phi_fu_2587_p4 = ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2583;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read52116_phi_phi_fu_2600_p4 = p_read52116_phi_reg_2596;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read52116_phi_phi_fu_2600_p4 = p_read52;
    end else begin
        ap_phi_mux_p_read52116_phi_phi_fu_2600_p4 = ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2596;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read53117_phi_phi_fu_2613_p4 = p_read53117_phi_reg_2609;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read53117_phi_phi_fu_2613_p4 = p_read53;
    end else begin
        ap_phi_mux_p_read53117_phi_phi_fu_2613_p4 = ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2609;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read54118_phi_phi_fu_2626_p4 = p_read54118_phi_reg_2622;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read54118_phi_phi_fu_2626_p4 = p_read54;
    end else begin
        ap_phi_mux_p_read54118_phi_phi_fu_2626_p4 = ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2622;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read55119_phi_phi_fu_2639_p4 = p_read55119_phi_reg_2635;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read55119_phi_phi_fu_2639_p4 = p_read55;
    end else begin
        ap_phi_mux_p_read55119_phi_phi_fu_2639_p4 = ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2635;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read56120_phi_phi_fu_2652_p4 = p_read56120_phi_reg_2648;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read56120_phi_phi_fu_2652_p4 = p_read56;
    end else begin
        ap_phi_mux_p_read56120_phi_phi_fu_2652_p4 = ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2648;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read569_phi_phi_fu_1989_p4 = p_read569_phi_reg_1985;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read569_phi_phi_fu_1989_p4 = p_read5;
    end else begin
        ap_phi_mux_p_read569_phi_phi_fu_1989_p4 = ap_phi_reg_pp0_iter0_p_read569_phi_reg_1985;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read57121_phi_phi_fu_2665_p4 = p_read57121_phi_reg_2661;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read57121_phi_phi_fu_2665_p4 = p_read57;
    end else begin
        ap_phi_mux_p_read57121_phi_phi_fu_2665_p4 = ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2661;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read58122_phi_phi_fu_2678_p4 = p_read58122_phi_reg_2674;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read58122_phi_phi_fu_2678_p4 = p_read58;
    end else begin
        ap_phi_mux_p_read58122_phi_phi_fu_2678_p4 = ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2674;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read59123_phi_phi_fu_2691_p4 = p_read59123_phi_reg_2687;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read59123_phi_phi_fu_2691_p4 = p_read59;
    end else begin
        ap_phi_mux_p_read59123_phi_phi_fu_2691_p4 = ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2687;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read60124_phi_phi_fu_2704_p4 = p_read60124_phi_reg_2700;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read60124_phi_phi_fu_2704_p4 = p_read60;
    end else begin
        ap_phi_mux_p_read60124_phi_phi_fu_2704_p4 = ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2700;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read61125_phi_phi_fu_2717_p4 = p_read61125_phi_reg_2713;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read61125_phi_phi_fu_2717_p4 = p_read61;
    end else begin
        ap_phi_mux_p_read61125_phi_phi_fu_2717_p4 = ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2713;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read62126_phi_phi_fu_2730_p4 = p_read62126_phi_reg_2726;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read62126_phi_phi_fu_2730_p4 = p_read62;
    end else begin
        ap_phi_mux_p_read62126_phi_phi_fu_2730_p4 = ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2726;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read63127_phi_phi_fu_2743_p4 = p_read63127_phi_reg_2739;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read63127_phi_phi_fu_2743_p4 = p_read63;
    end else begin
        ap_phi_mux_p_read63127_phi_phi_fu_2743_p4 = ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2739;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read64_phi_phi_fu_1924_p4 = p_read64_phi_reg_1920;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read64_phi_phi_fu_1924_p4 = p_read;
    end else begin
        ap_phi_mux_p_read64_phi_phi_fu_1924_p4 = ap_phi_reg_pp0_iter0_p_read64_phi_reg_1920;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read670_phi_phi_fu_2002_p4 = p_read670_phi_reg_1998;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read670_phi_phi_fu_2002_p4 = p_read6;
    end else begin
        ap_phi_mux_p_read670_phi_phi_fu_2002_p4 = ap_phi_reg_pp0_iter0_p_read670_phi_reg_1998;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read771_phi_phi_fu_2015_p4 = p_read771_phi_reg_2011;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read771_phi_phi_fu_2015_p4 = p_read7;
    end else begin
        ap_phi_mux_p_read771_phi_phi_fu_2015_p4 = ap_phi_reg_pp0_iter0_p_read771_phi_reg_2011;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read872_phi_phi_fu_2028_p4 = p_read872_phi_reg_2024;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read872_phi_phi_fu_2028_p4 = p_read8;
    end else begin
        ap_phi_mux_p_read872_phi_phi_fu_2028_p4 = ap_phi_reg_pp0_iter0_p_read872_phi_reg_2024;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd0)) begin
        ap_phi_mux_p_read973_phi_phi_fu_2041_p4 = p_read973_phi_reg_2037;
    end else if ((ap_phi_mux_do_init_phi_fu_1063_p6 == 1'd1)) begin
        ap_phi_mux_p_read973_phi_phi_fu_2041_p4 = p_read9;
    end else begin
        ap_phi_mux_p_read973_phi_phi_fu_2041_p4 = ap_phi_reg_pp0_iter0_p_read973_phi_reg_2037;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_0_08_phi_fu_2756_p6 = 16'd65373;
    end else begin
        ap_phi_mux_res_0_08_phi_fu_2756_p6 = res_0_08_reg_2752;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_1_06_phi_fu_2770_p6 = 16'd65386;
    end else begin
        ap_phi_mux_res_1_06_phi_fu_2770_p6 = res_1_06_reg_2766;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_2_04_phi_fu_2784_p6 = 16'd119;
    end else begin
        ap_phi_mux_res_2_04_phi_fu_2784_p6 = res_2_04_reg_2780;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_3_02_phi_fu_2798_p6 = 16'd65394;
    end else begin
        ap_phi_mux_res_3_02_phi_fu_2798_p6 = res_3_02_reg_2794;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln43_reg_3675 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_w_index1_phi_fu_1910_p6 = w_index_reg_3670;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln43_reg_3675 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_w_index1_phi_fu_1910_p6 = 6'd0;
    end else begin
        ap_phi_mux_w_index1_phi_fu_1910_p6 = w_index1_reg_1907;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1))) begin
        ap_return_0 = add_ln813_fu_3523_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1))) begin
        ap_return_1 = add_ln813_960_fu_3542_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1))) begin
        ap_return_2 = add_ln813_961_fu_3561_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_3675_pp0_iter2_reg == 1'd1))) begin
        ap_return_3 = add_ln813_962_fu_3580_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3614_ce = 1'b1;
    end else begin
        grp_fu_3614_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3621_ce = 1'b1;
    end else begin
        grp_fu_3621_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3628_ce = 1'b1;
    end else begin
        grp_fu_3628_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3635_ce = 1'b1;
    end else begin
        grp_fu_3635_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln813_960_fu_3542_p2 = ($signed(sext_ln818_70_fu_3538_p1) + $signed(ap_phi_mux_res_1_06_phi_fu_2770_p6));

assign add_ln813_961_fu_3561_p2 = ($signed(sext_ln818_71_fu_3557_p1) + $signed(ap_phi_mux_res_2_04_phi_fu_2784_p6));

assign add_ln813_962_fu_3580_p2 = ($signed(sext_ln818_72_fu_3576_p1) + $signed(ap_phi_mux_res_3_02_phi_fu_2798_p6));

assign add_ln813_fu_3523_p2 = ($signed(sext_ln818_fu_3519_p1) + $signed(ap_phi_mux_res_0_08_phi_fu_2756_p6));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_409 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_read1074_phi_reg_2050 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1175_phi_reg_2063 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1276_phi_reg_2076 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1377_phi_reg_2089 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1478_phi_reg_2102 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1579_phi_reg_2115 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read165_phi_reg_1933 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1680_phi_reg_2128 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1781_phi_reg_2141 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1882_phi_reg_2154 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1983_phi_reg_2167 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2084_phi_reg_2180 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2185_phi_reg_2193 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2286_phi_reg_2206 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2387_phi_reg_2219 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2488_phi_reg_2232 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2589_phi_reg_2245 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read266_phi_reg_1946 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2690_phi_reg_2258 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2791_phi_reg_2271 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2892_phi_reg_2284 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2993_phi_reg_2297 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3094_phi_reg_2310 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2323 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2336 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2349 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2362 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2375 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2388 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read367_phi_reg_1959 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2401 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2414 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2427 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2440 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2453 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2466 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2479 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2492 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2505 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2518 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read468_phi_reg_1972 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2531 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2544 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2557 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2570 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2583 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2596 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2609 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2622 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2635 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2648 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read569_phi_reg_1985 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2661 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2674 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2687 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2700 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2713 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2726 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2739 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read64_phi_reg_1920 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read670_phi_reg_1998 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read771_phi_reg_2011 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read872_phi_reg_2024 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read973_phi_reg_2037 = 'bx;

assign grp_fu_3614_p1 = sext_ln1271_fu_3076_p1;

assign grp_fu_3621_p1 = sext_ln1271_fu_3076_p1;

assign grp_fu_3628_p1 = sext_ln1271_fu_3076_p1;

assign grp_fu_3635_p1 = sext_ln1271_fu_3076_p1;

assign icmp_ln43_fu_3504_p2 = ((ap_phi_mux_w_index1_phi_fu_1910_p6 == 6'd63) ? 1'b1 : 1'b0);

assign sext_ln1271_fu_3076_p1 = $signed(a_V_fu_2808_p66);

assign sext_ln818_70_fu_3538_p1 = $signed(trunc_ln_fu_3529_p4);

assign sext_ln818_71_fu_3557_p1 = $signed(trunc_ln818_1462_fu_3548_p4);

assign sext_ln818_72_fu_3576_p1 = $signed(trunc_ln818_1463_fu_3567_p4);

assign sext_ln818_fu_3519_p1 = $signed(trunc_ln818_s_fu_3510_p4);

assign trunc_ln818_1462_fu_3548_p4 = {{grp_fu_3628_p2[31:18]}};

assign trunc_ln818_1463_fu_3567_p4 = {{grp_fu_3635_p2[31:18]}};

assign trunc_ln818_s_fu_3510_p4 = {{grp_fu_3614_p2[31:18]}};

assign trunc_ln_fu_3529_p4 = {{grp_fu_3621_p2[31:18]}};

assign w_index_fu_3498_p2 = (ap_phi_mux_w_index1_phi_fu_1910_p6 + 6'd1);

endmodule //alveo_hls4ml_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config26_mult_s
