// Seed: 1491052754
module module_0;
  assign id_1 = id_1;
  id_3(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(1), .id_4(1'b0)
  );
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1
    , id_4,
    output tri0 id_2
);
  tri  id_5;
  wand id_6;
  tri  id_7;
  module_0 modCall_1 ();
  assign id_7 = id_0;
  initial @(id_1);
endmodule
module module_2 (
    input uwire id_0
);
  genvar id_2;
  module_0 modCall_1 ();
  assign id_2 = 1'b0;
endmodule
